Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 14 17:43:25 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.342ns  (logic 2.670ns (42.101%)  route 3.672ns (57.899%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          1.776     2.707    a_IBUF[1]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.831 r  out[7]_i_10/O
                         net (fo=2, routed)           0.598     3.429    out[7]_i_10_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.553 r  out[7]_i_5/O
                         net (fo=2, routed)           0.655     4.208    out[7]_i_5_n_0
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     4.332 r  out[7]_i_8/O
                         net (fo=1, routed)           0.000     4.332    out[7]_i_8_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.756 r  out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.643     5.399    out1[5]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     6.342 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.342    out0[7]
    SLICE_X0Y13          FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 2.610ns (41.548%)  route 3.672ns (58.452%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          1.776     2.707    a_IBUF[1]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.831 r  out[7]_i_10/O
                         net (fo=2, routed)           0.598     3.429    out[7]_i_10_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.553 r  out[7]_i_5/O
                         net (fo=2, routed)           0.655     4.208    out[7]_i_5_n_0
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     4.332 r  out[7]_i_8/O
                         net (fo=1, routed)           0.000     4.332    out[7]_i_8_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.756 r  out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.643     5.399    out1[5]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     6.282 r  out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.282    out0[6]
    SLICE_X0Y13          FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 2.341ns (38.155%)  route 3.794ns (61.845%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  b_IBUF[2]_inst/O
                         net (fo=10, routed)          1.885     2.828    b_IBUF[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.952 r  out[3]_i_7/O
                         net (fo=2, routed)           0.888     3.840    out[3]_i_7_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  out[3]_i_10/O
                         net (fo=1, routed)           0.000     3.964    out[3]_i_10_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.212 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           1.022     5.234    out1[3]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     5.801 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.801    out_reg[3]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.135 r  out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.135    out0[5]
    SLICE_X0Y13          FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 2.230ns (37.015%)  route 3.794ns (62.985%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  b_IBUF[2]_inst/O
                         net (fo=10, routed)          1.885     2.828    b_IBUF[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.952 r  out[3]_i_7/O
                         net (fo=2, routed)           0.888     3.840    out[3]_i_7_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  out[3]_i_10/O
                         net (fo=1, routed)           0.000     3.964    out[3]_i_10_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.212 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           1.022     5.234    out1[3]
    SLICE_X0Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     5.801 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.801    out_reg[3]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.024 r  out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.024    out0[4]
    SLICE_X0Y13          FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.567ns  (logic 1.994ns (35.813%)  route 3.574ns (64.187%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  b_IBUF[2]_inst/O
                         net (fo=10, routed)          1.885     2.828    b_IBUF[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.124     2.952 r  out[3]_i_7/O
                         net (fo=2, routed)           0.888     3.840    out[3]_i_7_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  out[3]_i_10/O
                         net (fo=1, routed)           0.000     3.964    out[3]_i_10_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.212 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.801     5.013    out1[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.306     5.319 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     5.319    out[3]_i_3_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.567 r  out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.567    out0[3]
    SLICE_X0Y12          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.030ns  (logic 2.367ns (47.067%)  route 2.662ns (52.933%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=9, routed)           1.692     2.628    a_IBUF[0]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.124     2.752 r  out[3]_i_13/O
                         net (fo=1, routed)           0.000     2.752    out[3]_i_13_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.176 r  out_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.971     4.147    out1[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.303     4.450 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     4.450    out[3]_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.030 r  out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.030    out0[2]
    SLICE_X0Y12          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.922ns  (logic 3.058ns (62.126%)  route 1.864ns (37.874%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  out_reg[6]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  out_reg[6]/Q
                         net (fo=1, routed)           1.864     2.320    out_OBUF[6]
    V19                  OBUF (Prop_obuf_I_O)         2.602     4.922 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.922    out[6]
    V19                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 3.050ns (62.039%)  route 1.866ns (37.961%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  out_reg[7]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  out_reg[7]/Q
                         net (fo=1, routed)           1.866     2.322    out_OBUF[7]
    U19                  OBUF (Prop_obuf_I_O)         2.594     4.916 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.916    out[7]
    U19                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 3.058ns (63.927%)  route 1.725ns (36.073%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  out_reg[5]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  out_reg[5]/Q
                         net (fo=1, routed)           1.725     2.181    out_OBUF[5]
    W18                  OBUF (Prop_obuf_I_O)         2.602     4.783 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.783    out[5]
    W18                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.782ns  (logic 3.058ns (63.940%)  route 1.724ns (36.060%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  out_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  out_reg[2]/Q
                         net (fo=1, routed)           1.724     2.180    out_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         2.602     4.782 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.782    out[2]
    T18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.175ns (32.502%)  route 0.364ns (67.498%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.364     0.540    reset_IBUF
    SLICE_X0Y12          FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.175ns (32.502%)  route 0.364ns (67.498%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.364     0.540    reset_IBUF
    SLICE_X0Y12          FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.175ns (32.502%)  route 0.364ns (67.498%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.364     0.540    reset_IBUF
    SLICE_X0Y12          FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.175ns (32.502%)  route 0.364ns (67.498%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.364     0.540    reset_IBUF
    SLICE_X0Y12          FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.175ns (29.574%)  route 0.418ns (70.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.418     0.593    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  out_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.175ns (29.574%)  route 0.418ns (70.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.418     0.593    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.175ns (29.574%)  route 0.418ns (70.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.418     0.593    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  out_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.175ns (29.574%)  route 0.418ns (70.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  reset_IBUF_inst/O
                         net (fo=8, routed)           0.418     0.593    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  out_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.273ns (36.667%)  route 0.471ns (63.333%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.471     0.634    c_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.679    out[3]_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.744 r  out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.744    out0[1]
    SLICE_X0Y12          FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[2]
                            (input port)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.289ns (36.710%)  route 0.498ns (63.290%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  c[2] (IN)
                         net (fo=0)                   0.000     0.000    c[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  c_IBUF[2]_inst/O
                         net (fo=1, routed)           0.498     0.676    c_IBUF[2]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.721 r  out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.721    out[3]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.787 r  out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.787    out0[2]
    SLICE_X0Y12          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------





