

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Jan 23 20:34:16 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F877A Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     0091                     SSPCON2         equ	145	;# 
    98     0092                     PR2             equ	146	;# 
    99     0093                     SSPADD          equ	147	;# 
   100     0094                     SSPSTAT         equ	148	;# 
   101     0098                     TXSTA           equ	152	;# 
   102     0099                     SPBRG           equ	153	;# 
   103     009C                     CMCON           equ	156	;# 
   104     009D                     CVRCON          equ	157	;# 
   105     009E                     ADRESL          equ	158	;# 
   106     009F                     ADCON1          equ	159	;# 
   107     010C                     EEDATA          equ	268	;# 
   108     010D                     EEADR           equ	269	;# 
   109     010E                     EEDATH          equ	270	;# 
   110     010F                     EEADRH          equ	271	;# 
   111     018C                     EECON1          equ	396	;# 
   112     018D                     EECON2          equ	397	;# 
   113     0000                     INDF            equ	0	;# 
   114     0001                     TMR0            equ	1	;# 
   115     0002                     PCL             equ	2	;# 
   116     0003                     STATUS          equ	3	;# 
   117     0004                     FSR             equ	4	;# 
   118     0005                     PORTA           equ	5	;# 
   119     0006                     PORTB           equ	6	;# 
   120     0007                     PORTC           equ	7	;# 
   121     0008                     PORTD           equ	8	;# 
   122     0009                     PORTE           equ	9	;# 
   123     000A                     PCLATH          equ	10	;# 
   124     000B                     INTCON          equ	11	;# 
   125     000C                     PIR1            equ	12	;# 
   126     000D                     PIR2            equ	13	;# 
   127     000E                     TMR1            equ	14	;# 
   128     000E                     TMR1L           equ	14	;# 
   129     000F                     TMR1H           equ	15	;# 
   130     0010                     T1CON           equ	16	;# 
   131     0011                     TMR2            equ	17	;# 
   132     0012                     T2CON           equ	18	;# 
   133     0013                     SSPBUF          equ	19	;# 
   134     0014                     SSPCON          equ	20	;# 
   135     0015                     CCPR1           equ	21	;# 
   136     0015                     CCPR1L          equ	21	;# 
   137     0016                     CCPR1H          equ	22	;# 
   138     0017                     CCP1CON         equ	23	;# 
   139     0018                     RCSTA           equ	24	;# 
   140     0019                     TXREG           equ	25	;# 
   141     001A                     RCREG           equ	26	;# 
   142     001B                     CCPR2           equ	27	;# 
   143     001B                     CCPR2L          equ	27	;# 
   144     001C                     CCPR2H          equ	28	;# 
   145     001D                     CCP2CON         equ	29	;# 
   146     001E                     ADRESH          equ	30	;# 
   147     001F                     ADCON0          equ	31	;# 
   148     0081                     OPTION_REG      equ	129	;# 
   149     0085                     TRISA           equ	133	;# 
   150     0086                     TRISB           equ	134	;# 
   151     0087                     TRISC           equ	135	;# 
   152     0088                     TRISD           equ	136	;# 
   153     0089                     TRISE           equ	137	;# 
   154     008C                     PIE1            equ	140	;# 
   155     008D                     PIE2            equ	141	;# 
   156     008E                     PCON            equ	142	;# 
   157     0091                     SSPCON2         equ	145	;# 
   158     0092                     PR2             equ	146	;# 
   159     0093                     SSPADD          equ	147	;# 
   160     0094                     SSPSTAT         equ	148	;# 
   161     0098                     TXSTA           equ	152	;# 
   162     0099                     SPBRG           equ	153	;# 
   163     009C                     CMCON           equ	156	;# 
   164     009D                     CVRCON          equ	157	;# 
   165     009E                     ADRESL          equ	158	;# 
   166     009F                     ADCON1          equ	159	;# 
   167     010C                     EEDATA          equ	268	;# 
   168     010D                     EEADR           equ	269	;# 
   169     010E                     EEDATH          equ	270	;# 
   170     010F                     EEADRH          equ	271	;# 
   171     018C                     EECON1          equ	396	;# 
   172     018D                     EECON2          equ	397	;# 
   173     0006                     _PORTB          set	6
   174     0086                     _TRISB          set	134
   175                           
   176                           	psect	cinit
   177     07FC                     start_initialization:	
   178                           ; #config settings
   179                           
   180     07FC                     __initialization:
   181     07FC                     end_of_initialization:	
   182                           ;End of C runtime variable initialization code
   183                           
   184     07FC                     __end_of__initialization:
   185     07FC  0183               	clrf	3
   186     07FD  120A  118A  2FCA   	ljmp	_main	;jump to C main() function
   187                           
   188                           	psect	cstackCOMMON
   189     0070                     __pcstackCOMMON:
   190     0070                     ?_init_config:
   191     0070                     ?_main:	
   192                           ; 1 bytes @ 0x0
   193                           
   194     0070                     main@i:	
   195                           ; 2 bytes @ 0x0
   196                           
   197     0070                     ??_init_config:	
   198                           ; 2 bytes @ 0x0
   199                           
   200     0070                     ??_main:	
   201                           ; 1 bytes @ 0x0
   202                           
   203                           
   204                           ; 1 bytes @ 0x0
   205     0070                     	ds	2
   206     0072                     main@i_32:
   207                           
   208                           ; 2 bytes @ 0x2
   209     0072                     	ds	2
   210                           
   211                           	psect	maintext
   212     07CA                     __pmaintext:	
   213 ;;
   214 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   215 ;;
   216 ;; *************** function _main *****************
   217 ;; Defined at:
   218 ;;		line 14 in file "toggle.c"
   219 ;; Parameters:    Size  Location     Type
   220 ;;		None
   221 ;; Auto vars:     Size  Location     Type
   222 ;;  i               2    2[COMMON] unsigned int 
   223 ;;  i               2    0[COMMON] unsigned int 
   224 ;; Return value:  Size  Location     Type
   225 ;;                  2   11[None  ] int 
   226 ;; Registers used:
   227 ;;		wreg, status,2, status,0, pclath, cstack
   228 ;; Tracked objects:
   229 ;;		On entry : B00/0
   230 ;;		On exit  : 0/0
   231 ;;		Unchanged: 0/0
   232 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   233 ;;      Params:         0       0       0       0       0
   234 ;;      Locals:         4       0       0       0       0
   235 ;;      Temps:          0       0       0       0       0
   236 ;;      Totals:         4       0       0       0       0
   237 ;;Total ram usage:        4 bytes
   238 ;; Hardware stack levels required when called: 1
   239 ;; This function calls:
   240 ;;		_init_config
   241 ;; This function is called by:
   242 ;;		Startup code after reset
   243 ;; This function uses a non-reentrant model
   244 ;;
   245                           
   246     07CA                     _main:	
   247                           ;psect for function _main
   248                           
   249     07CA                     l565:	
   250                           ;incstack = 0
   251                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   252                           
   253                           
   254                           ;toggle.c: 16:       for(unsigned int i=0;i<50000;i++){
   255     07CA  120A  118A  27C6  120A  118A  	fcall	_init_config
   256     07CF                     l567:
   257                           
   258                           ;toggle.c: 18:       }
   259     07CF  30FF               	movlw	255
   260     07D0  1283               	bcf	3,5	;RP0=0, select bank0
   261     07D1  1303               	bcf	3,6	;RP1=0, select bank0
   262     07D2  0086               	movwf	6	;volatile
   263     07D3                     l569:
   264                           
   265                           ;toggle.c: 20: }
   266     07D3  01F0               	clrf	main@i
   267     07D4  01F1               	clrf	main@i+1
   268     07D5                     l575:
   269     07D5  3001               	movlw	1
   270     07D6  07F0               	addwf	main@i,f
   271     07D7  1803               	skipnc
   272     07D8  0AF1               	incf	main@i+1,f
   273     07D9  3000               	movlw	0
   274     07DA  07F1               	addwf	main@i+1,f
   275     07DB  30C3               	movlw	195
   276     07DC  0271               	subwf	main@i+1,w
   277     07DD  3050               	movlw	80
   278     07DE  1903               	skipnz
   279     07DF  0270               	subwf	main@i,w
   280     07E0  1C03               	skipc
   281     07E1  2FE3               	goto	u11
   282     07E2  2FE4               	goto	u10
   283     07E3                     u11:
   284     07E3  2FD5               	goto	l575
   285     07E4                     u10:
   286     07E4                     l577:
   287     07E4  1283               	bcf	3,5	;RP0=0, select bank0
   288     07E5  1303               	bcf	3,6	;RP1=0, select bank0
   289     07E6  0186               	clrf	6	;volatile
   290     07E7  01F2               	clrf	main@i_32
   291     07E8  01F3               	clrf	main@i_32+1
   292     07E9                     l583:
   293     07E9  3001               	movlw	1
   294     07EA  07F2               	addwf	main@i_32,f
   295     07EB  1803               	skipnc
   296     07EC  0AF3               	incf	main@i_32+1,f
   297     07ED  3000               	movlw	0
   298     07EE  07F3               	addwf	main@i_32+1,f
   299     07EF  30C3               	movlw	195
   300     07F0  0273               	subwf	main@i_32+1,w
   301     07F1  3050               	movlw	80
   302     07F2  1903               	skipnz
   303     07F3  0272               	subwf	main@i_32,w
   304     07F4  1C03               	skipc
   305     07F5  2FF7               	goto	u21
   306     07F6  2FF8               	goto	u20
   307     07F7                     u21:
   308     07F7  2FE9               	goto	l583
   309     07F8                     u20:
   310     07F8  2FCF               	goto	l567
   311     07F9  120A  118A  2800   	ljmp	start
   312     07FC                     __end_of_main:
   313                           
   314                           	psect	text1
   315     07C6                     __ptext1:	
   316 ;; *************** function _init_config *****************
   317 ;; Defined at:
   318 ;;		line 9 in file "toggle.c"
   319 ;; Parameters:    Size  Location     Type
   320 ;;		None
   321 ;; Auto vars:     Size  Location     Type
   322 ;;		None
   323 ;; Return value:  Size  Location     Type
   324 ;;                  1    wreg      void 
   325 ;; Registers used:
   326 ;;		status,2
   327 ;; Tracked objects:
   328 ;;		On entry : 0/0
   329 ;;		On exit  : 0/0
   330 ;;		Unchanged: 0/0
   331 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   332 ;;      Params:         0       0       0       0       0
   333 ;;      Locals:         0       0       0       0       0
   334 ;;      Temps:          0       0       0       0       0
   335 ;;      Totals:         0       0       0       0       0
   336 ;;Total ram usage:        0 bytes
   337 ;; Hardware stack levels used: 1
   338 ;; This function calls:
   339 ;;		Nothing
   340 ;; This function is called by:
   341 ;;		_main
   342 ;; This function uses a non-reentrant model
   343 ;;
   344                           
   345     07C6                     _init_config:	
   346                           ;psect for function _init_config
   347                           
   348     07C6                     l563:	
   349                           ;incstack = 0
   350                           ; Regs used in _init_config: [status,2]
   351                           
   352                           
   353                           ;toggle.c: 11: 
   354     07C6  1683               	bsf	3,5	;RP0=1, select bank1
   355     07C7  1303               	bcf	3,6	;RP1=0, select bank1
   356     07C8  0186               	clrf	6	;volatile
   357     07C9                     l7:
   358     07C9  0008               	return
   359     07CA                     __end_of_init_config:
   360     0002                     ___latbits      equ	2
   361     007E                     btemp           set	126	;btemp
   362     007E                     wtemp0          set	126
   363                           
   364                           	psect	config
   365                           
   366                           ;Config register CONFIG @ 0x2007
   367                           ;	Oscillator Selection bits
   368                           ;	FOSC = 0x3, unprogrammed default
   369                           ;	Watchdog Timer Enable bit
   370                           ;	WDTE = OFF, WDT disabled
   371                           ;	Power-up Timer Enable bit
   372                           ;	PWRTE = 0x1, unprogrammed default
   373                           ;	Brown-out Reset Enable bit
   374                           ;	BOREN = 0x1, unprogrammed default
   375                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   376                           ;	LVP = 0x1, unprogrammed default
   377                           ;	Data EEPROM Memory Code Protection bit
   378                           ;	CPD = 0x1, unprogrammed default
   379                           ;	Flash Program Memory Write Enable bits
   380                           ;	WRT = 0x3, unprogrammed default
   381                           ;	In-Circuit Debugger Mode bit
   382                           ;	DEBUG = 0x1, unprogrammed default
   383                           ;	Flash Program Memory Code Protection bit
   384                           ;	CP = 0x1, unprogrammed default
   385     2007                     	org	8199
   386     2007  3FFB               	dw	16379

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      4       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      60
                                              0 COMMON     4     4      0
                        _init_config
 ---------------------------------------------------------------------------------
 (1) _init_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_config

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      4       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Jan 23 20:34:16 2025

                      l7 07C9                       u10 07E4                       u11 07E3  
                     u20 07F8                       u21 07F7                      l563 07C6  
                    l565 07CA                      l583 07E9                      l575 07D5  
                    l567 07CF                      l577 07E4                      l569 07D3  
                   _main 07CA                     btemp 007E                     start 0000  
                  ?_main 0070             ?_init_config 0070                    _PORTB 0006  
                  _TRISB 0086                    main@i 0070                    status 0003  
                  wtemp0 007E          __initialization 07FC             __end_of_main 07FC  
                 ??_main 0070  __end_of__initialization 07FC           __pcstackCOMMON 0070  
             __pmaintext 07CA                  __ptext1 07C6     end_of_initialization 07FC  
    start_initialization 07FC            ??_init_config 0070                ___latbits 0002  
    __end_of_init_config 07CA              _init_config 07C6                 main@i_32 0072  
