<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.09.14.14:56:27"
 outputDirectory="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEBA6U23I7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="initialalwasyqsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1694687187,AUTO_UNIQUE_ID=(Pinitialsalways:1.0:AUTO_CLOCK_CLOCK_DOMAIN=1,AUTO_CLOCK_CLOCK_RATE=50000000,AUTO_CLOCK_RESET_DOMAIN=1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1694687187,AUTO_UNIQUE_ID=initialalwasyqsys_Pinitialsalways_0(Pinitialsalways_internal:1.0:))(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(avalon_streaming:22.1:)(clock:22.1:)(reset:22.1:)"
   instancePathKey="initialalwasyqsys"
   kind="initialalwasyqsys"
   version="1.0"
   name="initialalwasyqsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1694687187" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/initialalwasyqsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/initialalwasyqsys_Pinitialsalways_0.v"
       type="VERILOG" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_1_unn0000ys1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_2_unn0000ys0_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_unnam0000ys2_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i10000pop_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i10000pinitialsalways0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i0000ush_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i0000pinitialsalways4_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_pinitials0000ys5_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_nb_return_pinitia0000ys6_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_wt_entry_p0000er1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000xit_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_wt_e0000er1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000_pinitialsalways1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000lsalways1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s1_unnamed_ihc_13_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s2_unnamed_ihc_14_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_1s_c0_exit_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_1s_c0_enter1_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_11_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000ng_ihc_11_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s0_unnamed_ihc_22_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s1_or_5_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_2s_c0_exit_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_2s_c0_enter1_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_24.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_2s_c1_exit_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c1_in_whil0000c_2s_c1_enter_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_i32_zz120000static_0_pop3_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i32_zz10000tatic_0_push3_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000ng_ihc_22_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s2_unnamed_ihc3_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s3_unnamed_ihc4_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000dy_ihcs_c0_exit_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_ihcs_c0_enter1_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/initialalwasyqsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/Pinitialsalways/Pinitialsalways.qsys" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/Pinitialsalways/Pinitialsalways_internal_hw.tcl" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 0 starting:initialalwasyqsys "initialalwasyqsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug" culprit="initialalwasyqsys"><![CDATA["<b>initialalwasyqsys</b>" reuses <b>Pinitialsalways</b> "<b>submodules/initialalwasyqsys_Pinitialsalways_0</b>"]]></message>
   <message level="Debug" culprit="initialalwasyqsys"><![CDATA["<b>initialalwasyqsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 1 starting:Pinitialsalways "submodules/initialalwasyqsys_Pinitialsalways_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Pinitialsalways_0"><![CDATA["<b>Pinitialsalways_0</b>" reuses <b>Pinitialsalways_internal</b> "<b>submodules/Pinitialsalways_internal</b>"]]></message>
   <message level="Info" culprit="Pinitialsalways_0"><![CDATA["<b>initialalwasyqsys</b>" instantiated <b>Pinitialsalways</b> "<b>Pinitialsalways_0</b>"]]></message>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 0 starting:Pinitialsalways_internal "submodules/Pinitialsalways_internal"</message>
   <message level="Info" culprit="Pinitialsalways_internal_inst"><![CDATA["<b>Pinitialsalways_0</b>" instantiated <b>Pinitialsalways_internal</b> "<b>Pinitialsalways_internal_inst</b>"]]></message>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>initialalwasyqsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Pinitialsalways:1.0:AUTO_CLOCK_CLOCK_DOMAIN=1,AUTO_CLOCK_CLOCK_RATE=50000000,AUTO_CLOCK_RESET_DOMAIN=1,AUTO_DEVICE=5CSEBA6U23I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1694687187,AUTO_UNIQUE_ID=initialalwasyqsys_Pinitialsalways_0(Pinitialsalways_internal:1.0:)"
   instancePathKey="initialalwasyqsys:.:Pinitialsalways_0"
   kind="Pinitialsalways"
   version="1.0"
   name="initialalwasyqsys_Pinitialsalways_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1694687187" />
  <parameter name="AUTO_DEVICE" value="5CSEBA6U23I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="initialalwasyqsys_Pinitialsalways_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/initialalwasyqsys_Pinitialsalways_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_1_unn0000ys1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_2_unn0000ys0_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_unnam0000ys2_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i10000pop_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i10000pinitialsalways0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i0000ush_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i0000pinitialsalways4_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_pinitials0000ys5_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_nb_return_pinitia0000ys6_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_wt_entry_p0000er1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000xit_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_wt_e0000er1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000_pinitialsalways1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000lsalways1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s1_unnamed_ihc_13_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s2_unnamed_ihc_14_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_1s_c0_exit_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_1s_c0_enter1_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_11_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000ng_ihc_11_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s0_unnamed_ihc_22_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s1_or_5_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_2s_c0_exit_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_2s_c0_enter1_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_24.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_2s_c1_exit_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c1_in_whil0000c_2s_c1_enter_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_i32_zz120000static_0_pop3_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i32_zz10000tatic_0_push3_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000ng_ihc_22_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s2_unnamed_ihc3_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s3_unnamed_ihc4_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000dy_ihcs_c0_exit_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_ihcs_c0_enter1_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/Pinitialsalways/Pinitialsalways.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/Pinitialsalways/Pinitialsalways_internal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="initialalwasyqsys" as="Pinitialsalways_0" />
  <messages>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 1 starting:Pinitialsalways "submodules/initialalwasyqsys_Pinitialsalways_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="Pinitialsalways_0"><![CDATA["<b>Pinitialsalways_0</b>" reuses <b>Pinitialsalways_internal</b> "<b>submodules/Pinitialsalways_internal</b>"]]></message>
   <message level="Info" culprit="Pinitialsalways_0"><![CDATA["<b>initialalwasyqsys</b>" instantiated <b>Pinitialsalways</b> "<b>Pinitialsalways_0</b>"]]></message>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 0 starting:Pinitialsalways_internal "submodules/Pinitialsalways_internal"</message>
   <message level="Info" culprit="Pinitialsalways_internal_inst"><![CDATA["<b>Pinitialsalways_0</b>" instantiated <b>Pinitialsalways_internal</b> "<b>Pinitialsalways_internal_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="initialalwasyqsys:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="initialalwasyqsys" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>initialalwasyqsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Pinitialsalways_internal:1.0:"
   instancePathKey="initialalwasyqsys:.:Pinitialsalways_0:.:Pinitialsalways_internal_inst"
   kind="Pinitialsalways_internal"
   version="1.0"
   name="Pinitialsalways_internal">
  <generatedFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_1_unn0000ys1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_2_unn0000ys0_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_call_ihc_unnam0000ys2_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i10000pop_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i10000pinitialsalways0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i0000ush_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i0000pinitialsalways4_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_pinitials0000ys5_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_nb_return_pinitia0000ys6_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_wt_entry_p0000er1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000xit_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_wt_e0000er1_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_pinitialsalways0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000_pinitialsalways1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000lsalways1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_B1_start_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s1_unnamed_ihc_13_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s2_unnamed_ihc_14_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_1s_c0_exit_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_1s_c0_enter1_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_1_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_11_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000ng_ihc_11_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_1_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s0_unnamed_ihc_22_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s1_or_5_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_2s_c0_exit_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_2s_c0_enter1_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_24.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000hc_2s_c1_exit_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c1_in_whil0000c_2s_c1_enter_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_i32_zz120000static_0_pop3_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i32_zz10000tatic_0_push3_ihc_20.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_2_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_kee0000ng_ihc_22_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_2_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iord_bl_s2_unnamed_ihc3_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_iowr_bl_s3_unnamed_ihc4_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_sfc_exit_s_c0000dy_ihcs_c0_exit_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_sfc_logic_s_c0_in_whil0000_ihcs_c0_enter1_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_push_i1_notexitcond_ihc0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_ihc_B1_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_i_llvm_fpga_pipeline_keep_going_ihc1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_bb_ihc_B1_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/db/ip/initialalwasyqsys/submodules/Pinitialsalways_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/soleimanmanteghi/intelFPGA/SDFProject/task/initialalwasy/Quartus/Pinitialsalways/Pinitialsalways_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="initialalwasyqsys_Pinitialsalways_0"
     as="Pinitialsalways_internal_inst" />
  <messages>
   <message level="Debug" culprit="initialalwasyqsys">queue size: 0 starting:Pinitialsalways_internal "submodules/Pinitialsalways_internal"</message>
   <message level="Info" culprit="Pinitialsalways_internal_inst"><![CDATA["<b>Pinitialsalways_0</b>" instantiated <b>Pinitialsalways_internal</b> "<b>Pinitialsalways_internal_inst</b>"]]></message>
  </messages>
 </entity>
</deploy>
