// Seed: 810379541
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_4;
  wire id_5;
  id_6(
      id_5
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply0 void id_4,
    output logic id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9
);
  always if (1 - 1) $signed(63);
  ;
  wire id_11;
  always id_5 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  logic id_12[1 'b0 : 1];
  final begin : LABEL_0
    `define pp_13 0
  end
  logic id_14;
  xor primCall (id_2, id_11, id_4, id_8, id_6, id_9);
  assign id_3 = id_0;
endmodule
