
021. ADC_Regular_Channel_Trigger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000627c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08006410  08006410  00016410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006710  08006710  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006710  08006710  00016710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006718  08006718  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006718  08006718  00016718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800671c  0800671c  0001671c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006720  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  200001dc  080068fc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  080068fc  000202d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eebc  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000236c  00000000  00000000  0002f0c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000db8  00000000  00000000  00031438  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c80  00000000  00000000  000321f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022e74  00000000  00000000  00032e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bb49  00000000  00000000  00055ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce625  00000000  00000000  0006182d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012fe52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004618  00000000  00000000  0012fed0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080063f4 	.word	0x080063f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080063f4 	.word	0x080063f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <HAL_Init+0x40>)
 8000f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <HAL_Init+0x40>)
 8000f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <HAL_Init+0x40>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <HAL_Init+0x40>)
 8000f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f70:	2003      	movs	r0, #3
 8000f72:	f000 fdc9 	bl	8001b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f000 f808 	bl	8000f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f7c:	f002 fc9c 	bl	80038b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023c00 	.word	0x40023c00

08000f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x54>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_InitTick+0x58>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fde1 	bl	8001b72 <HAL_SYSTICK_Config>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00e      	b.n	8000fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b0f      	cmp	r3, #15
 8000fbe:	d80a      	bhi.n	8000fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f000 fda9 	bl	8001b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fcc:	4a06      	ldr	r2, [pc, #24]	; (8000fe8 <HAL_InitTick+0x5c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e000      	b.n	8000fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	20000004 	.word	0x20000004
 8000fe8:	20000000 	.word	0x20000000

08000fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_IncTick+0x20>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_IncTick+0x24>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	4a04      	ldr	r2, [pc, #16]	; (8001010 <HAL_IncTick+0x24>)
 8000ffe:	6013      	str	r3, [r2, #0]
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000004 	.word	0x20000004
 8001010:	20000204 	.word	0x20000204

08001014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  return uwTick;
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <HAL_GetTick+0x14>)
 800101a:	681b      	ldr	r3, [r3, #0]
}
 800101c:	4618      	mov	r0, r3
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000204 	.word	0x20000204

0800102c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001034:	2300      	movs	r3, #0
 8001036:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e033      	b.n	80010aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	2b00      	cmp	r3, #0
 8001048:	d109      	bne.n	800105e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f002 facc 	bl	80035e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001062:	f003 0310 	and.w	r3, r3, #16
 8001066:	2b00      	cmp	r3, #0
 8001068:	d118      	bne.n	800109c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001072:	f023 0302 	bic.w	r3, r3, #2
 8001076:	f043 0202 	orr.w	r2, r3, #2
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f000 fb6c 	bl	800175c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108e:	f023 0303 	bic.w	r3, r3, #3
 8001092:	f043 0201 	orr.w	r2, r3, #1
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	641a      	str	r2, [r3, #64]	; 0x40
 800109a:	e001      	b.n	80010a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010bc:	2300      	movs	r3, #0
 80010be:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d101      	bne.n	80010ce <HAL_ADC_Start+0x1a>
 80010ca:	2302      	movs	r3, #2
 80010cc:	e0a5      	b.n	800121a <HAL_ADC_Start+0x166>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2201      	movs	r2, #1
 80010d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d018      	beq.n	8001116 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	689a      	ldr	r2, [r3, #8]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f042 0201 	orr.w	r2, r2, #1
 80010f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010f4:	4b4c      	ldr	r3, [pc, #304]	; (8001228 <HAL_ADC_Start+0x174>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a4c      	ldr	r2, [pc, #304]	; (800122c <HAL_ADC_Start+0x178>)
 80010fa:	fba2 2303 	umull	r2, r3, r2, r3
 80010fe:	0c9a      	lsrs	r2, r3, #18
 8001100:	4613      	mov	r3, r2
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	4413      	add	r3, r2
 8001106:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001108:	e002      	b.n	8001110 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	3b01      	subs	r3, #1
 800110e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1f9      	bne.n	800110a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b01      	cmp	r3, #1
 8001122:	d179      	bne.n	8001218 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001128:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800112c:	f023 0301 	bic.w	r3, r3, #1
 8001130:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001142:	2b00      	cmp	r3, #0
 8001144:	d007      	beq.n	8001156 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800114e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800115e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001162:	d106      	bne.n	8001172 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001168:	f023 0206 	bic.w	r2, r3, #6
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	645a      	str	r2, [r3, #68]	; 0x44
 8001170:	e002      	b.n	8001178 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <HAL_ADC_Start+0x17c>)
 8001182:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800118c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	2b00      	cmp	r3, #0
 8001198:	d12a      	bne.n	80011f0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a25      	ldr	r2, [pc, #148]	; (8001234 <HAL_ADC_Start+0x180>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d015      	beq.n	80011d0 <HAL_ADC_Start+0x11c>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a23      	ldr	r2, [pc, #140]	; (8001238 <HAL_ADC_Start+0x184>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d105      	bne.n	80011ba <HAL_ADC_Start+0x106>
 80011ae:	4b20      	ldr	r3, [pc, #128]	; (8001230 <HAL_ADC_Start+0x17c>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 031f 	and.w	r3, r3, #31
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d00a      	beq.n	80011d0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a1f      	ldr	r2, [pc, #124]	; (800123c <HAL_ADC_Start+0x188>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d129      	bne.n	8001218 <HAL_ADC_Start+0x164>
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <HAL_ADC_Start+0x17c>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 031f 	and.w	r3, r3, #31
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	d823      	bhi.n	8001218 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d11c      	bne.n	8001218 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	e013      	b.n	8001218 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0f      	ldr	r2, [pc, #60]	; (8001234 <HAL_ADC_Start+0x180>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d10e      	bne.n	8001218 <HAL_ADC_Start+0x164>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d107      	bne.n	8001218 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001216:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	20000008 	.word	0x20000008
 800122c:	431bde83 	.word	0x431bde83
 8001230:	40012300 	.word	0x40012300
 8001234:	40012000 	.word	0x40012000
 8001238:	40012100 	.word	0x40012100
 800123c:	40012200 	.word	0x40012200

08001240 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b02      	cmp	r3, #2
 800125c:	bf0c      	ite	eq
 800125e:	2301      	moveq	r3, #1
 8001260:	2300      	movne	r3, #0
 8001262:	b2db      	uxtb	r3, r3
 8001264:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f003 0320 	and.w	r3, r3, #32
 8001270:	2b20      	cmp	r3, #32
 8001272:	bf0c      	ite	eq
 8001274:	2301      	moveq	r3, #1
 8001276:	2300      	movne	r3, #0
 8001278:	b2db      	uxtb	r3, r3
 800127a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d049      	beq.n	8001316 <HAL_ADC_IRQHandler+0xd6>
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d046      	beq.n	8001316 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128c:	f003 0310 	and.w	r3, r3, #16
 8001290:	2b00      	cmp	r3, #0
 8001292:	d105      	bne.n	80012a0 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001298:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d12b      	bne.n	8001306 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d127      	bne.n	8001306 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012bc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d006      	beq.n	80012d2 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d119      	bne.n	8001306 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f022 0220 	bic.w	r2, r2, #32
 80012e0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d105      	bne.n	8001306 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f043 0201 	orr.w	r2, r3, #1
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f000 f8e8 	bl	80014dc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f06f 0212 	mvn.w	r2, #18
 8001314:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	2b04      	cmp	r3, #4
 8001322:	bf0c      	ite	eq
 8001324:	2301      	moveq	r3, #1
 8001326:	2300      	movne	r3, #0
 8001328:	b2db      	uxtb	r3, r3
 800132a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001336:	2b80      	cmp	r3, #128	; 0x80
 8001338:	bf0c      	ite	eq
 800133a:	2301      	moveq	r3, #1
 800133c:	2300      	movne	r3, #0
 800133e:	b2db      	uxtb	r3, r3
 8001340:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d057      	beq.n	80013f8 <HAL_ADC_IRQHandler+0x1b8>
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d054      	beq.n	80013f8 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	f003 0310 	and.w	r3, r3, #16
 8001356:	2b00      	cmp	r3, #0
 8001358:	d105      	bne.n	8001366 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d139      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800137a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800137e:	2b00      	cmp	r3, #0
 8001380:	d006      	beq.n	8001390 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800138c:	2b00      	cmp	r3, #0
 800138e:	d12b      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800139a:	2b00      	cmp	r3, #0
 800139c:	d124      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d11d      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d119      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	685a      	ldr	r2, [r3, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013c2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d105      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	f043 0201 	orr.w	r2, r3, #1
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 fab3 	bl	8001954 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f06f 020c 	mvn.w	r2, #12
 80013f6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b01      	cmp	r3, #1
 8001404:	bf0c      	ite	eq
 8001406:	2301      	moveq	r3, #1
 8001408:	2300      	movne	r3, #0
 800140a:	b2db      	uxtb	r3, r3
 800140c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001418:	2b40      	cmp	r3, #64	; 0x40
 800141a:	bf0c      	ite	eq
 800141c:	2301      	moveq	r3, #1
 800141e:	2300      	movne	r3, #0
 8001420:	b2db      	uxtb	r3, r3
 8001422:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d017      	beq.n	800145a <HAL_ADC_IRQHandler+0x21a>
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d014      	beq.n	800145a <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b01      	cmp	r3, #1
 800143c:	d10d      	bne.n	800145a <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f850 	bl	80014f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f06f 0201 	mvn.w	r2, #1
 8001458:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0320 	and.w	r3, r3, #32
 8001464:	2b20      	cmp	r3, #32
 8001466:	bf0c      	ite	eq
 8001468:	2301      	moveq	r3, #1
 800146a:	2300      	movne	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800147a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800147e:	bf0c      	ite	eq
 8001480:	2301      	moveq	r3, #1
 8001482:	2300      	movne	r3, #0
 8001484:	b2db      	uxtb	r3, r3
 8001486:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d015      	beq.n	80014ba <HAL_ADC_IRQHandler+0x27a>
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d012      	beq.n	80014ba <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001498:	f043 0202 	orr.w	r2, r3, #2
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f06f 0220 	mvn.w	r2, #32
 80014a8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 f82a 	bl	8001504 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f06f 0220 	mvn.w	r2, #32
 80014b8:	601a      	str	r2, [r3, #0]
  }
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800152c:	2b01      	cmp	r3, #1
 800152e:	d101      	bne.n	8001534 <HAL_ADC_ConfigChannel+0x1c>
 8001530:	2302      	movs	r3, #2
 8001532:	e105      	b.n	8001740 <HAL_ADC_ConfigChannel+0x228>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b09      	cmp	r3, #9
 8001542:	d925      	bls.n	8001590 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	68d9      	ldr	r1, [r3, #12]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	b29b      	uxth	r3, r3
 8001550:	461a      	mov	r2, r3
 8001552:	4613      	mov	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	3b1e      	subs	r3, #30
 800155a:	2207      	movs	r2, #7
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43da      	mvns	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	400a      	ands	r2, r1
 8001568:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68d9      	ldr	r1, [r3, #12]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	b29b      	uxth	r3, r3
 800157a:	4618      	mov	r0, r3
 800157c:	4603      	mov	r3, r0
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4403      	add	r3, r0
 8001582:	3b1e      	subs	r3, #30
 8001584:	409a      	lsls	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	e022      	b.n	80015d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6919      	ldr	r1, [r3, #16]
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	b29b      	uxth	r3, r3
 800159c:	461a      	mov	r2, r3
 800159e:	4613      	mov	r3, r2
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	4413      	add	r3, r2
 80015a4:	2207      	movs	r2, #7
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43da      	mvns	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	400a      	ands	r2, r1
 80015b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6919      	ldr	r1, [r3, #16]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	4618      	mov	r0, r3
 80015c6:	4603      	mov	r3, r0
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4403      	add	r3, r0
 80015cc:	409a      	lsls	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b06      	cmp	r3, #6
 80015dc:	d824      	bhi.n	8001628 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	4613      	mov	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	3b05      	subs	r3, #5
 80015f0:	221f      	movs	r2, #31
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43da      	mvns	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	400a      	ands	r2, r1
 80015fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	b29b      	uxth	r3, r3
 800160c:	4618      	mov	r0, r3
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	3b05      	subs	r3, #5
 800161a:	fa00 f203 	lsl.w	r2, r0, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	635a      	str	r2, [r3, #52]	; 0x34
 8001626:	e04c      	b.n	80016c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b0c      	cmp	r3, #12
 800162e:	d824      	bhi.n	800167a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	4613      	mov	r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4413      	add	r3, r2
 8001640:	3b23      	subs	r3, #35	; 0x23
 8001642:	221f      	movs	r2, #31
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43da      	mvns	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	400a      	ands	r2, r1
 8001650:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	b29b      	uxth	r3, r3
 800165e:	4618      	mov	r0, r3
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	3b23      	subs	r3, #35	; 0x23
 800166c:	fa00 f203 	lsl.w	r2, r0, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	430a      	orrs	r2, r1
 8001676:	631a      	str	r2, [r3, #48]	; 0x30
 8001678:	e023      	b.n	80016c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	4613      	mov	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	3b41      	subs	r3, #65	; 0x41
 800168c:	221f      	movs	r2, #31
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	43da      	mvns	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	400a      	ands	r2, r1
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	4618      	mov	r0, r3
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	4613      	mov	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	3b41      	subs	r3, #65	; 0x41
 80016b6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	430a      	orrs	r2, r1
 80016c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016c2:	4b22      	ldr	r3, [pc, #136]	; (800174c <HAL_ADC_ConfigChannel+0x234>)
 80016c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a21      	ldr	r2, [pc, #132]	; (8001750 <HAL_ADC_ConfigChannel+0x238>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d109      	bne.n	80016e4 <HAL_ADC_ConfigChannel+0x1cc>
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2b12      	cmp	r3, #18
 80016d6:	d105      	bne.n	80016e4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a19      	ldr	r2, [pc, #100]	; (8001750 <HAL_ADC_ConfigChannel+0x238>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d123      	bne.n	8001736 <HAL_ADC_ConfigChannel+0x21e>
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2b10      	cmp	r3, #16
 80016f4:	d003      	beq.n	80016fe <HAL_ADC_ConfigChannel+0x1e6>
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b11      	cmp	r3, #17
 80016fc:	d11b      	bne.n	8001736 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b10      	cmp	r3, #16
 8001710:	d111      	bne.n	8001736 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001712:	4b10      	ldr	r3, [pc, #64]	; (8001754 <HAL_ADC_ConfigChannel+0x23c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a10      	ldr	r2, [pc, #64]	; (8001758 <HAL_ADC_ConfigChannel+0x240>)
 8001718:	fba2 2303 	umull	r2, r3, r2, r3
 800171c:	0c9a      	lsrs	r2, r3, #18
 800171e:	4613      	mov	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001728:	e002      	b.n	8001730 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	3b01      	subs	r3, #1
 800172e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f9      	bne.n	800172a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	40012300 	.word	0x40012300
 8001750:	40012000 	.word	0x40012000
 8001754:	20000008 	.word	0x20000008
 8001758:	431bde83 	.word	0x431bde83

0800175c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001764:	4b79      	ldr	r3, [pc, #484]	; (800194c <ADC_Init+0x1f0>)
 8001766:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	431a      	orrs	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001790:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6859      	ldr	r1, [r3, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	691b      	ldr	r3, [r3, #16]
 800179c:	021a      	lsls	r2, r3, #8
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80017b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6859      	ldr	r1, [r3, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6899      	ldr	r1, [r3, #8]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ee:	4a58      	ldr	r2, [pc, #352]	; (8001950 <ADC_Init+0x1f4>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d022      	beq.n	800183a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001802:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6899      	ldr	r1, [r3, #8]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	430a      	orrs	r2, r1
 8001814:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001824:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6899      	ldr	r1, [r3, #8]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	e00f      	b.n	800185a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001848:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001858:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f022 0202 	bic.w	r2, r2, #2
 8001868:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6899      	ldr	r1, [r3, #8]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	7e1b      	ldrb	r3, [r3, #24]
 8001874:	005a      	lsls	r2, r3, #1
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	430a      	orrs	r2, r1
 800187c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d01b      	beq.n	80018c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001896:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	685a      	ldr	r2, [r3, #4]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80018a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6859      	ldr	r1, [r3, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	3b01      	subs	r3, #1
 80018b4:	035a      	lsls	r2, r3, #13
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	430a      	orrs	r2, r1
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	e007      	b.n	80018d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80018de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	051a      	lsls	r2, r3, #20
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	430a      	orrs	r2, r1
 80018f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001904:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6899      	ldr	r1, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001912:	025a      	lsls	r2, r3, #9
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800192a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6899      	ldr	r1, [r3, #8]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	029a      	lsls	r2, r3, #10
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	430a      	orrs	r2, r1
 800193e:	609a      	str	r2, [r3, #8]
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	40012300 	.word	0x40012300
 8001950:	0f000001 	.word	0x0f000001

08001954 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001984:	4013      	ands	r3, r2
 8001986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199a:	4a04      	ldr	r2, [pc, #16]	; (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	60d3      	str	r3, [r2, #12]
}
 80019a0:	bf00      	nop
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b4:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <__NVIC_GetPriorityGrouping+0x18>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	f003 0307 	and.w	r3, r3, #7
}
 80019be:	4618      	mov	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	db0b      	blt.n	80019f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	f003 021f 	and.w	r2, r3, #31
 80019e4:	4907      	ldr	r1, [pc, #28]	; (8001a04 <__NVIC_EnableIRQ+0x38>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	095b      	lsrs	r3, r3, #5
 80019ec:	2001      	movs	r0, #1
 80019ee:	fa00 f202 	lsl.w	r2, r0, r2
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100

08001a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	6039      	str	r1, [r7, #0]
 8001a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	db0a      	blt.n	8001a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	490c      	ldr	r1, [pc, #48]	; (8001a54 <__NVIC_SetPriority+0x4c>)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	0112      	lsls	r2, r2, #4
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a30:	e00a      	b.n	8001a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4908      	ldr	r1, [pc, #32]	; (8001a58 <__NVIC_SetPriority+0x50>)
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	3b04      	subs	r3, #4
 8001a40:	0112      	lsls	r2, r2, #4
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	440b      	add	r3, r1
 8001a46:	761a      	strb	r2, [r3, #24]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000e100 	.word	0xe000e100
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b089      	sub	sp, #36	; 0x24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f1c3 0307 	rsb	r3, r3, #7
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	bf28      	it	cs
 8001a7a:	2304      	movcs	r3, #4
 8001a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3304      	adds	r3, #4
 8001a82:	2b06      	cmp	r3, #6
 8001a84:	d902      	bls.n	8001a8c <NVIC_EncodePriority+0x30>
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3b03      	subs	r3, #3
 8001a8a:	e000      	b.n	8001a8e <NVIC_EncodePriority+0x32>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a90:	f04f 32ff 	mov.w	r2, #4294967295
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43da      	mvns	r2, r3
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001aae:	43d9      	mvns	r1, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	4313      	orrs	r3, r2
         );
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3724      	adds	r7, #36	; 0x24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ad4:	d301      	bcc.n	8001ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e00f      	b.n	8001afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ada:	4a0a      	ldr	r2, [pc, #40]	; (8001b04 <SysTick_Config+0x40>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ae2:	210f      	movs	r1, #15
 8001ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae8:	f7ff ff8e 	bl	8001a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <SysTick_Config+0x40>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <SysTick_Config+0x40>)
 8001af4:	2207      	movs	r2, #7
 8001af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	e000e010 	.word	0xe000e010

08001b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff ff29 	bl	8001968 <__NVIC_SetPriorityGrouping>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	4603      	mov	r3, r0
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
 8001b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b30:	f7ff ff3e 	bl	80019b0 <__NVIC_GetPriorityGrouping>
 8001b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	6978      	ldr	r0, [r7, #20]
 8001b3c:	f7ff ff8e 	bl	8001a5c <NVIC_EncodePriority>
 8001b40:	4602      	mov	r2, r0
 8001b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b46:	4611      	mov	r1, r2
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff5d 	bl	8001a08 <__NVIC_SetPriority>
}
 8001b4e:	bf00      	nop
 8001b50:	3718      	adds	r7, #24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff ff31 	bl	80019cc <__NVIC_EnableIRQ>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff ffa2 	bl	8001ac4 <SysTick_Config>
 8001b80:	4603      	mov	r3, r0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	; 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61fb      	str	r3, [r7, #28]
 8001ba6:	e16b      	b.n	8001e80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ba8:	2201      	movs	r2, #1
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	f040 815a 	bne.w	8001e7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x4a>
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b12      	cmp	r3, #18
 8001bd4:	d123      	bne.n	8001c1e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	08da      	lsrs	r2, r3, #3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3208      	adds	r2, #8
 8001bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	220f      	movs	r2, #15
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	691a      	ldr	r2, [r3, #16]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	08da      	lsrs	r2, r3, #3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3208      	adds	r2, #8
 8001c18:	69b9      	ldr	r1, [r7, #24]
 8001c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	2203      	movs	r2, #3
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4013      	ands	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 0203 	and.w	r2, r3, #3
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d00b      	beq.n	8001c72 <HAL_GPIO_Init+0xe6>
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d007      	beq.n	8001c72 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c66:	2b11      	cmp	r3, #17
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b12      	cmp	r3, #18
 8001c70:	d130      	bne.n	8001cd4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ca8:	2201      	movs	r2, #1
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	091b      	lsrs	r3, r3, #4
 8001cbe:	f003 0201 	and.w	r2, r3, #1
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	2203      	movs	r2, #3
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 80b4 	beq.w	8001e7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b5f      	ldr	r3, [pc, #380]	; (8001e94 <HAL_GPIO_Init+0x308>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1a:	4a5e      	ldr	r2, [pc, #376]	; (8001e94 <HAL_GPIO_Init+0x308>)
 8001d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d20:	6453      	str	r3, [r2, #68]	; 0x44
 8001d22:	4b5c      	ldr	r3, [pc, #368]	; (8001e94 <HAL_GPIO_Init+0x308>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d2e:	4a5a      	ldr	r2, [pc, #360]	; (8001e98 <HAL_GPIO_Init+0x30c>)
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	089b      	lsrs	r3, r3, #2
 8001d34:	3302      	adds	r3, #2
 8001d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	220f      	movs	r2, #15
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a51      	ldr	r2, [pc, #324]	; (8001e9c <HAL_GPIO_Init+0x310>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d02b      	beq.n	8001db2 <HAL_GPIO_Init+0x226>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a50      	ldr	r2, [pc, #320]	; (8001ea0 <HAL_GPIO_Init+0x314>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d025      	beq.n	8001dae <HAL_GPIO_Init+0x222>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4f      	ldr	r2, [pc, #316]	; (8001ea4 <HAL_GPIO_Init+0x318>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d01f      	beq.n	8001daa <HAL_GPIO_Init+0x21e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	; (8001ea8 <HAL_GPIO_Init+0x31c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d019      	beq.n	8001da6 <HAL_GPIO_Init+0x21a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4d      	ldr	r2, [pc, #308]	; (8001eac <HAL_GPIO_Init+0x320>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0x216>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4c      	ldr	r2, [pc, #304]	; (8001eb0 <HAL_GPIO_Init+0x324>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_GPIO_Init+0x212>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4b      	ldr	r2, [pc, #300]	; (8001eb4 <HAL_GPIO_Init+0x328>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_Init+0x20e>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a4a      	ldr	r2, [pc, #296]	; (8001eb8 <HAL_GPIO_Init+0x32c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_GPIO_Init+0x20a>
 8001d92:	2307      	movs	r3, #7
 8001d94:	e00e      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001d96:	2308      	movs	r3, #8
 8001d98:	e00c      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001d9a:	2306      	movs	r3, #6
 8001d9c:	e00a      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001d9e:	2305      	movs	r3, #5
 8001da0:	e008      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001da2:	2304      	movs	r3, #4
 8001da4:	e006      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001da6:	2303      	movs	r3, #3
 8001da8:	e004      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001daa:	2302      	movs	r3, #2
 8001dac:	e002      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001dae:	2301      	movs	r3, #1
 8001db0:	e000      	b.n	8001db4 <HAL_GPIO_Init+0x228>
 8001db2:	2300      	movs	r3, #0
 8001db4:	69fa      	ldr	r2, [r7, #28]
 8001db6:	f002 0203 	and.w	r2, r2, #3
 8001dba:	0092      	lsls	r2, r2, #2
 8001dbc:	4093      	lsls	r3, r2
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dc4:	4934      	ldr	r1, [pc, #208]	; (8001e98 <HAL_GPIO_Init+0x30c>)
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	089b      	lsrs	r3, r3, #2
 8001dca:	3302      	adds	r3, #2
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd2:	4b3a      	ldr	r3, [pc, #232]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4013      	ands	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df6:	4a31      	ldr	r2, [pc, #196]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001dfc:	4b2f      	ldr	r3, [pc, #188]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e20:	4a26      	ldr	r2, [pc, #152]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e26:	4b25      	ldr	r3, [pc, #148]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4013      	ands	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e4a:	4a1c      	ldr	r2, [pc, #112]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e50:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e74:	4a11      	ldr	r2, [pc, #68]	; (8001ebc <HAL_GPIO_Init+0x330>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	61fb      	str	r3, [r7, #28]
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b0f      	cmp	r3, #15
 8001e84:	f67f ae90 	bls.w	8001ba8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e88:	bf00      	nop
 8001e8a:	3724      	adds	r7, #36	; 0x24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40013800 	.word	0x40013800
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	40020400 	.word	0x40020400
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	40020c00 	.word	0x40020c00
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40021400 	.word	0x40021400
 8001eb4:	40021800 	.word	0x40021800
 8001eb8:	40021c00 	.word	0x40021c00
 8001ebc:	40013c00 	.word	0x40013c00

08001ec0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	807b      	strh	r3, [r7, #2]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed0:	787b      	ldrb	r3, [r7, #1]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ed6:	887a      	ldrh	r2, [r7, #2]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001edc:	e003      	b.n	8001ee6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ede:	887b      	ldrh	r3, [r7, #2]
 8001ee0:	041a      	lsls	r2, r3, #16
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	619a      	str	r2, [r3, #24]
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	460b      	mov	r3, r1
 8001efc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	695a      	ldr	r2, [r3, #20]
 8001f02:	887b      	ldrh	r3, [r7, #2]
 8001f04:	401a      	ands	r2, r3
 8001f06:	887b      	ldrh	r3, [r7, #2]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d104      	bne.n	8001f16 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	041a      	lsls	r2, r3, #16
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001f14:	e002      	b.n	8001f1c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001f16:	887a      	ldrh	r2, [r7, #2]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	619a      	str	r2, [r3, #24]
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e22d      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d075      	beq.n	8002032 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f46:	4ba3      	ldr	r3, [pc, #652]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	d00c      	beq.n	8001f6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f52:	4ba0      	ldr	r3, [pc, #640]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d112      	bne.n	8001f84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f5e:	4b9d      	ldr	r3, [pc, #628]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f6a:	d10b      	bne.n	8001f84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f6c:	4b99      	ldr	r3, [pc, #612]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d05b      	beq.n	8002030 <HAL_RCC_OscConfig+0x108>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d157      	bne.n	8002030 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e208      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f8c:	d106      	bne.n	8001f9c <HAL_RCC_OscConfig+0x74>
 8001f8e:	4b91      	ldr	r3, [pc, #580]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a90      	ldr	r2, [pc, #576]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	e01d      	b.n	8001fd8 <HAL_RCC_OscConfig+0xb0>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa4:	d10c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x98>
 8001fa6:	4b8b      	ldr	r3, [pc, #556]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a8a      	ldr	r2, [pc, #552]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4b88      	ldr	r3, [pc, #544]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a87      	ldr	r2, [pc, #540]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fbc:	6013      	str	r3, [r2, #0]
 8001fbe:	e00b      	b.n	8001fd8 <HAL_RCC_OscConfig+0xb0>
 8001fc0:	4b84      	ldr	r3, [pc, #528]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a83      	ldr	r2, [pc, #524]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fca:	6013      	str	r3, [r2, #0]
 8001fcc:	4b81      	ldr	r3, [pc, #516]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a80      	ldr	r2, [pc, #512]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d013      	beq.n	8002008 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7ff f818 	bl	8001014 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fe8:	f7ff f814 	bl	8001014 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b64      	cmp	r3, #100	; 0x64
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1cd      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffa:	4b76      	ldr	r3, [pc, #472]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0f0      	beq.n	8001fe8 <HAL_RCC_OscConfig+0xc0>
 8002006:	e014      	b.n	8002032 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7ff f804 	bl	8001014 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002010:	f7ff f800 	bl	8001014 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b64      	cmp	r3, #100	; 0x64
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e1b9      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002022:	4b6c      	ldr	r3, [pc, #432]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f0      	bne.n	8002010 <HAL_RCC_OscConfig+0xe8>
 800202e:	e000      	b.n	8002032 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d063      	beq.n	8002106 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800203e:	4b65      	ldr	r3, [pc, #404]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f003 030c 	and.w	r3, r3, #12
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00b      	beq.n	8002062 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800204a:	4b62      	ldr	r3, [pc, #392]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002052:	2b08      	cmp	r3, #8
 8002054:	d11c      	bne.n	8002090 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002056:	4b5f      	ldr	r3, [pc, #380]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d116      	bne.n	8002090 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002062:	4b5c      	ldr	r3, [pc, #368]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d005      	beq.n	800207a <HAL_RCC_OscConfig+0x152>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d001      	beq.n	800207a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e18d      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207a:	4b56      	ldr	r3, [pc, #344]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4952      	ldr	r1, [pc, #328]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208e:	e03a      	b.n	8002106 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d020      	beq.n	80020da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002098:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <HAL_RCC_OscConfig+0x2b0>)
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209e:	f7fe ffb9 	bl	8001014 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020a6:	f7fe ffb5 	bl	8001014 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e16e      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b8:	4b46      	ldr	r3, [pc, #280]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c4:	4b43      	ldr	r3, [pc, #268]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	4940      	ldr	r1, [pc, #256]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	600b      	str	r3, [r1, #0]
 80020d8:	e015      	b.n	8002106 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020da:	4b3f      	ldr	r3, [pc, #252]	; (80021d8 <HAL_RCC_OscConfig+0x2b0>)
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7fe ff98 	bl	8001014 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020e8:	f7fe ff94 	bl	8001014 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e14d      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020fa:	4b36      	ldr	r3, [pc, #216]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d030      	beq.n	8002174 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d016      	beq.n	8002148 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211a:	4b30      	ldr	r3, [pc, #192]	; (80021dc <HAL_RCC_OscConfig+0x2b4>)
 800211c:	2201      	movs	r2, #1
 800211e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002120:	f7fe ff78 	bl	8001014 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002128:	f7fe ff74 	bl	8001014 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e12d      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800213a:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 800213c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0f0      	beq.n	8002128 <HAL_RCC_OscConfig+0x200>
 8002146:	e015      	b.n	8002174 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002148:	4b24      	ldr	r3, [pc, #144]	; (80021dc <HAL_RCC_OscConfig+0x2b4>)
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214e:	f7fe ff61 	bl	8001014 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002156:	f7fe ff5d 	bl	8001014 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e116      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002168:	4b1a      	ldr	r3, [pc, #104]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 800216a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f0      	bne.n	8002156 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	f000 80a0 	beq.w	80022c2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002182:	2300      	movs	r3, #0
 8002184:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002186:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10f      	bne.n	80021b2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	4b0f      	ldr	r3, [pc, #60]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	4a0e      	ldr	r2, [pc, #56]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 800219c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021a0:	6413      	str	r3, [r2, #64]	; 0x40
 80021a2:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <HAL_RCC_OscConfig+0x2ac>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80021ae:	2301      	movs	r3, #1
 80021b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <HAL_RCC_OscConfig+0x2b8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d121      	bne.n	8002202 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021be:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <HAL_RCC_OscConfig+0x2b8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a07      	ldr	r2, [pc, #28]	; (80021e0 <HAL_RCC_OscConfig+0x2b8>)
 80021c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ca:	f7fe ff23 	bl	8001014 <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d0:	e011      	b.n	80021f6 <HAL_RCC_OscConfig+0x2ce>
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800
 80021d8:	42470000 	.word	0x42470000
 80021dc:	42470e80 	.word	0x42470e80
 80021e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e4:	f7fe ff16 	bl	8001014 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e0cf      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f6:	4b6a      	ldr	r3, [pc, #424]	; (80023a0 <HAL_RCC_OscConfig+0x478>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d106      	bne.n	8002218 <HAL_RCC_OscConfig+0x2f0>
 800220a:	4b66      	ldr	r3, [pc, #408]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 800220c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220e:	4a65      	ldr	r2, [pc, #404]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6713      	str	r3, [r2, #112]	; 0x70
 8002216:	e01c      	b.n	8002252 <HAL_RCC_OscConfig+0x32a>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	2b05      	cmp	r3, #5
 800221e:	d10c      	bne.n	800223a <HAL_RCC_OscConfig+0x312>
 8002220:	4b60      	ldr	r3, [pc, #384]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002224:	4a5f      	ldr	r2, [pc, #380]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002226:	f043 0304 	orr.w	r3, r3, #4
 800222a:	6713      	str	r3, [r2, #112]	; 0x70
 800222c:	4b5d      	ldr	r3, [pc, #372]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 800222e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002230:	4a5c      	ldr	r2, [pc, #368]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6713      	str	r3, [r2, #112]	; 0x70
 8002238:	e00b      	b.n	8002252 <HAL_RCC_OscConfig+0x32a>
 800223a:	4b5a      	ldr	r3, [pc, #360]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 800223c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800223e:	4a59      	ldr	r2, [pc, #356]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002240:	f023 0301 	bic.w	r3, r3, #1
 8002244:	6713      	str	r3, [r2, #112]	; 0x70
 8002246:	4b57      	ldr	r3, [pc, #348]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224a:	4a56      	ldr	r2, [pc, #344]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 800224c:	f023 0304 	bic.w	r3, r3, #4
 8002250:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d015      	beq.n	8002286 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800225a:	f7fe fedb 	bl	8001014 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002260:	e00a      	b.n	8002278 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002262:	f7fe fed7 	bl	8001014 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002270:	4293      	cmp	r3, r2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e08e      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002278:	4b4a      	ldr	r3, [pc, #296]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 800227a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800227c:	f003 0302 	and.w	r3, r3, #2
 8002280:	2b00      	cmp	r3, #0
 8002282:	d0ee      	beq.n	8002262 <HAL_RCC_OscConfig+0x33a>
 8002284:	e014      	b.n	80022b0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002286:	f7fe fec5 	bl	8001014 <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800228c:	e00a      	b.n	80022a4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800228e:	f7fe fec1 	bl	8001014 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	f241 3288 	movw	r2, #5000	; 0x1388
 800229c:	4293      	cmp	r3, r2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e078      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a4:	4b3f      	ldr	r3, [pc, #252]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 80022a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1ee      	bne.n	800228e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d105      	bne.n	80022c2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b6:	4b3b      	ldr	r3, [pc, #236]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	4a3a      	ldr	r2, [pc, #232]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 80022bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d064      	beq.n	8002394 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022ca:	4b36      	ldr	r3, [pc, #216]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f003 030c 	and.w	r3, r3, #12
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d05c      	beq.n	8002390 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d141      	bne.n	8002362 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022de:	4b32      	ldr	r3, [pc, #200]	; (80023a8 <HAL_RCC_OscConfig+0x480>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e4:	f7fe fe96 	bl	8001014 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ec:	f7fe fe92 	bl	8001014 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e04b      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022fe:	4b29      	ldr	r3, [pc, #164]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69da      	ldr	r2, [r3, #28]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	431a      	orrs	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002318:	019b      	lsls	r3, r3, #6
 800231a:	431a      	orrs	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002320:	085b      	lsrs	r3, r3, #1
 8002322:	3b01      	subs	r3, #1
 8002324:	041b      	lsls	r3, r3, #16
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232c:	061b      	lsls	r3, r3, #24
 800232e:	491d      	ldr	r1, [pc, #116]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002334:	4b1c      	ldr	r3, [pc, #112]	; (80023a8 <HAL_RCC_OscConfig+0x480>)
 8002336:	2201      	movs	r2, #1
 8002338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233a:	f7fe fe6b 	bl	8001014 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002342:	f7fe fe67 	bl	8001014 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e020      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002354:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0f0      	beq.n	8002342 <HAL_RCC_OscConfig+0x41a>
 8002360:	e018      	b.n	8002394 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002362:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <HAL_RCC_OscConfig+0x480>)
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002368:	f7fe fe54 	bl	8001014 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002370:	f7fe fe50 	bl	8001014 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e009      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <HAL_RCC_OscConfig+0x47c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0x448>
 800238e:	e001      	b.n	8002394 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e000      	b.n	8002396 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3718      	adds	r7, #24
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40007000 	.word	0x40007000
 80023a4:	40023800 	.word	0x40023800
 80023a8:	42470060 	.word	0x42470060

080023ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e0ca      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023c0:	4b67      	ldr	r3, [pc, #412]	; (8002560 <HAL_RCC_ClockConfig+0x1b4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d90c      	bls.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b64      	ldr	r3, [pc, #400]	; (8002560 <HAL_RCC_ClockConfig+0x1b4>)
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b62      	ldr	r3, [pc, #392]	; (8002560 <HAL_RCC_ClockConfig+0x1b4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0b6      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d020      	beq.n	8002436 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002400:	4b58      	ldr	r3, [pc, #352]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4a57      	ldr	r2, [pc, #348]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002406:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800240a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002418:	4b52      	ldr	r3, [pc, #328]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a51      	ldr	r2, [pc, #324]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800241e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002422:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002424:	4b4f      	ldr	r3, [pc, #316]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	494c      	ldr	r1, [pc, #304]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002432:	4313      	orrs	r3, r2
 8002434:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d044      	beq.n	80024cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244a:	4b46      	ldr	r3, [pc, #280]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d119      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e07d      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d003      	beq.n	800246a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002466:	2b03      	cmp	r3, #3
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246a:	4b3e      	ldr	r3, [pc, #248]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d109      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e06d      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247a:	4b3a      	ldr	r3, [pc, #232]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e065      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248a:	4b36      	ldr	r3, [pc, #216]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f023 0203 	bic.w	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4933      	ldr	r1, [pc, #204]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800249c:	f7fe fdba 	bl	8001014 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a4:	f7fe fdb6 	bl	8001014 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e04d      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	4b2a      	ldr	r3, [pc, #168]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d1eb      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024cc:	4b24      	ldr	r3, [pc, #144]	; (8002560 <HAL_RCC_ClockConfig+0x1b4>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 030f 	and.w	r3, r3, #15
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d20c      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b21      	ldr	r3, [pc, #132]	; (8002560 <HAL_RCC_ClockConfig+0x1b4>)
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	4b1f      	ldr	r3, [pc, #124]	; (8002560 <HAL_RCC_ClockConfig+0x1b4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e030      	b.n	8002556 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002500:	4b18      	ldr	r3, [pc, #96]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4915      	ldr	r1, [pc, #84]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800250e:	4313      	orrs	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0308 	and.w	r3, r3, #8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	490d      	ldr	r1, [pc, #52]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002532:	f000 f81d 	bl	8002570 <HAL_RCC_GetSysClockFreq>
 8002536:	4601      	mov	r1, r0
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	4a09      	ldr	r2, [pc, #36]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	5cd3      	ldrb	r3, [r2, r3]
 8002546:	fa21 f303 	lsr.w	r3, r1, r3
 800254a:	4a08      	ldr	r2, [pc, #32]	; (800256c <HAL_RCC_ClockConfig+0x1c0>)
 800254c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800254e:	2000      	movs	r0, #0
 8002550:	f7fe fd1c 	bl	8000f8c <HAL_InitTick>

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40023c00 	.word	0x40023c00
 8002564:	40023800 	.word	0x40023800
 8002568:	08006438 	.word	0x08006438
 800256c:	20000008 	.word	0x20000008

08002570 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002576:	2300      	movs	r3, #0
 8002578:	607b      	str	r3, [r7, #4]
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	2300      	movs	r3, #0
 8002580:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002586:	4b50      	ldr	r3, [pc, #320]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 030c 	and.w	r3, r3, #12
 800258e:	2b04      	cmp	r3, #4
 8002590:	d007      	beq.n	80025a2 <HAL_RCC_GetSysClockFreq+0x32>
 8002592:	2b08      	cmp	r3, #8
 8002594:	d008      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x38>
 8002596:	2b00      	cmp	r3, #0
 8002598:	f040 808d 	bne.w	80026b6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800259c:	4b4b      	ldr	r3, [pc, #300]	; (80026cc <HAL_RCC_GetSysClockFreq+0x15c>)
 800259e:	60bb      	str	r3, [r7, #8]
       break;
 80025a0:	e08c      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025a2:	4b4b      	ldr	r3, [pc, #300]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80025a4:	60bb      	str	r3, [r7, #8]
      break;
 80025a6:	e089      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025a8:	4b47      	ldr	r3, [pc, #284]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x158>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025b0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025b2:	4b45      	ldr	r3, [pc, #276]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x158>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d023      	beq.n	8002606 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025be:	4b42      	ldr	r3, [pc, #264]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x158>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	099b      	lsrs	r3, r3, #6
 80025c4:	f04f 0400 	mov.w	r4, #0
 80025c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	ea03 0501 	and.w	r5, r3, r1
 80025d4:	ea04 0602 	and.w	r6, r4, r2
 80025d8:	4a3d      	ldr	r2, [pc, #244]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80025da:	fb02 f106 	mul.w	r1, r2, r6
 80025de:	2200      	movs	r2, #0
 80025e0:	fb02 f205 	mul.w	r2, r2, r5
 80025e4:	440a      	add	r2, r1
 80025e6:	493a      	ldr	r1, [pc, #232]	; (80026d0 <HAL_RCC_GetSysClockFreq+0x160>)
 80025e8:	fba5 0101 	umull	r0, r1, r5, r1
 80025ec:	1853      	adds	r3, r2, r1
 80025ee:	4619      	mov	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f04f 0400 	mov.w	r4, #0
 80025f6:	461a      	mov	r2, r3
 80025f8:	4623      	mov	r3, r4
 80025fa:	f7fe fb25 	bl	8000c48 <__aeabi_uldivmod>
 80025fe:	4603      	mov	r3, r0
 8002600:	460c      	mov	r4, r1
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	e049      	b.n	800269a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002606:	4b30      	ldr	r3, [pc, #192]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	099b      	lsrs	r3, r3, #6
 800260c:	f04f 0400 	mov.w	r4, #0
 8002610:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	ea03 0501 	and.w	r5, r3, r1
 800261c:	ea04 0602 	and.w	r6, r4, r2
 8002620:	4629      	mov	r1, r5
 8002622:	4632      	mov	r2, r6
 8002624:	f04f 0300 	mov.w	r3, #0
 8002628:	f04f 0400 	mov.w	r4, #0
 800262c:	0154      	lsls	r4, r2, #5
 800262e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002632:	014b      	lsls	r3, r1, #5
 8002634:	4619      	mov	r1, r3
 8002636:	4622      	mov	r2, r4
 8002638:	1b49      	subs	r1, r1, r5
 800263a:	eb62 0206 	sbc.w	r2, r2, r6
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	f04f 0400 	mov.w	r4, #0
 8002646:	0194      	lsls	r4, r2, #6
 8002648:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800264c:	018b      	lsls	r3, r1, #6
 800264e:	1a5b      	subs	r3, r3, r1
 8002650:	eb64 0402 	sbc.w	r4, r4, r2
 8002654:	f04f 0100 	mov.w	r1, #0
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	00e2      	lsls	r2, r4, #3
 800265e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002662:	00d9      	lsls	r1, r3, #3
 8002664:	460b      	mov	r3, r1
 8002666:	4614      	mov	r4, r2
 8002668:	195b      	adds	r3, r3, r5
 800266a:	eb44 0406 	adc.w	r4, r4, r6
 800266e:	f04f 0100 	mov.w	r1, #0
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	02a2      	lsls	r2, r4, #10
 8002678:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800267c:	0299      	lsls	r1, r3, #10
 800267e:	460b      	mov	r3, r1
 8002680:	4614      	mov	r4, r2
 8002682:	4618      	mov	r0, r3
 8002684:	4621      	mov	r1, r4
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f04f 0400 	mov.w	r4, #0
 800268c:	461a      	mov	r2, r3
 800268e:	4623      	mov	r3, r4
 8002690:	f7fe fada 	bl	8000c48 <__aeabi_uldivmod>
 8002694:	4603      	mov	r3, r0
 8002696:	460c      	mov	r4, r1
 8002698:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800269a:	4b0b      	ldr	r3, [pc, #44]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x158>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	0c1b      	lsrs	r3, r3, #16
 80026a0:	f003 0303 	and.w	r3, r3, #3
 80026a4:	3301      	adds	r3, #1
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b2:	60bb      	str	r3, [r7, #8]
      break;
 80026b4:	e002      	b.n	80026bc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <HAL_RCC_GetSysClockFreq+0x15c>)
 80026b8:	60bb      	str	r3, [r7, #8]
      break;
 80026ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026bc:	68bb      	ldr	r3, [r7, #8]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40023800 	.word	0x40023800
 80026cc:	00f42400 	.word	0x00f42400
 80026d0:	017d7840 	.word	0x017d7840

080026d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026d8:	4b03      	ldr	r3, [pc, #12]	; (80026e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80026da:	681b      	ldr	r3, [r3, #0]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	20000008 	.word	0x20000008

080026ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026f0:	f7ff fff0 	bl	80026d4 <HAL_RCC_GetHCLKFreq>
 80026f4:	4601      	mov	r1, r0
 80026f6:	4b05      	ldr	r3, [pc, #20]	; (800270c <HAL_RCC_GetPCLK1Freq+0x20>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	0a9b      	lsrs	r3, r3, #10
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	4a03      	ldr	r2, [pc, #12]	; (8002710 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002702:	5cd3      	ldrb	r3, [r2, r3]
 8002704:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002708:	4618      	mov	r0, r3
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40023800 	.word	0x40023800
 8002710:	08006448 	.word	0x08006448

08002714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002718:	f7ff ffdc 	bl	80026d4 <HAL_RCC_GetHCLKFreq>
 800271c:	4601      	mov	r1, r0
 800271e:	4b05      	ldr	r3, [pc, #20]	; (8002734 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	0b5b      	lsrs	r3, r3, #13
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	4a03      	ldr	r2, [pc, #12]	; (8002738 <HAL_RCC_GetPCLK2Freq+0x24>)
 800272a:	5cd3      	ldrb	r3, [r2, r3]
 800272c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002730:	4618      	mov	r0, r3
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40023800 	.word	0x40023800
 8002738:	08006448 	.word	0x08006448

0800273c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e01d      	b.n	800278a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d106      	bne.n	8002768 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f001 fa2a 	bl	8003bbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2202      	movs	r2, #2
 800276c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3304      	adds	r3, #4
 8002778:	4619      	mov	r1, r3
 800277a:	4610      	mov	r0, r2
 800277c:	f000 fa14 	bl	8002ba8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002792:	b480      	push	{r7}
 8002794:	b085      	sub	sp, #20
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68da      	ldr	r2, [r3, #12]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f042 0201 	orr.w	r2, r2, #1
 80027a8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 0307 	and.w	r3, r3, #7
 80027b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b06      	cmp	r3, #6
 80027ba:	d007      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f042 0201 	orr.w	r2, r2, #1
 80027ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d122      	bne.n	8002836 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d11b      	bne.n	8002836 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f06f 0202 	mvn.w	r2, #2
 8002806:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	f003 0303 	and.w	r3, r3, #3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f9a5 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 8002822:	e005      	b.n	8002830 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 f997 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f9a8 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b04      	cmp	r3, #4
 8002842:	d122      	bne.n	800288a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b04      	cmp	r3, #4
 8002850:	d11b      	bne.n	800288a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f06f 0204 	mvn.w	r2, #4
 800285a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2202      	movs	r2, #2
 8002860:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f97b 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 8002876:	e005      	b.n	8002884 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 f96d 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f97e 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	2b08      	cmp	r3, #8
 8002896:	d122      	bne.n	80028de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d11b      	bne.n	80028de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f06f 0208 	mvn.w	r2, #8
 80028ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2204      	movs	r2, #4
 80028b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 f951 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 80028ca:	e005      	b.n	80028d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 f943 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f954 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f003 0310 	and.w	r3, r3, #16
 80028e8:	2b10      	cmp	r3, #16
 80028ea:	d122      	bne.n	8002932 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	2b10      	cmp	r3, #16
 80028f8:	d11b      	bne.n	8002932 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f06f 0210 	mvn.w	r2, #16
 8002902:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2208      	movs	r2, #8
 8002908:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 f927 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 800291e:	e005      	b.n	800292c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 f919 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f92a 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b01      	cmp	r3, #1
 800293e:	d10e      	bne.n	800295e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d107      	bne.n	800295e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f06f 0201 	mvn.w	r2, #1
 8002956:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 ff95 	bl	8003888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002968:	2b80      	cmp	r3, #128	; 0x80
 800296a:	d10e      	bne.n	800298a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002976:	2b80      	cmp	r3, #128	; 0x80
 8002978:	d107      	bne.n	800298a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fa98 	bl	8002eba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002994:	2b40      	cmp	r3, #64	; 0x40
 8002996:	d10e      	bne.n	80029b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a2:	2b40      	cmp	r3, #64	; 0x40
 80029a4:	d107      	bne.n	80029b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f8ef 	bl	8002b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	f003 0320 	and.w	r3, r3, #32
 80029c0:	2b20      	cmp	r3, #32
 80029c2:	d10e      	bne.n	80029e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f003 0320 	and.w	r3, r3, #32
 80029ce:	2b20      	cmp	r3, #32
 80029d0:	d107      	bne.n	80029e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f06f 0220 	mvn.w	r2, #32
 80029da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 fa62 	bl	8002ea6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b084      	sub	sp, #16
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
 80029f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_TIM_ConfigClockSource+0x18>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e0a6      	b.n	8002b50 <HAL_TIM_ConfigClockSource+0x166>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a20:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a28:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b40      	cmp	r3, #64	; 0x40
 8002a38:	d067      	beq.n	8002b0a <HAL_TIM_ConfigClockSource+0x120>
 8002a3a:	2b40      	cmp	r3, #64	; 0x40
 8002a3c:	d80b      	bhi.n	8002a56 <HAL_TIM_ConfigClockSource+0x6c>
 8002a3e:	2b10      	cmp	r3, #16
 8002a40:	d073      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x140>
 8002a42:	2b10      	cmp	r3, #16
 8002a44:	d802      	bhi.n	8002a4c <HAL_TIM_ConfigClockSource+0x62>
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d06f      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002a4a:	e078      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002a4c:	2b20      	cmp	r3, #32
 8002a4e:	d06c      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x140>
 8002a50:	2b30      	cmp	r3, #48	; 0x30
 8002a52:	d06a      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002a54:	e073      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002a56:	2b70      	cmp	r3, #112	; 0x70
 8002a58:	d00d      	beq.n	8002a76 <HAL_TIM_ConfigClockSource+0x8c>
 8002a5a:	2b70      	cmp	r3, #112	; 0x70
 8002a5c:	d804      	bhi.n	8002a68 <HAL_TIM_ConfigClockSource+0x7e>
 8002a5e:	2b50      	cmp	r3, #80	; 0x50
 8002a60:	d033      	beq.n	8002aca <HAL_TIM_ConfigClockSource+0xe0>
 8002a62:	2b60      	cmp	r3, #96	; 0x60
 8002a64:	d041      	beq.n	8002aea <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002a66:	e06a      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a6c:	d066      	beq.n	8002b3c <HAL_TIM_ConfigClockSource+0x152>
 8002a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a72:	d017      	beq.n	8002aa4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002a74:	e063      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6899      	ldr	r1, [r3, #8]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	f000 f9a9 	bl	8002ddc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a98:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	609a      	str	r2, [r3, #8]
      break;
 8002aa2:	e04c      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6818      	ldr	r0, [r3, #0]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	6899      	ldr	r1, [r3, #8]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f000 f992 	bl	8002ddc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ac6:	609a      	str	r2, [r3, #8]
      break;
 8002ac8:	e039      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6818      	ldr	r0, [r3, #0]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	6859      	ldr	r1, [r3, #4]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f000 f906 	bl	8002ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2150      	movs	r1, #80	; 0x50
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 f95f 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 8002ae8:	e029      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	6859      	ldr	r1, [r3, #4]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	461a      	mov	r2, r3
 8002af8:	f000 f925 	bl	8002d46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2160      	movs	r1, #96	; 0x60
 8002b02:	4618      	mov	r0, r3
 8002b04:	f000 f94f 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 8002b08:	e019      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6818      	ldr	r0, [r3, #0]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	6859      	ldr	r1, [r3, #4]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	461a      	mov	r2, r3
 8002b18:	f000 f8e6 	bl	8002ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2140      	movs	r1, #64	; 0x40
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 f93f 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 8002b28:	e009      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4619      	mov	r1, r3
 8002b34:	4610      	mov	r0, r2
 8002b36:	f000 f936 	bl	8002da6 <TIM_ITRx_SetConfig>
      break;
 8002b3a:	e000      	b.n	8002b3e <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002b3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a40      	ldr	r2, [pc, #256]	; (8002cbc <TIM_Base_SetConfig+0x114>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d013      	beq.n	8002be8 <TIM_Base_SetConfig+0x40>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bc6:	d00f      	beq.n	8002be8 <TIM_Base_SetConfig+0x40>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a3d      	ldr	r2, [pc, #244]	; (8002cc0 <TIM_Base_SetConfig+0x118>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d00b      	beq.n	8002be8 <TIM_Base_SetConfig+0x40>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a3c      	ldr	r2, [pc, #240]	; (8002cc4 <TIM_Base_SetConfig+0x11c>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d007      	beq.n	8002be8 <TIM_Base_SetConfig+0x40>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a3b      	ldr	r2, [pc, #236]	; (8002cc8 <TIM_Base_SetConfig+0x120>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d003      	beq.n	8002be8 <TIM_Base_SetConfig+0x40>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a3a      	ldr	r2, [pc, #232]	; (8002ccc <TIM_Base_SetConfig+0x124>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d108      	bne.n	8002bfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a2f      	ldr	r2, [pc, #188]	; (8002cbc <TIM_Base_SetConfig+0x114>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d02b      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c08:	d027      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a2c      	ldr	r2, [pc, #176]	; (8002cc0 <TIM_Base_SetConfig+0x118>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d023      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a2b      	ldr	r2, [pc, #172]	; (8002cc4 <TIM_Base_SetConfig+0x11c>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d01f      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a2a      	ldr	r2, [pc, #168]	; (8002cc8 <TIM_Base_SetConfig+0x120>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d01b      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a29      	ldr	r2, [pc, #164]	; (8002ccc <TIM_Base_SetConfig+0x124>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d017      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a28      	ldr	r2, [pc, #160]	; (8002cd0 <TIM_Base_SetConfig+0x128>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d013      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a27      	ldr	r2, [pc, #156]	; (8002cd4 <TIM_Base_SetConfig+0x12c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d00f      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a26      	ldr	r2, [pc, #152]	; (8002cd8 <TIM_Base_SetConfig+0x130>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00b      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a25      	ldr	r2, [pc, #148]	; (8002cdc <TIM_Base_SetConfig+0x134>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d007      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a24      	ldr	r2, [pc, #144]	; (8002ce0 <TIM_Base_SetConfig+0x138>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d003      	beq.n	8002c5a <TIM_Base_SetConfig+0xb2>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a23      	ldr	r2, [pc, #140]	; (8002ce4 <TIM_Base_SetConfig+0x13c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d108      	bne.n	8002c6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	689a      	ldr	r2, [r3, #8]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a0a      	ldr	r2, [pc, #40]	; (8002cbc <TIM_Base_SetConfig+0x114>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d003      	beq.n	8002ca0 <TIM_Base_SetConfig+0xf8>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a0c      	ldr	r2, [pc, #48]	; (8002ccc <TIM_Base_SetConfig+0x124>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d103      	bne.n	8002ca8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	691a      	ldr	r2, [r3, #16]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	615a      	str	r2, [r3, #20]
}
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	40010000 	.word	0x40010000
 8002cc0:	40000400 	.word	0x40000400
 8002cc4:	40000800 	.word	0x40000800
 8002cc8:	40000c00 	.word	0x40000c00
 8002ccc:	40010400 	.word	0x40010400
 8002cd0:	40014000 	.word	0x40014000
 8002cd4:	40014400 	.word	0x40014400
 8002cd8:	40014800 	.word	0x40014800
 8002cdc:	40001800 	.word	0x40001800
 8002ce0:	40001c00 	.word	0x40001c00
 8002ce4:	40002000 	.word	0x40002000

08002ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b087      	sub	sp, #28
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	f023 0201 	bic.w	r2, r3, #1
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f023 030a 	bic.w	r3, r3, #10
 8002d24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	621a      	str	r2, [r3, #32]
}
 8002d3a:	bf00      	nop
 8002d3c:	371c      	adds	r7, #28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b087      	sub	sp, #28
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	60f8      	str	r0, [r7, #12]
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	f023 0210 	bic.w	r2, r3, #16
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	031b      	lsls	r3, r3, #12
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	621a      	str	r2, [r3, #32]
}
 8002d9a:	bf00      	nop
 8002d9c:	371c      	adds	r7, #28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b085      	sub	sp, #20
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
 8002dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f043 0307 	orr.w	r3, r3, #7
 8002dc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	609a      	str	r2, [r3, #8]
}
 8002dd0:	bf00      	nop
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
 8002de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002df6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	021a      	lsls	r2, r3, #8
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	609a      	str	r2, [r3, #8]
}
 8002e10:	bf00      	nop
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e032      	b.n	8002e9a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2202      	movs	r2, #2
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e6c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b082      	sub	sp, #8
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e03f      	b.n	8002f60 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d106      	bne.n	8002efa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 feb1 	bl	8003c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2224      	movs	r2, #36	; 0x24
 8002efe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68da      	ldr	r2, [r3, #12]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f10:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f90c 	bl	8003130 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	691a      	ldr	r2, [r3, #16]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	695a      	ldr	r2, [r3, #20]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f36:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f46:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b088      	sub	sp, #32
 8002f6c:	af02      	add	r7, sp, #8
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	4613      	mov	r3, r2
 8002f76:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	f040 8083 	bne.w	8003090 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d002      	beq.n	8002f96 <HAL_UART_Transmit+0x2e>
 8002f90:	88fb      	ldrh	r3, [r7, #6]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e07b      	b.n	8003092 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d101      	bne.n	8002fa8 <HAL_UART_Transmit+0x40>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e074      	b.n	8003092 <HAL_UART_Transmit+0x12a>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2221      	movs	r2, #33	; 0x21
 8002fba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002fbe:	f7fe f829 	bl	8001014 <HAL_GetTick>
 8002fc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	88fa      	ldrh	r2, [r7, #6]
 8002fc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	88fa      	ldrh	r2, [r7, #6]
 8002fce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002fd0:	e042      	b.n	8003058 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fe8:	d122      	bne.n	8003030 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2180      	movs	r1, #128	; 0x80
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f000 f850 	bl	800309a <UART_WaitOnFlagUntilTimeout>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e046      	b.n	8003092 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	461a      	mov	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003016:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d103      	bne.n	8003028 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	3302      	adds	r3, #2
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	e017      	b.n	8003058 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	3301      	adds	r3, #1
 800302c:	60bb      	str	r3, [r7, #8]
 800302e:	e013      	b.n	8003058 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	2200      	movs	r2, #0
 8003038:	2180      	movs	r1, #128	; 0x80
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f000 f82d 	bl	800309a <UART_WaitOnFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e023      	b.n	8003092 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	1c5a      	adds	r2, r3, #1
 800304e:	60ba      	str	r2, [r7, #8]
 8003050:	781a      	ldrb	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800305c:	b29b      	uxth	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1b7      	bne.n	8002fd2 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2200      	movs	r2, #0
 800306a:	2140      	movs	r1, #64	; 0x40
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f814 	bl	800309a <UART_WaitOnFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e00a      	b.n	8003092 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	e000      	b.n	8003092 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003090:	2302      	movs	r3, #2
  }
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b084      	sub	sp, #16
 800309e:	af00      	add	r7, sp, #0
 80030a0:	60f8      	str	r0, [r7, #12]
 80030a2:	60b9      	str	r1, [r7, #8]
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	4613      	mov	r3, r2
 80030a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030aa:	e02c      	b.n	8003106 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b2:	d028      	beq.n	8003106 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d007      	beq.n	80030ca <UART_WaitOnFlagUntilTimeout+0x30>
 80030ba:	f7fd ffab 	bl	8001014 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d21d      	bcs.n	8003106 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030d8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695a      	ldr	r2, [r3, #20]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0201 	bic.w	r2, r2, #1
 80030e8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2220      	movs	r2, #32
 80030ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2220      	movs	r2, #32
 80030f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e00f      	b.n	8003126 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	4013      	ands	r3, r2
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	429a      	cmp	r2, r3
 8003114:	bf0c      	ite	eq
 8003116:	2301      	moveq	r3, #1
 8003118:	2300      	movne	r3, #0
 800311a:	b2db      	uxtb	r3, r3
 800311c:	461a      	mov	r2, r3
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	429a      	cmp	r2, r3
 8003122:	d0c3      	beq.n	80030ac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003130:	b5b0      	push	{r4, r5, r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	431a      	orrs	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	4313      	orrs	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003170:	f023 030c 	bic.w	r3, r3, #12
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6812      	ldr	r2, [r2, #0]
 8003178:	68f9      	ldr	r1, [r7, #12]
 800317a:	430b      	orrs	r3, r1
 800317c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	699a      	ldr	r2, [r3, #24]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800319c:	f040 80e4 	bne.w	8003368 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4aab      	ldr	r2, [pc, #684]	; (8003454 <UART_SetConfig+0x324>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d004      	beq.n	80031b4 <UART_SetConfig+0x84>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4aaa      	ldr	r2, [pc, #680]	; (8003458 <UART_SetConfig+0x328>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d16c      	bne.n	800328e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80031b4:	f7ff faae 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 80031b8:	4602      	mov	r2, r0
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	009a      	lsls	r2, r3, #2
 80031c2:	441a      	add	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ce:	4aa3      	ldr	r2, [pc, #652]	; (800345c <UART_SetConfig+0x32c>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	011c      	lsls	r4, r3, #4
 80031d8:	f7ff fa9c 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 80031dc:	4602      	mov	r2, r0
 80031de:	4613      	mov	r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4413      	add	r3, r2
 80031e4:	009a      	lsls	r2, r3, #2
 80031e6:	441a      	add	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	fbb2 f5f3 	udiv	r5, r2, r3
 80031f2:	f7ff fa8f 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 80031f6:	4602      	mov	r2, r0
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	009a      	lsls	r2, r3, #2
 8003200:	441a      	add	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	fbb2 f3f3 	udiv	r3, r2, r3
 800320c:	4a93      	ldr	r2, [pc, #588]	; (800345c <UART_SetConfig+0x32c>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	2264      	movs	r2, #100	; 0x64
 8003216:	fb02 f303 	mul.w	r3, r2, r3
 800321a:	1aeb      	subs	r3, r5, r3
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	3332      	adds	r3, #50	; 0x32
 8003220:	4a8e      	ldr	r2, [pc, #568]	; (800345c <UART_SetConfig+0x32c>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800322e:	441c      	add	r4, r3
 8003230:	f7ff fa70 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 8003234:	4602      	mov	r2, r0
 8003236:	4613      	mov	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4413      	add	r3, r2
 800323c:	009a      	lsls	r2, r3, #2
 800323e:	441a      	add	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	fbb2 f5f3 	udiv	r5, r2, r3
 800324a:	f7ff fa63 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 800324e:	4602      	mov	r2, r0
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	009a      	lsls	r2, r3, #2
 8003258:	441a      	add	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	fbb2 f3f3 	udiv	r3, r2, r3
 8003264:	4a7d      	ldr	r2, [pc, #500]	; (800345c <UART_SetConfig+0x32c>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	095b      	lsrs	r3, r3, #5
 800326c:	2264      	movs	r2, #100	; 0x64
 800326e:	fb02 f303 	mul.w	r3, r2, r3
 8003272:	1aeb      	subs	r3, r5, r3
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	3332      	adds	r3, #50	; 0x32
 8003278:	4a78      	ldr	r2, [pc, #480]	; (800345c <UART_SetConfig+0x32c>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	095b      	lsrs	r3, r3, #5
 8003280:	f003 0207 	and.w	r2, r3, #7
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4422      	add	r2, r4
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	e154      	b.n	8003538 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800328e:	f7ff fa2d 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 8003292:	4602      	mov	r2, r0
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	009a      	lsls	r2, r3, #2
 800329c:	441a      	add	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a8:	4a6c      	ldr	r2, [pc, #432]	; (800345c <UART_SetConfig+0x32c>)
 80032aa:	fba2 2303 	umull	r2, r3, r2, r3
 80032ae:	095b      	lsrs	r3, r3, #5
 80032b0:	011c      	lsls	r4, r3, #4
 80032b2:	f7ff fa1b 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 80032b6:	4602      	mov	r2, r0
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	009a      	lsls	r2, r3, #2
 80032c0:	441a      	add	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	fbb2 f5f3 	udiv	r5, r2, r3
 80032cc:	f7ff fa0e 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 80032d0:	4602      	mov	r2, r0
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	009a      	lsls	r2, r3, #2
 80032da:	441a      	add	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e6:	4a5d      	ldr	r2, [pc, #372]	; (800345c <UART_SetConfig+0x32c>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	095b      	lsrs	r3, r3, #5
 80032ee:	2264      	movs	r2, #100	; 0x64
 80032f0:	fb02 f303 	mul.w	r3, r2, r3
 80032f4:	1aeb      	subs	r3, r5, r3
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	3332      	adds	r3, #50	; 0x32
 80032fa:	4a58      	ldr	r2, [pc, #352]	; (800345c <UART_SetConfig+0x32c>)
 80032fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003300:	095b      	lsrs	r3, r3, #5
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003308:	441c      	add	r4, r3
 800330a:	f7ff f9ef 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 800330e:	4602      	mov	r2, r0
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	009a      	lsls	r2, r3, #2
 8003318:	441a      	add	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	fbb2 f5f3 	udiv	r5, r2, r3
 8003324:	f7ff f9e2 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 8003328:	4602      	mov	r2, r0
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	009a      	lsls	r2, r3, #2
 8003332:	441a      	add	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	fbb2 f3f3 	udiv	r3, r2, r3
 800333e:	4a47      	ldr	r2, [pc, #284]	; (800345c <UART_SetConfig+0x32c>)
 8003340:	fba2 2303 	umull	r2, r3, r2, r3
 8003344:	095b      	lsrs	r3, r3, #5
 8003346:	2264      	movs	r2, #100	; 0x64
 8003348:	fb02 f303 	mul.w	r3, r2, r3
 800334c:	1aeb      	subs	r3, r5, r3
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	3332      	adds	r3, #50	; 0x32
 8003352:	4a42      	ldr	r2, [pc, #264]	; (800345c <UART_SetConfig+0x32c>)
 8003354:	fba2 2303 	umull	r2, r3, r2, r3
 8003358:	095b      	lsrs	r3, r3, #5
 800335a:	f003 0207 	and.w	r2, r3, #7
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4422      	add	r2, r4
 8003364:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003366:	e0e7      	b.n	8003538 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a39      	ldr	r2, [pc, #228]	; (8003454 <UART_SetConfig+0x324>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d004      	beq.n	800337c <UART_SetConfig+0x24c>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a38      	ldr	r2, [pc, #224]	; (8003458 <UART_SetConfig+0x328>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d171      	bne.n	8003460 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800337c:	f7ff f9ca 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 8003380:	4602      	mov	r2, r0
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	009a      	lsls	r2, r3, #2
 800338a:	441a      	add	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	fbb2 f3f3 	udiv	r3, r2, r3
 8003396:	4a31      	ldr	r2, [pc, #196]	; (800345c <UART_SetConfig+0x32c>)
 8003398:	fba2 2303 	umull	r2, r3, r2, r3
 800339c:	095b      	lsrs	r3, r3, #5
 800339e:	011c      	lsls	r4, r3, #4
 80033a0:	f7ff f9b8 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 80033a4:	4602      	mov	r2, r0
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	009a      	lsls	r2, r3, #2
 80033ae:	441a      	add	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80033ba:	f7ff f9ab 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 80033be:	4602      	mov	r2, r0
 80033c0:	4613      	mov	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	009a      	lsls	r2, r3, #2
 80033c8:	441a      	add	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	4a21      	ldr	r2, [pc, #132]	; (800345c <UART_SetConfig+0x32c>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	2264      	movs	r2, #100	; 0x64
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	1aeb      	subs	r3, r5, r3
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	3332      	adds	r3, #50	; 0x32
 80033e8:	4a1c      	ldr	r2, [pc, #112]	; (800345c <UART_SetConfig+0x32c>)
 80033ea:	fba2 2303 	umull	r2, r3, r2, r3
 80033ee:	095b      	lsrs	r3, r3, #5
 80033f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033f4:	441c      	add	r4, r3
 80033f6:	f7ff f98d 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 80033fa:	4602      	mov	r2, r0
 80033fc:	4613      	mov	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	4413      	add	r3, r2
 8003402:	009a      	lsls	r2, r3, #2
 8003404:	441a      	add	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003410:	f7ff f980 	bl	8002714 <HAL_RCC_GetPCLK2Freq>
 8003414:	4602      	mov	r2, r0
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	009a      	lsls	r2, r3, #2
 800341e:	441a      	add	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	fbb2 f3f3 	udiv	r3, r2, r3
 800342a:	4a0c      	ldr	r2, [pc, #48]	; (800345c <UART_SetConfig+0x32c>)
 800342c:	fba2 2303 	umull	r2, r3, r2, r3
 8003430:	095b      	lsrs	r3, r3, #5
 8003432:	2264      	movs	r2, #100	; 0x64
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	1aeb      	subs	r3, r5, r3
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	3332      	adds	r3, #50	; 0x32
 800343e:	4a07      	ldr	r2, [pc, #28]	; (800345c <UART_SetConfig+0x32c>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	095b      	lsrs	r3, r3, #5
 8003446:	f003 020f 	and.w	r2, r3, #15
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4422      	add	r2, r4
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	e071      	b.n	8003538 <UART_SetConfig+0x408>
 8003454:	40011000 	.word	0x40011000
 8003458:	40011400 	.word	0x40011400
 800345c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003460:	f7ff f944 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 8003464:	4602      	mov	r2, r0
 8003466:	4613      	mov	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	009a      	lsls	r2, r3, #2
 800346e:	441a      	add	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	fbb2 f3f3 	udiv	r3, r2, r3
 800347a:	4a31      	ldr	r2, [pc, #196]	; (8003540 <UART_SetConfig+0x410>)
 800347c:	fba2 2303 	umull	r2, r3, r2, r3
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	011c      	lsls	r4, r3, #4
 8003484:	f7ff f932 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 8003488:	4602      	mov	r2, r0
 800348a:	4613      	mov	r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	4413      	add	r3, r2
 8003490:	009a      	lsls	r2, r3, #2
 8003492:	441a      	add	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	fbb2 f5f3 	udiv	r5, r2, r3
 800349e:	f7ff f925 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 80034a2:	4602      	mov	r2, r0
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	009a      	lsls	r2, r3, #2
 80034ac:	441a      	add	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b8:	4a21      	ldr	r2, [pc, #132]	; (8003540 <UART_SetConfig+0x410>)
 80034ba:	fba2 2303 	umull	r2, r3, r2, r3
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	2264      	movs	r2, #100	; 0x64
 80034c2:	fb02 f303 	mul.w	r3, r2, r3
 80034c6:	1aeb      	subs	r3, r5, r3
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	3332      	adds	r3, #50	; 0x32
 80034cc:	4a1c      	ldr	r2, [pc, #112]	; (8003540 <UART_SetConfig+0x410>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034d8:	441c      	add	r4, r3
 80034da:	f7ff f907 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 80034de:	4602      	mov	r2, r0
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	009a      	lsls	r2, r3, #2
 80034e8:	441a      	add	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	fbb2 f5f3 	udiv	r5, r2, r3
 80034f4:	f7ff f8fa 	bl	80026ec <HAL_RCC_GetPCLK1Freq>
 80034f8:	4602      	mov	r2, r0
 80034fa:	4613      	mov	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	009a      	lsls	r2, r3, #2
 8003502:	441a      	add	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	fbb2 f3f3 	udiv	r3, r2, r3
 800350e:	4a0c      	ldr	r2, [pc, #48]	; (8003540 <UART_SetConfig+0x410>)
 8003510:	fba2 2303 	umull	r2, r3, r2, r3
 8003514:	095b      	lsrs	r3, r3, #5
 8003516:	2264      	movs	r2, #100	; 0x64
 8003518:	fb02 f303 	mul.w	r3, r2, r3
 800351c:	1aeb      	subs	r3, r5, r3
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	3332      	adds	r3, #50	; 0x32
 8003522:	4a07      	ldr	r2, [pc, #28]	; (8003540 <UART_SetConfig+0x410>)
 8003524:	fba2 2303 	umull	r2, r3, r2, r3
 8003528:	095b      	lsrs	r3, r3, #5
 800352a:	f003 020f 	and.w	r2, r3, #15
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4422      	add	r2, r4
 8003534:	609a      	str	r2, [r3, #8]
}
 8003536:	e7ff      	b.n	8003538 <UART_SetConfig+0x408>
 8003538:	bf00      	nop
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bdb0      	pop	{r4, r5, r7, pc}
 8003540:	51eb851f 	.word	0x51eb851f

08003544 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800354a:	463b      	mov	r3, r7
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	605a      	str	r2, [r3, #4]
 8003552:	609a      	str	r2, [r3, #8]
 8003554:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003556:	4b22      	ldr	r3, [pc, #136]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003558:	4a22      	ldr	r2, [pc, #136]	; (80035e4 <MX_ADC1_Init+0xa0>)
 800355a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800355c:	4b20      	ldr	r3, [pc, #128]	; (80035e0 <MX_ADC1_Init+0x9c>)
 800355e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003562:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003564:	4b1e      	ldr	r3, [pc, #120]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003566:	2200      	movs	r2, #0
 8003568:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800356a:	4b1d      	ldr	r3, [pc, #116]	; (80035e0 <MX_ADC1_Init+0x9c>)
 800356c:	2200      	movs	r2, #0
 800356e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003570:	4b1b      	ldr	r3, [pc, #108]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003572:	2200      	movs	r2, #0
 8003574:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003576:	4b1a      	ldr	r3, [pc, #104]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800357e:	4b18      	ldr	r3, [pc, #96]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003580:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003584:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8003586:	4b16      	ldr	r3, [pc, #88]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003588:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800358c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800358e:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003590:	2200      	movs	r2, #0
 8003592:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003594:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <MX_ADC1_Init+0x9c>)
 8003596:	2201      	movs	r2, #1
 8003598:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800359a:	4b11      	ldr	r3, [pc, #68]	; (80035e0 <MX_ADC1_Init+0x9c>)
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035a2:	4b0f      	ldr	r3, [pc, #60]	; (80035e0 <MX_ADC1_Init+0x9c>)
 80035a4:	2201      	movs	r2, #1
 80035a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80035a8:	480d      	ldr	r0, [pc, #52]	; (80035e0 <MX_ADC1_Init+0x9c>)
 80035aa:	f7fd fd3f 	bl	800102c <HAL_ADC_Init>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80035b4:	f000 f978 	bl	80038a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80035b8:	2305      	movs	r3, #5
 80035ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80035bc:	2301      	movs	r3, #1
 80035be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80035c0:	2300      	movs	r3, #0
 80035c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035c4:	463b      	mov	r3, r7
 80035c6:	4619      	mov	r1, r3
 80035c8:	4805      	ldr	r0, [pc, #20]	; (80035e0 <MX_ADC1_Init+0x9c>)
 80035ca:	f7fd ffa5 	bl	8001518 <HAL_ADC_ConfigChannel>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80035d4:	f000 f968 	bl	80038a8 <Error_Handler>
  }

}
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000208 	.word	0x20000208
 80035e4:	40012000 	.word	0x40012000

080035e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b08a      	sub	sp, #40	; 0x28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f0:	f107 0314 	add.w	r3, r7, #20
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	605a      	str	r2, [r3, #4]
 80035fa:	609a      	str	r2, [r3, #8]
 80035fc:	60da      	str	r2, [r3, #12]
 80035fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a1b      	ldr	r2, [pc, #108]	; (8003674 <HAL_ADC_MspInit+0x8c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d12f      	bne.n	800366a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	4b1a      	ldr	r3, [pc, #104]	; (8003678 <HAL_ADC_MspInit+0x90>)
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	4a19      	ldr	r2, [pc, #100]	; (8003678 <HAL_ADC_MspInit+0x90>)
 8003614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003618:	6453      	str	r3, [r2, #68]	; 0x44
 800361a:	4b17      	ldr	r3, [pc, #92]	; (8003678 <HAL_ADC_MspInit+0x90>)
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003622:	613b      	str	r3, [r7, #16]
 8003624:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	4b13      	ldr	r3, [pc, #76]	; (8003678 <HAL_ADC_MspInit+0x90>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	4a12      	ldr	r2, [pc, #72]	; (8003678 <HAL_ADC_MspInit+0x90>)
 8003630:	f043 0301 	orr.w	r3, r3, #1
 8003634:	6313      	str	r3, [r2, #48]	; 0x30
 8003636:	4b10      	ldr	r3, [pc, #64]	; (8003678 <HAL_ADC_MspInit+0x90>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003642:	2320      	movs	r3, #32
 8003644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003646:	2303      	movs	r3, #3
 8003648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800364e:	f107 0314 	add.w	r3, r7, #20
 8003652:	4619      	mov	r1, r3
 8003654:	4809      	ldr	r0, [pc, #36]	; (800367c <HAL_ADC_MspInit+0x94>)
 8003656:	f7fe fa99 	bl	8001b8c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800365a:	2200      	movs	r2, #0
 800365c:	2100      	movs	r1, #0
 800365e:	2012      	movs	r0, #18
 8003660:	f7fe fa5d 	bl	8001b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003664:	2012      	movs	r0, #18
 8003666:	f7fe fa76 	bl	8001b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800366a:	bf00      	nop
 800366c:	3728      	adds	r7, #40	; 0x28
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40012000 	.word	0x40012000
 8003678:	40023800 	.word	0x40023800
 800367c:	40020000 	.word	0x40020000

08003680 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b088      	sub	sp, #32
 8003684:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003686:	f107 030c 	add.w	r3, r7, #12
 800368a:	2200      	movs	r2, #0
 800368c:	601a      	str	r2, [r3, #0]
 800368e:	605a      	str	r2, [r3, #4]
 8003690:	609a      	str	r2, [r3, #8]
 8003692:	60da      	str	r2, [r3, #12]
 8003694:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	4b20      	ldr	r3, [pc, #128]	; (800371c <MX_GPIO_Init+0x9c>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	4a1f      	ldr	r2, [pc, #124]	; (800371c <MX_GPIO_Init+0x9c>)
 80036a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036a4:	6313      	str	r3, [r2, #48]	; 0x30
 80036a6:	4b1d      	ldr	r3, [pc, #116]	; (800371c <MX_GPIO_Init+0x9c>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ae:	60bb      	str	r3, [r7, #8]
 80036b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036b2:	2300      	movs	r3, #0
 80036b4:	607b      	str	r3, [r7, #4]
 80036b6:	4b19      	ldr	r3, [pc, #100]	; (800371c <MX_GPIO_Init+0x9c>)
 80036b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ba:	4a18      	ldr	r2, [pc, #96]	; (800371c <MX_GPIO_Init+0x9c>)
 80036bc:	f043 0301 	orr.w	r3, r3, #1
 80036c0:	6313      	str	r3, [r2, #48]	; 0x30
 80036c2:	4b16      	ldr	r3, [pc, #88]	; (800371c <MX_GPIO_Init+0x9c>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	607b      	str	r3, [r7, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	603b      	str	r3, [r7, #0]
 80036d2:	4b12      	ldr	r3, [pc, #72]	; (800371c <MX_GPIO_Init+0x9c>)
 80036d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d6:	4a11      	ldr	r2, [pc, #68]	; (800371c <MX_GPIO_Init+0x9c>)
 80036d8:	f043 0308 	orr.w	r3, r3, #8
 80036dc:	6313      	str	r3, [r2, #48]	; 0x30
 80036de:	4b0f      	ldr	r3, [pc, #60]	; (800371c <MX_GPIO_Init+0x9c>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80036ea:	2200      	movs	r2, #0
 80036ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036f0:	480b      	ldr	r0, [pc, #44]	; (8003720 <MX_GPIO_Init+0xa0>)
 80036f2:	f7fe fbe5 	bl	8001ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80036f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036fc:	2301      	movs	r3, #1
 80036fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003704:	2300      	movs	r3, #0
 8003706:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003708:	f107 030c 	add.w	r3, r7, #12
 800370c:	4619      	mov	r1, r3
 800370e:	4804      	ldr	r0, [pc, #16]	; (8003720 <MX_GPIO_Init+0xa0>)
 8003710:	f7fe fa3c 	bl	8001b8c <HAL_GPIO_Init>

}
 8003714:	bf00      	nop
 8003716:	3720      	adds	r7, #32
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40023800 	.word	0x40023800
 8003720:	40020c00 	.word	0x40020c00
 8003724:	00000000 	.word	0x00000000

08003728 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003728:	b590      	push	{r4, r7, lr}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800372e:	f7fd fc0b 	bl	8000f48 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003732:	f000 f83f 	bl	80037b4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003736:	f7ff ffa3 	bl	8003680 <MX_GPIO_Init>
	MX_ADC1_Init();
 800373a:	f7ff ff03 	bl	8003544 <MX_ADC1_Init>
	MX_TIM2_Init();
 800373e:	f000 f9ef 	bl	8003b20 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8003742:	f000 fa61 	bl	8003c08 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start_IT(&htim2);
 8003746:	4818      	ldr	r0, [pc, #96]	; (80037a8 <main+0x80>)
 8003748:	f7ff f823 	bl	8002792 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start(&hadc1);
 800374c:	4817      	ldr	r0, [pc, #92]	; (80037ac <main+0x84>)
 800374e:	f7fd fcb1 	bl	80010b4 <HAL_ADC_Start>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		adc_data = HAL_ADC_GetValue(&hadc1);
 8003752:	4816      	ldr	r0, [pc, #88]	; (80037ac <main+0x84>)
 8003754:	f7fd feb5 	bl	80014c2 <HAL_ADC_GetValue>
 8003758:	4603      	mov	r3, r0
 800375a:	80fb      	strh	r3, [r7, #6]
		voltage_lvl = (adc_data * 3) / 4095.0;
 800375c:	88fa      	ldrh	r2, [r7, #6]
 800375e:	4613      	mov	r3, r2
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	4413      	add	r3, r2
 8003764:	4618      	mov	r0, r3
 8003766:	f7fc fedd 	bl	8000524 <__aeabi_i2d>
 800376a:	a30d      	add	r3, pc, #52	; (adr r3, 80037a0 <main+0x78>)
 800376c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003770:	f7fd f86c 	bl	800084c <__aeabi_ddiv>
 8003774:	4603      	mov	r3, r0
 8003776:	460c      	mov	r4, r1
 8003778:	4618      	mov	r0, r3
 800377a:	4621      	mov	r1, r4
 800377c:	f7fd fa14 	bl	8000ba8 <__aeabi_d2f>
 8003780:	4603      	mov	r3, r0
 8003782:	603b      	str	r3, [r7, #0]

		printf("ADC Value: %d, Voltage Level: %.2f\r\n", adc_data, voltage_lvl);
 8003784:	88fc      	ldrh	r4, [r7, #6]
 8003786:	6838      	ldr	r0, [r7, #0]
 8003788:	f7fc fede 	bl	8000548 <__aeabi_f2d>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	4621      	mov	r1, r4
 8003792:	4807      	ldr	r0, [pc, #28]	; (80037b0 <main+0x88>)
 8003794:	f000 ff62 	bl	800465c <iprintf>
		adc_data = HAL_ADC_GetValue(&hadc1);
 8003798:	e7db      	b.n	8003752 <main+0x2a>
 800379a:	bf00      	nop
 800379c:	f3af 8000 	nop.w
 80037a0:	00000000 	.word	0x00000000
 80037a4:	40affe00 	.word	0x40affe00
 80037a8:	20000250 	.word	0x20000250
 80037ac:	20000208 	.word	0x20000208
 80037b0:	08006410 	.word	0x08006410

080037b4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b094      	sub	sp, #80	; 0x50
 80037b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ba:	f107 0320 	add.w	r3, r7, #32
 80037be:	2230      	movs	r2, #48	; 0x30
 80037c0:	2100      	movs	r1, #0
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fae6 	bl	8003d94 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037c8:	f107 030c 	add.w	r3, r7, #12
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	605a      	str	r2, [r3, #4]
 80037d2:	609a      	str	r2, [r3, #8]
 80037d4:	60da      	str	r2, [r3, #12]
 80037d6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80037d8:	2300      	movs	r3, #0
 80037da:	60bb      	str	r3, [r7, #8]
 80037dc:	4b28      	ldr	r3, [pc, #160]	; (8003880 <SystemClock_Config+0xcc>)
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	4a27      	ldr	r2, [pc, #156]	; (8003880 <SystemClock_Config+0xcc>)
 80037e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e6:	6413      	str	r3, [r2, #64]	; 0x40
 80037e8:	4b25      	ldr	r3, [pc, #148]	; (8003880 <SystemClock_Config+0xcc>)
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037f4:	2300      	movs	r3, #0
 80037f6:	607b      	str	r3, [r7, #4]
 80037f8:	4b22      	ldr	r3, [pc, #136]	; (8003884 <SystemClock_Config+0xd0>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a21      	ldr	r2, [pc, #132]	; (8003884 <SystemClock_Config+0xd0>)
 80037fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003802:	6013      	str	r3, [r2, #0]
 8003804:	4b1f      	ldr	r3, [pc, #124]	; (8003884 <SystemClock_Config+0xd0>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003810:	2302      	movs	r3, #2
 8003812:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003814:	2301      	movs	r3, #1
 8003816:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003818:	2310      	movs	r3, #16
 800381a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800381c:	2302      	movs	r3, #2
 800381e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003820:	2300      	movs	r3, #0
 8003822:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8003824:	2308      	movs	r3, #8
 8003826:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8003828:	23a8      	movs	r3, #168	; 0xa8
 800382a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800382c:	2302      	movs	r3, #2
 800382e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003830:	2304      	movs	r3, #4
 8003832:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003834:	f107 0320 	add.w	r3, r7, #32
 8003838:	4618      	mov	r0, r3
 800383a:	f7fe fb75 	bl	8001f28 <HAL_RCC_OscConfig>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8003844:	f000 f830 	bl	80038a8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003848:	230f      	movs	r3, #15
 800384a:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800384c:	2302      	movs	r3, #2
 800384e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003850:	2300      	movs	r3, #0
 8003852:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003854:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003858:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800385a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800385e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003860:	f107 030c 	add.w	r3, r7, #12
 8003864:	2105      	movs	r1, #5
 8003866:	4618      	mov	r0, r3
 8003868:	f7fe fda0 	bl	80023ac <HAL_RCC_ClockConfig>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8003872:	f000 f819 	bl	80038a8 <Error_Handler>
	}
}
 8003876:	bf00      	nop
 8003878:	3750      	adds	r7, #80	; 0x50
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40023800 	.word	0x40023800
 8003884:	40007000 	.word	0x40007000

08003888 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8003890:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003894:	4803      	ldr	r0, [pc, #12]	; (80038a4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8003896:	f7fe fb2c 	bl	8001ef2 <HAL_GPIO_TogglePin>
}
 800389a:	bf00      	nop
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40020c00 	.word	0x40020c00

080038a8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80038ac:	bf00      	nop
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
	...

080038b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	607b      	str	r3, [r7, #4]
 80038c2:	4b10      	ldr	r3, [pc, #64]	; (8003904 <HAL_MspInit+0x4c>)
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c6:	4a0f      	ldr	r2, [pc, #60]	; (8003904 <HAL_MspInit+0x4c>)
 80038c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038cc:	6453      	str	r3, [r2, #68]	; 0x44
 80038ce:	4b0d      	ldr	r3, [pc, #52]	; (8003904 <HAL_MspInit+0x4c>)
 80038d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	603b      	str	r3, [r7, #0]
 80038de:	4b09      	ldr	r3, [pc, #36]	; (8003904 <HAL_MspInit+0x4c>)
 80038e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e2:	4a08      	ldr	r2, [pc, #32]	; (8003904 <HAL_MspInit+0x4c>)
 80038e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e8:	6413      	str	r3, [r2, #64]	; 0x40
 80038ea:	4b06      	ldr	r3, [pc, #24]	; (8003904 <HAL_MspInit+0x4c>)
 80038ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40023800 	.word	0x40023800

08003908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003916:	b480      	push	{r7}
 8003918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800391a:	e7fe      	b.n	800391a <HardFault_Handler+0x4>

0800391c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003920:	e7fe      	b.n	8003920 <MemManage_Handler+0x4>

08003922 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003922:	b480      	push	{r7}
 8003924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003926:	e7fe      	b.n	8003926 <BusFault_Handler+0x4>

08003928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800392c:	e7fe      	b.n	800392c <UsageFault_Handler+0x4>

0800392e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800392e:	b480      	push	{r7}
 8003930:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003932:	bf00      	nop
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003940:	bf00      	nop
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr

0800394a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800394a:	b480      	push	{r7}
 800394c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800395c:	f7fd fb46 	bl	8000fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003960:	bf00      	nop
 8003962:	bd80      	pop	{r7, pc}

08003964 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003968:	4802      	ldr	r0, [pc, #8]	; (8003974 <ADC_IRQHandler+0x10>)
 800396a:	f7fd fc69 	bl	8001240 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800396e:	bf00      	nop
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	20000208 	.word	0x20000208

08003978 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800397c:	4802      	ldr	r0, [pc, #8]	; (8003988 <TIM2_IRQHandler+0x10>)
 800397e:	f7fe ff2c 	bl	80027da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20000250 	.word	0x20000250

0800398c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003998:	2300      	movs	r3, #0
 800399a:	617b      	str	r3, [r7, #20]
 800399c:	e00a      	b.n	80039b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800399e:	f3af 8000 	nop.w
 80039a2:	4601      	mov	r1, r0
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	60ba      	str	r2, [r7, #8]
 80039aa:	b2ca      	uxtb	r2, r1
 80039ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	3301      	adds	r3, #1
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	dbf0      	blt.n	800399e <_read+0x12>
	}

return len;
 80039bc:	687b      	ldr	r3, [r7, #4]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
		__io_putchar(*ptr++);
	}

	*/

	HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, 1000);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	4804      	ldr	r0, [pc, #16]	; (80039f0 <_write+0x28>)
 80039e0:	f7ff fac2 	bl	8002f68 <HAL_UART_Transmit>

	return len;
 80039e4:	687b      	ldr	r3, [r7, #4]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000290 	.word	0x20000290

080039f4 <_close>:

int _close(int file)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
	return -1;
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a1c:	605a      	str	r2, [r3, #4]
	return 0;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <_isatty>:

int _isatty(int file)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
	return 1;
 8003a34:	2301      	movs	r3, #1
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b085      	sub	sp, #20
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
	return 0;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003a64:	4b11      	ldr	r3, [pc, #68]	; (8003aac <_sbrk+0x50>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d102      	bne.n	8003a72 <_sbrk+0x16>
		heap_end = &end;
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	; (8003aac <_sbrk+0x50>)
 8003a6e:	4a10      	ldr	r2, [pc, #64]	; (8003ab0 <_sbrk+0x54>)
 8003a70:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003a72:	4b0e      	ldr	r3, [pc, #56]	; (8003aac <_sbrk+0x50>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003a78:	4b0c      	ldr	r3, [pc, #48]	; (8003aac <_sbrk+0x50>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4413      	add	r3, r2
 8003a80:	466a      	mov	r2, sp
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d907      	bls.n	8003a96 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003a86:	f000 f95b 	bl	8003d40 <__errno>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	230c      	movs	r3, #12
 8003a8e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295
 8003a94:	e006      	b.n	8003aa4 <_sbrk+0x48>
	}

	heap_end += incr;
 8003a96:	4b05      	ldr	r3, [pc, #20]	; (8003aac <_sbrk+0x50>)
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	4a03      	ldr	r2, [pc, #12]	; (8003aac <_sbrk+0x50>)
 8003aa0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	200001f8 	.word	0x200001f8
 8003ab0:	200002d8 	.word	0x200002d8

08003ab4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ab8:	4b16      	ldr	r3, [pc, #88]	; (8003b14 <SystemInit+0x60>)
 8003aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003abe:	4a15      	ldr	r2, [pc, #84]	; (8003b14 <SystemInit+0x60>)
 8003ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003ac8:	4b13      	ldr	r3, [pc, #76]	; (8003b18 <SystemInit+0x64>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a12      	ldr	r2, [pc, #72]	; (8003b18 <SystemInit+0x64>)
 8003ace:	f043 0301 	orr.w	r3, r3, #1
 8003ad2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ad4:	4b10      	ldr	r3, [pc, #64]	; (8003b18 <SystemInit+0x64>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003ada:	4b0f      	ldr	r3, [pc, #60]	; (8003b18 <SystemInit+0x64>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a0e      	ldr	r2, [pc, #56]	; (8003b18 <SystemInit+0x64>)
 8003ae0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003aea:	4b0b      	ldr	r3, [pc, #44]	; (8003b18 <SystemInit+0x64>)
 8003aec:	4a0b      	ldr	r2, [pc, #44]	; (8003b1c <SystemInit+0x68>)
 8003aee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003af0:	4b09      	ldr	r3, [pc, #36]	; (8003b18 <SystemInit+0x64>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a08      	ldr	r2, [pc, #32]	; (8003b18 <SystemInit+0x64>)
 8003af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003afa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003afc:	4b06      	ldr	r3, [pc, #24]	; (8003b18 <SystemInit+0x64>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b02:	4b04      	ldr	r3, [pc, #16]	; (8003b14 <SystemInit+0x60>)
 8003b04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b08:	609a      	str	r2, [r3, #8]
#endif
}
 8003b0a:	bf00      	nop
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	e000ed00 	.word	0xe000ed00
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	24003010 	.word	0x24003010

08003b20 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b26:	f107 0308 	add.w	r3, r7, #8
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	605a      	str	r2, [r3, #4]
 8003b30:	609a      	str	r2, [r3, #8]
 8003b32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b34:	463b      	mov	r3, r7
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8003b3c:	4b1e      	ldr	r3, [pc, #120]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003b42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20999;
 8003b44:	4b1c      	ldr	r3, [pc, #112]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b46:	f245 2207 	movw	r2, #20999	; 0x5207
 8003b4a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b4c:	4b1a      	ldr	r3, [pc, #104]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 8003b52:	4b19      	ldr	r3, [pc, #100]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b54:	f640 729f 	movw	r2, #3999	; 0xf9f
 8003b58:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b5a:	4b17      	ldr	r3, [pc, #92]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b60:	4b15      	ldr	r3, [pc, #84]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b66:	4814      	ldr	r0, [pc, #80]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b68:	f7fe fde8 	bl	800273c <HAL_TIM_Base_Init>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003b72:	f7ff fe99 	bl	80038a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b7c:	f107 0308 	add.w	r3, r7, #8
 8003b80:	4619      	mov	r1, r3
 8003b82:	480d      	ldr	r0, [pc, #52]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003b84:	f7fe ff31 	bl	80029ea <HAL_TIM_ConfigClockSource>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003b8e:	f7ff fe8b 	bl	80038a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003b92:	2320      	movs	r3, #32
 8003b94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b9a:	463b      	mov	r3, r7
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4806      	ldr	r0, [pc, #24]	; (8003bb8 <MX_TIM2_Init+0x98>)
 8003ba0:	f7ff f93c 	bl	8002e1c <HAL_TIMEx_MasterConfigSynchronization>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003baa:	f7ff fe7d 	bl	80038a8 <Error_Handler>
  }

}
 8003bae:	bf00      	nop
 8003bb0:	3718      	adds	r7, #24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	20000250 	.word	0x20000250

08003bbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bcc:	d115      	bne.n	8003bfa <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60fb      	str	r3, [r7, #12]
 8003bd2:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <HAL_TIM_Base_MspInit+0x48>)
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	4a0b      	ldr	r2, [pc, #44]	; (8003c04 <HAL_TIM_Base_MspInit+0x48>)
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bde:	4b09      	ldr	r3, [pc, #36]	; (8003c04 <HAL_TIM_Base_MspInit+0x48>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	60fb      	str	r3, [r7, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003bea:	2200      	movs	r2, #0
 8003bec:	2100      	movs	r1, #0
 8003bee:	201c      	movs	r0, #28
 8003bf0:	f7fd ff95 	bl	8001b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bf4:	201c      	movs	r0, #28
 8003bf6:	f7fd ffae 	bl	8001b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003bfa:	bf00      	nop
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800

08003c08 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8003c0c:	4b11      	ldr	r3, [pc, #68]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c0e:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <MX_USART2_UART_Init+0x50>)
 8003c10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003c12:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c20:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003c26:	4b0b      	ldr	r3, [pc, #44]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003c2c:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c2e:	220c      	movs	r2, #12
 8003c30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c32:	4b08      	ldr	r3, [pc, #32]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c38:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c3e:	4805      	ldr	r0, [pc, #20]	; (8003c54 <MX_USART2_UART_Init+0x4c>)
 8003c40:	f7ff f945 	bl	8002ece <HAL_UART_Init>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003c4a:	f7ff fe2d 	bl	80038a8 <Error_Handler>
  }

}
 8003c4e:	bf00      	nop
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000290 	.word	0x20000290
 8003c58:	40004400 	.word	0x40004400

08003c5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08a      	sub	sp, #40	; 0x28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c64:	f107 0314 	add.w	r3, r7, #20
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	605a      	str	r2, [r3, #4]
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	60da      	str	r2, [r3, #12]
 8003c72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a19      	ldr	r2, [pc, #100]	; (8003ce0 <HAL_UART_MspInit+0x84>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d12b      	bne.n	8003cd6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	4b18      	ldr	r3, [pc, #96]	; (8003ce4 <HAL_UART_MspInit+0x88>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	4a17      	ldr	r2, [pc, #92]	; (8003ce4 <HAL_UART_MspInit+0x88>)
 8003c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c8e:	4b15      	ldr	r3, [pc, #84]	; (8003ce4 <HAL_UART_MspInit+0x88>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c96:	613b      	str	r3, [r7, #16]
 8003c98:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60fb      	str	r3, [r7, #12]
 8003c9e:	4b11      	ldr	r3, [pc, #68]	; (8003ce4 <HAL_UART_MspInit+0x88>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	4a10      	ldr	r2, [pc, #64]	; (8003ce4 <HAL_UART_MspInit+0x88>)
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8003caa:	4b0e      	ldr	r3, [pc, #56]	; (8003ce4 <HAL_UART_MspInit+0x88>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	60fb      	str	r3, [r7, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003cb6:	230c      	movs	r3, #12
 8003cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003cc6:	2307      	movs	r3, #7
 8003cc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cca:	f107 0314 	add.w	r3, r7, #20
 8003cce:	4619      	mov	r1, r3
 8003cd0:	4805      	ldr	r0, [pc, #20]	; (8003ce8 <HAL_UART_MspInit+0x8c>)
 8003cd2:	f7fd ff5b 	bl	8001b8c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003cd6:	bf00      	nop
 8003cd8:	3728      	adds	r7, #40	; 0x28
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40004400 	.word	0x40004400
 8003ce4:	40023800 	.word	0x40023800
 8003ce8:	40020000 	.word	0x40020000

08003cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003cf0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003cf2:	e003      	b.n	8003cfc <LoopCopyDataInit>

08003cf4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003cf4:	4b0c      	ldr	r3, [pc, #48]	; (8003d28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003cf6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003cf8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003cfa:	3104      	adds	r1, #4

08003cfc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003cfc:	480b      	ldr	r0, [pc, #44]	; (8003d2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003cfe:	4b0c      	ldr	r3, [pc, #48]	; (8003d30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d04:	d3f6      	bcc.n	8003cf4 <CopyDataInit>
  ldr  r2, =_sbss
 8003d06:	4a0b      	ldr	r2, [pc, #44]	; (8003d34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d08:	e002      	b.n	8003d10 <LoopFillZerobss>

08003d0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d0c:	f842 3b04 	str.w	r3, [r2], #4

08003d10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d10:	4b09      	ldr	r3, [pc, #36]	; (8003d38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003d12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d14:	d3f9      	bcc.n	8003d0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d16:	f7ff fecd 	bl	8003ab4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d1a:	f000 f817 	bl	8003d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d1e:	f7ff fd03 	bl	8003728 <main>
  bx  lr    
 8003d22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003d24:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003d28:	08006720 	.word	0x08006720
  ldr  r0, =_sdata
 8003d2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003d30:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8003d34:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8003d38:	200002d4 	.word	0x200002d4

08003d3c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d3c:	e7fe      	b.n	8003d3c <CAN1_RX0_IRQHandler>
	...

08003d40 <__errno>:
 8003d40:	4b01      	ldr	r3, [pc, #4]	; (8003d48 <__errno+0x8>)
 8003d42:	6818      	ldr	r0, [r3, #0]
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	2000000c 	.word	0x2000000c

08003d4c <__libc_init_array>:
 8003d4c:	b570      	push	{r4, r5, r6, lr}
 8003d4e:	4e0d      	ldr	r6, [pc, #52]	; (8003d84 <__libc_init_array+0x38>)
 8003d50:	4c0d      	ldr	r4, [pc, #52]	; (8003d88 <__libc_init_array+0x3c>)
 8003d52:	1ba4      	subs	r4, r4, r6
 8003d54:	10a4      	asrs	r4, r4, #2
 8003d56:	2500      	movs	r5, #0
 8003d58:	42a5      	cmp	r5, r4
 8003d5a:	d109      	bne.n	8003d70 <__libc_init_array+0x24>
 8003d5c:	4e0b      	ldr	r6, [pc, #44]	; (8003d8c <__libc_init_array+0x40>)
 8003d5e:	4c0c      	ldr	r4, [pc, #48]	; (8003d90 <__libc_init_array+0x44>)
 8003d60:	f002 fb48 	bl	80063f4 <_init>
 8003d64:	1ba4      	subs	r4, r4, r6
 8003d66:	10a4      	asrs	r4, r4, #2
 8003d68:	2500      	movs	r5, #0
 8003d6a:	42a5      	cmp	r5, r4
 8003d6c:	d105      	bne.n	8003d7a <__libc_init_array+0x2e>
 8003d6e:	bd70      	pop	{r4, r5, r6, pc}
 8003d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d74:	4798      	blx	r3
 8003d76:	3501      	adds	r5, #1
 8003d78:	e7ee      	b.n	8003d58 <__libc_init_array+0xc>
 8003d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d7e:	4798      	blx	r3
 8003d80:	3501      	adds	r5, #1
 8003d82:	e7f2      	b.n	8003d6a <__libc_init_array+0x1e>
 8003d84:	08006718 	.word	0x08006718
 8003d88:	08006718 	.word	0x08006718
 8003d8c:	08006718 	.word	0x08006718
 8003d90:	0800671c 	.word	0x0800671c

08003d94 <memset>:
 8003d94:	4402      	add	r2, r0
 8003d96:	4603      	mov	r3, r0
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d100      	bne.n	8003d9e <memset+0xa>
 8003d9c:	4770      	bx	lr
 8003d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003da2:	e7f9      	b.n	8003d98 <memset+0x4>

08003da4 <__cvt>:
 8003da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003da8:	ec55 4b10 	vmov	r4, r5, d0
 8003dac:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003dae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003db2:	2d00      	cmp	r5, #0
 8003db4:	460e      	mov	r6, r1
 8003db6:	4691      	mov	r9, r2
 8003db8:	4619      	mov	r1, r3
 8003dba:	bfb8      	it	lt
 8003dbc:	4622      	movlt	r2, r4
 8003dbe:	462b      	mov	r3, r5
 8003dc0:	f027 0720 	bic.w	r7, r7, #32
 8003dc4:	bfbb      	ittet	lt
 8003dc6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003dca:	461d      	movlt	r5, r3
 8003dcc:	2300      	movge	r3, #0
 8003dce:	232d      	movlt	r3, #45	; 0x2d
 8003dd0:	bfb8      	it	lt
 8003dd2:	4614      	movlt	r4, r2
 8003dd4:	2f46      	cmp	r7, #70	; 0x46
 8003dd6:	700b      	strb	r3, [r1, #0]
 8003dd8:	d004      	beq.n	8003de4 <__cvt+0x40>
 8003dda:	2f45      	cmp	r7, #69	; 0x45
 8003ddc:	d100      	bne.n	8003de0 <__cvt+0x3c>
 8003dde:	3601      	adds	r6, #1
 8003de0:	2102      	movs	r1, #2
 8003de2:	e000      	b.n	8003de6 <__cvt+0x42>
 8003de4:	2103      	movs	r1, #3
 8003de6:	ab03      	add	r3, sp, #12
 8003de8:	9301      	str	r3, [sp, #4]
 8003dea:	ab02      	add	r3, sp, #8
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	4632      	mov	r2, r6
 8003df0:	4653      	mov	r3, sl
 8003df2:	ec45 4b10 	vmov	d0, r4, r5
 8003df6:	f000 fcd7 	bl	80047a8 <_dtoa_r>
 8003dfa:	2f47      	cmp	r7, #71	; 0x47
 8003dfc:	4680      	mov	r8, r0
 8003dfe:	d102      	bne.n	8003e06 <__cvt+0x62>
 8003e00:	f019 0f01 	tst.w	r9, #1
 8003e04:	d026      	beq.n	8003e54 <__cvt+0xb0>
 8003e06:	2f46      	cmp	r7, #70	; 0x46
 8003e08:	eb08 0906 	add.w	r9, r8, r6
 8003e0c:	d111      	bne.n	8003e32 <__cvt+0x8e>
 8003e0e:	f898 3000 	ldrb.w	r3, [r8]
 8003e12:	2b30      	cmp	r3, #48	; 0x30
 8003e14:	d10a      	bne.n	8003e2c <__cvt+0x88>
 8003e16:	2200      	movs	r2, #0
 8003e18:	2300      	movs	r3, #0
 8003e1a:	4620      	mov	r0, r4
 8003e1c:	4629      	mov	r1, r5
 8003e1e:	f7fc fe53 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e22:	b918      	cbnz	r0, 8003e2c <__cvt+0x88>
 8003e24:	f1c6 0601 	rsb	r6, r6, #1
 8003e28:	f8ca 6000 	str.w	r6, [sl]
 8003e2c:	f8da 3000 	ldr.w	r3, [sl]
 8003e30:	4499      	add	r9, r3
 8003e32:	2200      	movs	r2, #0
 8003e34:	2300      	movs	r3, #0
 8003e36:	4620      	mov	r0, r4
 8003e38:	4629      	mov	r1, r5
 8003e3a:	f7fc fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e3e:	b938      	cbnz	r0, 8003e50 <__cvt+0xac>
 8003e40:	2230      	movs	r2, #48	; 0x30
 8003e42:	9b03      	ldr	r3, [sp, #12]
 8003e44:	454b      	cmp	r3, r9
 8003e46:	d205      	bcs.n	8003e54 <__cvt+0xb0>
 8003e48:	1c59      	adds	r1, r3, #1
 8003e4a:	9103      	str	r1, [sp, #12]
 8003e4c:	701a      	strb	r2, [r3, #0]
 8003e4e:	e7f8      	b.n	8003e42 <__cvt+0x9e>
 8003e50:	f8cd 900c 	str.w	r9, [sp, #12]
 8003e54:	9b03      	ldr	r3, [sp, #12]
 8003e56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e58:	eba3 0308 	sub.w	r3, r3, r8
 8003e5c:	4640      	mov	r0, r8
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	b004      	add	sp, #16
 8003e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003e66 <__exponent>:
 8003e66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e68:	2900      	cmp	r1, #0
 8003e6a:	4604      	mov	r4, r0
 8003e6c:	bfba      	itte	lt
 8003e6e:	4249      	neglt	r1, r1
 8003e70:	232d      	movlt	r3, #45	; 0x2d
 8003e72:	232b      	movge	r3, #43	; 0x2b
 8003e74:	2909      	cmp	r1, #9
 8003e76:	f804 2b02 	strb.w	r2, [r4], #2
 8003e7a:	7043      	strb	r3, [r0, #1]
 8003e7c:	dd20      	ble.n	8003ec0 <__exponent+0x5a>
 8003e7e:	f10d 0307 	add.w	r3, sp, #7
 8003e82:	461f      	mov	r7, r3
 8003e84:	260a      	movs	r6, #10
 8003e86:	fb91 f5f6 	sdiv	r5, r1, r6
 8003e8a:	fb06 1115 	mls	r1, r6, r5, r1
 8003e8e:	3130      	adds	r1, #48	; 0x30
 8003e90:	2d09      	cmp	r5, #9
 8003e92:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003e96:	f103 32ff 	add.w	r2, r3, #4294967295
 8003e9a:	4629      	mov	r1, r5
 8003e9c:	dc09      	bgt.n	8003eb2 <__exponent+0x4c>
 8003e9e:	3130      	adds	r1, #48	; 0x30
 8003ea0:	3b02      	subs	r3, #2
 8003ea2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003ea6:	42bb      	cmp	r3, r7
 8003ea8:	4622      	mov	r2, r4
 8003eaa:	d304      	bcc.n	8003eb6 <__exponent+0x50>
 8003eac:	1a10      	subs	r0, r2, r0
 8003eae:	b003      	add	sp, #12
 8003eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	e7e7      	b.n	8003e86 <__exponent+0x20>
 8003eb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003eba:	f804 2b01 	strb.w	r2, [r4], #1
 8003ebe:	e7f2      	b.n	8003ea6 <__exponent+0x40>
 8003ec0:	2330      	movs	r3, #48	; 0x30
 8003ec2:	4419      	add	r1, r3
 8003ec4:	7083      	strb	r3, [r0, #2]
 8003ec6:	1d02      	adds	r2, r0, #4
 8003ec8:	70c1      	strb	r1, [r0, #3]
 8003eca:	e7ef      	b.n	8003eac <__exponent+0x46>

08003ecc <_printf_float>:
 8003ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ed0:	b08d      	sub	sp, #52	; 0x34
 8003ed2:	460c      	mov	r4, r1
 8003ed4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003ed8:	4616      	mov	r6, r2
 8003eda:	461f      	mov	r7, r3
 8003edc:	4605      	mov	r5, r0
 8003ede:	f001 fae5 	bl	80054ac <_localeconv_r>
 8003ee2:	6803      	ldr	r3, [r0, #0]
 8003ee4:	9304      	str	r3, [sp, #16]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fc f972 	bl	80001d0 <strlen>
 8003eec:	2300      	movs	r3, #0
 8003eee:	930a      	str	r3, [sp, #40]	; 0x28
 8003ef0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ef4:	9005      	str	r0, [sp, #20]
 8003ef6:	3307      	adds	r3, #7
 8003ef8:	f023 0307 	bic.w	r3, r3, #7
 8003efc:	f103 0208 	add.w	r2, r3, #8
 8003f00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003f04:	f8d4 b000 	ldr.w	fp, [r4]
 8003f08:	f8c8 2000 	str.w	r2, [r8]
 8003f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f10:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003f14:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003f18:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003f1c:	9307      	str	r3, [sp, #28]
 8003f1e:	f8cd 8018 	str.w	r8, [sp, #24]
 8003f22:	f04f 32ff 	mov.w	r2, #4294967295
 8003f26:	4ba7      	ldr	r3, [pc, #668]	; (80041c4 <_printf_float+0x2f8>)
 8003f28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f2c:	f7fc fdfe 	bl	8000b2c <__aeabi_dcmpun>
 8003f30:	bb70      	cbnz	r0, 8003f90 <_printf_float+0xc4>
 8003f32:	f04f 32ff 	mov.w	r2, #4294967295
 8003f36:	4ba3      	ldr	r3, [pc, #652]	; (80041c4 <_printf_float+0x2f8>)
 8003f38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f3c:	f7fc fdd8 	bl	8000af0 <__aeabi_dcmple>
 8003f40:	bb30      	cbnz	r0, 8003f90 <_printf_float+0xc4>
 8003f42:	2200      	movs	r2, #0
 8003f44:	2300      	movs	r3, #0
 8003f46:	4640      	mov	r0, r8
 8003f48:	4649      	mov	r1, r9
 8003f4a:	f7fc fdc7 	bl	8000adc <__aeabi_dcmplt>
 8003f4e:	b110      	cbz	r0, 8003f56 <_printf_float+0x8a>
 8003f50:	232d      	movs	r3, #45	; 0x2d
 8003f52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f56:	4a9c      	ldr	r2, [pc, #624]	; (80041c8 <_printf_float+0x2fc>)
 8003f58:	4b9c      	ldr	r3, [pc, #624]	; (80041cc <_printf_float+0x300>)
 8003f5a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003f5e:	bf8c      	ite	hi
 8003f60:	4690      	movhi	r8, r2
 8003f62:	4698      	movls	r8, r3
 8003f64:	2303      	movs	r3, #3
 8003f66:	f02b 0204 	bic.w	r2, fp, #4
 8003f6a:	6123      	str	r3, [r4, #16]
 8003f6c:	6022      	str	r2, [r4, #0]
 8003f6e:	f04f 0900 	mov.w	r9, #0
 8003f72:	9700      	str	r7, [sp, #0]
 8003f74:	4633      	mov	r3, r6
 8003f76:	aa0b      	add	r2, sp, #44	; 0x2c
 8003f78:	4621      	mov	r1, r4
 8003f7a:	4628      	mov	r0, r5
 8003f7c:	f000 f9e6 	bl	800434c <_printf_common>
 8003f80:	3001      	adds	r0, #1
 8003f82:	f040 808d 	bne.w	80040a0 <_printf_float+0x1d4>
 8003f86:	f04f 30ff 	mov.w	r0, #4294967295
 8003f8a:	b00d      	add	sp, #52	; 0x34
 8003f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f90:	4642      	mov	r2, r8
 8003f92:	464b      	mov	r3, r9
 8003f94:	4640      	mov	r0, r8
 8003f96:	4649      	mov	r1, r9
 8003f98:	f7fc fdc8 	bl	8000b2c <__aeabi_dcmpun>
 8003f9c:	b110      	cbz	r0, 8003fa4 <_printf_float+0xd8>
 8003f9e:	4a8c      	ldr	r2, [pc, #560]	; (80041d0 <_printf_float+0x304>)
 8003fa0:	4b8c      	ldr	r3, [pc, #560]	; (80041d4 <_printf_float+0x308>)
 8003fa2:	e7da      	b.n	8003f5a <_printf_float+0x8e>
 8003fa4:	6861      	ldr	r1, [r4, #4]
 8003fa6:	1c4b      	adds	r3, r1, #1
 8003fa8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003fac:	a80a      	add	r0, sp, #40	; 0x28
 8003fae:	d13e      	bne.n	800402e <_printf_float+0x162>
 8003fb0:	2306      	movs	r3, #6
 8003fb2:	6063      	str	r3, [r4, #4]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003fba:	ab09      	add	r3, sp, #36	; 0x24
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	ec49 8b10 	vmov	d0, r8, r9
 8003fc2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003fc6:	6022      	str	r2, [r4, #0]
 8003fc8:	f8cd a004 	str.w	sl, [sp, #4]
 8003fcc:	6861      	ldr	r1, [r4, #4]
 8003fce:	4628      	mov	r0, r5
 8003fd0:	f7ff fee8 	bl	8003da4 <__cvt>
 8003fd4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003fd8:	2b47      	cmp	r3, #71	; 0x47
 8003fda:	4680      	mov	r8, r0
 8003fdc:	d109      	bne.n	8003ff2 <_printf_float+0x126>
 8003fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe0:	1cd8      	adds	r0, r3, #3
 8003fe2:	db02      	blt.n	8003fea <_printf_float+0x11e>
 8003fe4:	6862      	ldr	r2, [r4, #4]
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	dd47      	ble.n	800407a <_printf_float+0x1ae>
 8003fea:	f1aa 0a02 	sub.w	sl, sl, #2
 8003fee:	fa5f fa8a 	uxtb.w	sl, sl
 8003ff2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003ff6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003ff8:	d824      	bhi.n	8004044 <_printf_float+0x178>
 8003ffa:	3901      	subs	r1, #1
 8003ffc:	4652      	mov	r2, sl
 8003ffe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004002:	9109      	str	r1, [sp, #36]	; 0x24
 8004004:	f7ff ff2f 	bl	8003e66 <__exponent>
 8004008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800400a:	1813      	adds	r3, r2, r0
 800400c:	2a01      	cmp	r2, #1
 800400e:	4681      	mov	r9, r0
 8004010:	6123      	str	r3, [r4, #16]
 8004012:	dc02      	bgt.n	800401a <_printf_float+0x14e>
 8004014:	6822      	ldr	r2, [r4, #0]
 8004016:	07d1      	lsls	r1, r2, #31
 8004018:	d501      	bpl.n	800401e <_printf_float+0x152>
 800401a:	3301      	adds	r3, #1
 800401c:	6123      	str	r3, [r4, #16]
 800401e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004022:	2b00      	cmp	r3, #0
 8004024:	d0a5      	beq.n	8003f72 <_printf_float+0xa6>
 8004026:	232d      	movs	r3, #45	; 0x2d
 8004028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800402c:	e7a1      	b.n	8003f72 <_printf_float+0xa6>
 800402e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004032:	f000 8177 	beq.w	8004324 <_printf_float+0x458>
 8004036:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800403a:	d1bb      	bne.n	8003fb4 <_printf_float+0xe8>
 800403c:	2900      	cmp	r1, #0
 800403e:	d1b9      	bne.n	8003fb4 <_printf_float+0xe8>
 8004040:	2301      	movs	r3, #1
 8004042:	e7b6      	b.n	8003fb2 <_printf_float+0xe6>
 8004044:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004048:	d119      	bne.n	800407e <_printf_float+0x1b2>
 800404a:	2900      	cmp	r1, #0
 800404c:	6863      	ldr	r3, [r4, #4]
 800404e:	dd0c      	ble.n	800406a <_printf_float+0x19e>
 8004050:	6121      	str	r1, [r4, #16]
 8004052:	b913      	cbnz	r3, 800405a <_printf_float+0x18e>
 8004054:	6822      	ldr	r2, [r4, #0]
 8004056:	07d2      	lsls	r2, r2, #31
 8004058:	d502      	bpl.n	8004060 <_printf_float+0x194>
 800405a:	3301      	adds	r3, #1
 800405c:	440b      	add	r3, r1
 800405e:	6123      	str	r3, [r4, #16]
 8004060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004062:	65a3      	str	r3, [r4, #88]	; 0x58
 8004064:	f04f 0900 	mov.w	r9, #0
 8004068:	e7d9      	b.n	800401e <_printf_float+0x152>
 800406a:	b913      	cbnz	r3, 8004072 <_printf_float+0x1a6>
 800406c:	6822      	ldr	r2, [r4, #0]
 800406e:	07d0      	lsls	r0, r2, #31
 8004070:	d501      	bpl.n	8004076 <_printf_float+0x1aa>
 8004072:	3302      	adds	r3, #2
 8004074:	e7f3      	b.n	800405e <_printf_float+0x192>
 8004076:	2301      	movs	r3, #1
 8004078:	e7f1      	b.n	800405e <_printf_float+0x192>
 800407a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800407e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004082:	4293      	cmp	r3, r2
 8004084:	db05      	blt.n	8004092 <_printf_float+0x1c6>
 8004086:	6822      	ldr	r2, [r4, #0]
 8004088:	6123      	str	r3, [r4, #16]
 800408a:	07d1      	lsls	r1, r2, #31
 800408c:	d5e8      	bpl.n	8004060 <_printf_float+0x194>
 800408e:	3301      	adds	r3, #1
 8004090:	e7e5      	b.n	800405e <_printf_float+0x192>
 8004092:	2b00      	cmp	r3, #0
 8004094:	bfd4      	ite	le
 8004096:	f1c3 0302 	rsble	r3, r3, #2
 800409a:	2301      	movgt	r3, #1
 800409c:	4413      	add	r3, r2
 800409e:	e7de      	b.n	800405e <_printf_float+0x192>
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	055a      	lsls	r2, r3, #21
 80040a4:	d407      	bmi.n	80040b6 <_printf_float+0x1ea>
 80040a6:	6923      	ldr	r3, [r4, #16]
 80040a8:	4642      	mov	r2, r8
 80040aa:	4631      	mov	r1, r6
 80040ac:	4628      	mov	r0, r5
 80040ae:	47b8      	blx	r7
 80040b0:	3001      	adds	r0, #1
 80040b2:	d12b      	bne.n	800410c <_printf_float+0x240>
 80040b4:	e767      	b.n	8003f86 <_printf_float+0xba>
 80040b6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80040ba:	f240 80dc 	bls.w	8004276 <_printf_float+0x3aa>
 80040be:	2200      	movs	r2, #0
 80040c0:	2300      	movs	r3, #0
 80040c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040c6:	f7fc fcff 	bl	8000ac8 <__aeabi_dcmpeq>
 80040ca:	2800      	cmp	r0, #0
 80040cc:	d033      	beq.n	8004136 <_printf_float+0x26a>
 80040ce:	2301      	movs	r3, #1
 80040d0:	4a41      	ldr	r2, [pc, #260]	; (80041d8 <_printf_float+0x30c>)
 80040d2:	4631      	mov	r1, r6
 80040d4:	4628      	mov	r0, r5
 80040d6:	47b8      	blx	r7
 80040d8:	3001      	adds	r0, #1
 80040da:	f43f af54 	beq.w	8003f86 <_printf_float+0xba>
 80040de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80040e2:	429a      	cmp	r2, r3
 80040e4:	db02      	blt.n	80040ec <_printf_float+0x220>
 80040e6:	6823      	ldr	r3, [r4, #0]
 80040e8:	07d8      	lsls	r0, r3, #31
 80040ea:	d50f      	bpl.n	800410c <_printf_float+0x240>
 80040ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040f0:	4631      	mov	r1, r6
 80040f2:	4628      	mov	r0, r5
 80040f4:	47b8      	blx	r7
 80040f6:	3001      	adds	r0, #1
 80040f8:	f43f af45 	beq.w	8003f86 <_printf_float+0xba>
 80040fc:	f04f 0800 	mov.w	r8, #0
 8004100:	f104 091a 	add.w	r9, r4, #26
 8004104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004106:	3b01      	subs	r3, #1
 8004108:	4543      	cmp	r3, r8
 800410a:	dc09      	bgt.n	8004120 <_printf_float+0x254>
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	079b      	lsls	r3, r3, #30
 8004110:	f100 8103 	bmi.w	800431a <_printf_float+0x44e>
 8004114:	68e0      	ldr	r0, [r4, #12]
 8004116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004118:	4298      	cmp	r0, r3
 800411a:	bfb8      	it	lt
 800411c:	4618      	movlt	r0, r3
 800411e:	e734      	b.n	8003f8a <_printf_float+0xbe>
 8004120:	2301      	movs	r3, #1
 8004122:	464a      	mov	r2, r9
 8004124:	4631      	mov	r1, r6
 8004126:	4628      	mov	r0, r5
 8004128:	47b8      	blx	r7
 800412a:	3001      	adds	r0, #1
 800412c:	f43f af2b 	beq.w	8003f86 <_printf_float+0xba>
 8004130:	f108 0801 	add.w	r8, r8, #1
 8004134:	e7e6      	b.n	8004104 <_printf_float+0x238>
 8004136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004138:	2b00      	cmp	r3, #0
 800413a:	dc2b      	bgt.n	8004194 <_printf_float+0x2c8>
 800413c:	2301      	movs	r3, #1
 800413e:	4a26      	ldr	r2, [pc, #152]	; (80041d8 <_printf_float+0x30c>)
 8004140:	4631      	mov	r1, r6
 8004142:	4628      	mov	r0, r5
 8004144:	47b8      	blx	r7
 8004146:	3001      	adds	r0, #1
 8004148:	f43f af1d 	beq.w	8003f86 <_printf_float+0xba>
 800414c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800414e:	b923      	cbnz	r3, 800415a <_printf_float+0x28e>
 8004150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004152:	b913      	cbnz	r3, 800415a <_printf_float+0x28e>
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	07d9      	lsls	r1, r3, #31
 8004158:	d5d8      	bpl.n	800410c <_printf_float+0x240>
 800415a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800415e:	4631      	mov	r1, r6
 8004160:	4628      	mov	r0, r5
 8004162:	47b8      	blx	r7
 8004164:	3001      	adds	r0, #1
 8004166:	f43f af0e 	beq.w	8003f86 <_printf_float+0xba>
 800416a:	f04f 0900 	mov.w	r9, #0
 800416e:	f104 0a1a 	add.w	sl, r4, #26
 8004172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004174:	425b      	negs	r3, r3
 8004176:	454b      	cmp	r3, r9
 8004178:	dc01      	bgt.n	800417e <_printf_float+0x2b2>
 800417a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800417c:	e794      	b.n	80040a8 <_printf_float+0x1dc>
 800417e:	2301      	movs	r3, #1
 8004180:	4652      	mov	r2, sl
 8004182:	4631      	mov	r1, r6
 8004184:	4628      	mov	r0, r5
 8004186:	47b8      	blx	r7
 8004188:	3001      	adds	r0, #1
 800418a:	f43f aefc 	beq.w	8003f86 <_printf_float+0xba>
 800418e:	f109 0901 	add.w	r9, r9, #1
 8004192:	e7ee      	b.n	8004172 <_printf_float+0x2a6>
 8004194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004196:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004198:	429a      	cmp	r2, r3
 800419a:	bfa8      	it	ge
 800419c:	461a      	movge	r2, r3
 800419e:	2a00      	cmp	r2, #0
 80041a0:	4691      	mov	r9, r2
 80041a2:	dd07      	ble.n	80041b4 <_printf_float+0x2e8>
 80041a4:	4613      	mov	r3, r2
 80041a6:	4631      	mov	r1, r6
 80041a8:	4642      	mov	r2, r8
 80041aa:	4628      	mov	r0, r5
 80041ac:	47b8      	blx	r7
 80041ae:	3001      	adds	r0, #1
 80041b0:	f43f aee9 	beq.w	8003f86 <_printf_float+0xba>
 80041b4:	f104 031a 	add.w	r3, r4, #26
 80041b8:	f04f 0b00 	mov.w	fp, #0
 80041bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041c0:	9306      	str	r3, [sp, #24]
 80041c2:	e015      	b.n	80041f0 <_printf_float+0x324>
 80041c4:	7fefffff 	.word	0x7fefffff
 80041c8:	08006458 	.word	0x08006458
 80041cc:	08006454 	.word	0x08006454
 80041d0:	08006460 	.word	0x08006460
 80041d4:	0800645c 	.word	0x0800645c
 80041d8:	08006464 	.word	0x08006464
 80041dc:	2301      	movs	r3, #1
 80041de:	9a06      	ldr	r2, [sp, #24]
 80041e0:	4631      	mov	r1, r6
 80041e2:	4628      	mov	r0, r5
 80041e4:	47b8      	blx	r7
 80041e6:	3001      	adds	r0, #1
 80041e8:	f43f aecd 	beq.w	8003f86 <_printf_float+0xba>
 80041ec:	f10b 0b01 	add.w	fp, fp, #1
 80041f0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80041f4:	ebaa 0309 	sub.w	r3, sl, r9
 80041f8:	455b      	cmp	r3, fp
 80041fa:	dcef      	bgt.n	80041dc <_printf_float+0x310>
 80041fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004200:	429a      	cmp	r2, r3
 8004202:	44d0      	add	r8, sl
 8004204:	db15      	blt.n	8004232 <_printf_float+0x366>
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	07da      	lsls	r2, r3, #31
 800420a:	d412      	bmi.n	8004232 <_printf_float+0x366>
 800420c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800420e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004210:	eba3 020a 	sub.w	r2, r3, sl
 8004214:	eba3 0a01 	sub.w	sl, r3, r1
 8004218:	4592      	cmp	sl, r2
 800421a:	bfa8      	it	ge
 800421c:	4692      	movge	sl, r2
 800421e:	f1ba 0f00 	cmp.w	sl, #0
 8004222:	dc0e      	bgt.n	8004242 <_printf_float+0x376>
 8004224:	f04f 0800 	mov.w	r8, #0
 8004228:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800422c:	f104 091a 	add.w	r9, r4, #26
 8004230:	e019      	b.n	8004266 <_printf_float+0x39a>
 8004232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004236:	4631      	mov	r1, r6
 8004238:	4628      	mov	r0, r5
 800423a:	47b8      	blx	r7
 800423c:	3001      	adds	r0, #1
 800423e:	d1e5      	bne.n	800420c <_printf_float+0x340>
 8004240:	e6a1      	b.n	8003f86 <_printf_float+0xba>
 8004242:	4653      	mov	r3, sl
 8004244:	4642      	mov	r2, r8
 8004246:	4631      	mov	r1, r6
 8004248:	4628      	mov	r0, r5
 800424a:	47b8      	blx	r7
 800424c:	3001      	adds	r0, #1
 800424e:	d1e9      	bne.n	8004224 <_printf_float+0x358>
 8004250:	e699      	b.n	8003f86 <_printf_float+0xba>
 8004252:	2301      	movs	r3, #1
 8004254:	464a      	mov	r2, r9
 8004256:	4631      	mov	r1, r6
 8004258:	4628      	mov	r0, r5
 800425a:	47b8      	blx	r7
 800425c:	3001      	adds	r0, #1
 800425e:	f43f ae92 	beq.w	8003f86 <_printf_float+0xba>
 8004262:	f108 0801 	add.w	r8, r8, #1
 8004266:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800426a:	1a9b      	subs	r3, r3, r2
 800426c:	eba3 030a 	sub.w	r3, r3, sl
 8004270:	4543      	cmp	r3, r8
 8004272:	dcee      	bgt.n	8004252 <_printf_float+0x386>
 8004274:	e74a      	b.n	800410c <_printf_float+0x240>
 8004276:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004278:	2a01      	cmp	r2, #1
 800427a:	dc01      	bgt.n	8004280 <_printf_float+0x3b4>
 800427c:	07db      	lsls	r3, r3, #31
 800427e:	d53a      	bpl.n	80042f6 <_printf_float+0x42a>
 8004280:	2301      	movs	r3, #1
 8004282:	4642      	mov	r2, r8
 8004284:	4631      	mov	r1, r6
 8004286:	4628      	mov	r0, r5
 8004288:	47b8      	blx	r7
 800428a:	3001      	adds	r0, #1
 800428c:	f43f ae7b 	beq.w	8003f86 <_printf_float+0xba>
 8004290:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004294:	4631      	mov	r1, r6
 8004296:	4628      	mov	r0, r5
 8004298:	47b8      	blx	r7
 800429a:	3001      	adds	r0, #1
 800429c:	f108 0801 	add.w	r8, r8, #1
 80042a0:	f43f ae71 	beq.w	8003f86 <_printf_float+0xba>
 80042a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042a6:	2200      	movs	r2, #0
 80042a8:	f103 3aff 	add.w	sl, r3, #4294967295
 80042ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80042b0:	2300      	movs	r3, #0
 80042b2:	f7fc fc09 	bl	8000ac8 <__aeabi_dcmpeq>
 80042b6:	b9c8      	cbnz	r0, 80042ec <_printf_float+0x420>
 80042b8:	4653      	mov	r3, sl
 80042ba:	4642      	mov	r2, r8
 80042bc:	4631      	mov	r1, r6
 80042be:	4628      	mov	r0, r5
 80042c0:	47b8      	blx	r7
 80042c2:	3001      	adds	r0, #1
 80042c4:	d10e      	bne.n	80042e4 <_printf_float+0x418>
 80042c6:	e65e      	b.n	8003f86 <_printf_float+0xba>
 80042c8:	2301      	movs	r3, #1
 80042ca:	4652      	mov	r2, sl
 80042cc:	4631      	mov	r1, r6
 80042ce:	4628      	mov	r0, r5
 80042d0:	47b8      	blx	r7
 80042d2:	3001      	adds	r0, #1
 80042d4:	f43f ae57 	beq.w	8003f86 <_printf_float+0xba>
 80042d8:	f108 0801 	add.w	r8, r8, #1
 80042dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042de:	3b01      	subs	r3, #1
 80042e0:	4543      	cmp	r3, r8
 80042e2:	dcf1      	bgt.n	80042c8 <_printf_float+0x3fc>
 80042e4:	464b      	mov	r3, r9
 80042e6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80042ea:	e6de      	b.n	80040aa <_printf_float+0x1de>
 80042ec:	f04f 0800 	mov.w	r8, #0
 80042f0:	f104 0a1a 	add.w	sl, r4, #26
 80042f4:	e7f2      	b.n	80042dc <_printf_float+0x410>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e7df      	b.n	80042ba <_printf_float+0x3ee>
 80042fa:	2301      	movs	r3, #1
 80042fc:	464a      	mov	r2, r9
 80042fe:	4631      	mov	r1, r6
 8004300:	4628      	mov	r0, r5
 8004302:	47b8      	blx	r7
 8004304:	3001      	adds	r0, #1
 8004306:	f43f ae3e 	beq.w	8003f86 <_printf_float+0xba>
 800430a:	f108 0801 	add.w	r8, r8, #1
 800430e:	68e3      	ldr	r3, [r4, #12]
 8004310:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	4543      	cmp	r3, r8
 8004316:	dcf0      	bgt.n	80042fa <_printf_float+0x42e>
 8004318:	e6fc      	b.n	8004114 <_printf_float+0x248>
 800431a:	f04f 0800 	mov.w	r8, #0
 800431e:	f104 0919 	add.w	r9, r4, #25
 8004322:	e7f4      	b.n	800430e <_printf_float+0x442>
 8004324:	2900      	cmp	r1, #0
 8004326:	f43f ae8b 	beq.w	8004040 <_printf_float+0x174>
 800432a:	2300      	movs	r3, #0
 800432c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004330:	ab09      	add	r3, sp, #36	; 0x24
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	ec49 8b10 	vmov	d0, r8, r9
 8004338:	6022      	str	r2, [r4, #0]
 800433a:	f8cd a004 	str.w	sl, [sp, #4]
 800433e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004342:	4628      	mov	r0, r5
 8004344:	f7ff fd2e 	bl	8003da4 <__cvt>
 8004348:	4680      	mov	r8, r0
 800434a:	e648      	b.n	8003fde <_printf_float+0x112>

0800434c <_printf_common>:
 800434c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004350:	4691      	mov	r9, r2
 8004352:	461f      	mov	r7, r3
 8004354:	688a      	ldr	r2, [r1, #8]
 8004356:	690b      	ldr	r3, [r1, #16]
 8004358:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800435c:	4293      	cmp	r3, r2
 800435e:	bfb8      	it	lt
 8004360:	4613      	movlt	r3, r2
 8004362:	f8c9 3000 	str.w	r3, [r9]
 8004366:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800436a:	4606      	mov	r6, r0
 800436c:	460c      	mov	r4, r1
 800436e:	b112      	cbz	r2, 8004376 <_printf_common+0x2a>
 8004370:	3301      	adds	r3, #1
 8004372:	f8c9 3000 	str.w	r3, [r9]
 8004376:	6823      	ldr	r3, [r4, #0]
 8004378:	0699      	lsls	r1, r3, #26
 800437a:	bf42      	ittt	mi
 800437c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004380:	3302      	addmi	r3, #2
 8004382:	f8c9 3000 	strmi.w	r3, [r9]
 8004386:	6825      	ldr	r5, [r4, #0]
 8004388:	f015 0506 	ands.w	r5, r5, #6
 800438c:	d107      	bne.n	800439e <_printf_common+0x52>
 800438e:	f104 0a19 	add.w	sl, r4, #25
 8004392:	68e3      	ldr	r3, [r4, #12]
 8004394:	f8d9 2000 	ldr.w	r2, [r9]
 8004398:	1a9b      	subs	r3, r3, r2
 800439a:	42ab      	cmp	r3, r5
 800439c:	dc28      	bgt.n	80043f0 <_printf_common+0xa4>
 800439e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80043a2:	6822      	ldr	r2, [r4, #0]
 80043a4:	3300      	adds	r3, #0
 80043a6:	bf18      	it	ne
 80043a8:	2301      	movne	r3, #1
 80043aa:	0692      	lsls	r2, r2, #26
 80043ac:	d42d      	bmi.n	800440a <_printf_common+0xbe>
 80043ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043b2:	4639      	mov	r1, r7
 80043b4:	4630      	mov	r0, r6
 80043b6:	47c0      	blx	r8
 80043b8:	3001      	adds	r0, #1
 80043ba:	d020      	beq.n	80043fe <_printf_common+0xb2>
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	68e5      	ldr	r5, [r4, #12]
 80043c0:	f8d9 2000 	ldr.w	r2, [r9]
 80043c4:	f003 0306 	and.w	r3, r3, #6
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	bf08      	it	eq
 80043cc:	1aad      	subeq	r5, r5, r2
 80043ce:	68a3      	ldr	r3, [r4, #8]
 80043d0:	6922      	ldr	r2, [r4, #16]
 80043d2:	bf0c      	ite	eq
 80043d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043d8:	2500      	movne	r5, #0
 80043da:	4293      	cmp	r3, r2
 80043dc:	bfc4      	itt	gt
 80043de:	1a9b      	subgt	r3, r3, r2
 80043e0:	18ed      	addgt	r5, r5, r3
 80043e2:	f04f 0900 	mov.w	r9, #0
 80043e6:	341a      	adds	r4, #26
 80043e8:	454d      	cmp	r5, r9
 80043ea:	d11a      	bne.n	8004422 <_printf_common+0xd6>
 80043ec:	2000      	movs	r0, #0
 80043ee:	e008      	b.n	8004402 <_printf_common+0xb6>
 80043f0:	2301      	movs	r3, #1
 80043f2:	4652      	mov	r2, sl
 80043f4:	4639      	mov	r1, r7
 80043f6:	4630      	mov	r0, r6
 80043f8:	47c0      	blx	r8
 80043fa:	3001      	adds	r0, #1
 80043fc:	d103      	bne.n	8004406 <_printf_common+0xba>
 80043fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004406:	3501      	adds	r5, #1
 8004408:	e7c3      	b.n	8004392 <_printf_common+0x46>
 800440a:	18e1      	adds	r1, r4, r3
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	2030      	movs	r0, #48	; 0x30
 8004410:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004414:	4422      	add	r2, r4
 8004416:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800441a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800441e:	3302      	adds	r3, #2
 8004420:	e7c5      	b.n	80043ae <_printf_common+0x62>
 8004422:	2301      	movs	r3, #1
 8004424:	4622      	mov	r2, r4
 8004426:	4639      	mov	r1, r7
 8004428:	4630      	mov	r0, r6
 800442a:	47c0      	blx	r8
 800442c:	3001      	adds	r0, #1
 800442e:	d0e6      	beq.n	80043fe <_printf_common+0xb2>
 8004430:	f109 0901 	add.w	r9, r9, #1
 8004434:	e7d8      	b.n	80043e8 <_printf_common+0x9c>
	...

08004438 <_printf_i>:
 8004438:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800443c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004440:	460c      	mov	r4, r1
 8004442:	7e09      	ldrb	r1, [r1, #24]
 8004444:	b085      	sub	sp, #20
 8004446:	296e      	cmp	r1, #110	; 0x6e
 8004448:	4617      	mov	r7, r2
 800444a:	4606      	mov	r6, r0
 800444c:	4698      	mov	r8, r3
 800444e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004450:	f000 80b3 	beq.w	80045ba <_printf_i+0x182>
 8004454:	d822      	bhi.n	800449c <_printf_i+0x64>
 8004456:	2963      	cmp	r1, #99	; 0x63
 8004458:	d036      	beq.n	80044c8 <_printf_i+0x90>
 800445a:	d80a      	bhi.n	8004472 <_printf_i+0x3a>
 800445c:	2900      	cmp	r1, #0
 800445e:	f000 80b9 	beq.w	80045d4 <_printf_i+0x19c>
 8004462:	2958      	cmp	r1, #88	; 0x58
 8004464:	f000 8083 	beq.w	800456e <_printf_i+0x136>
 8004468:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800446c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004470:	e032      	b.n	80044d8 <_printf_i+0xa0>
 8004472:	2964      	cmp	r1, #100	; 0x64
 8004474:	d001      	beq.n	800447a <_printf_i+0x42>
 8004476:	2969      	cmp	r1, #105	; 0x69
 8004478:	d1f6      	bne.n	8004468 <_printf_i+0x30>
 800447a:	6820      	ldr	r0, [r4, #0]
 800447c:	6813      	ldr	r3, [r2, #0]
 800447e:	0605      	lsls	r5, r0, #24
 8004480:	f103 0104 	add.w	r1, r3, #4
 8004484:	d52a      	bpl.n	80044dc <_printf_i+0xa4>
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6011      	str	r1, [r2, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	da03      	bge.n	8004496 <_printf_i+0x5e>
 800448e:	222d      	movs	r2, #45	; 0x2d
 8004490:	425b      	negs	r3, r3
 8004492:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004496:	486f      	ldr	r0, [pc, #444]	; (8004654 <_printf_i+0x21c>)
 8004498:	220a      	movs	r2, #10
 800449a:	e039      	b.n	8004510 <_printf_i+0xd8>
 800449c:	2973      	cmp	r1, #115	; 0x73
 800449e:	f000 809d 	beq.w	80045dc <_printf_i+0x1a4>
 80044a2:	d808      	bhi.n	80044b6 <_printf_i+0x7e>
 80044a4:	296f      	cmp	r1, #111	; 0x6f
 80044a6:	d020      	beq.n	80044ea <_printf_i+0xb2>
 80044a8:	2970      	cmp	r1, #112	; 0x70
 80044aa:	d1dd      	bne.n	8004468 <_printf_i+0x30>
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	f043 0320 	orr.w	r3, r3, #32
 80044b2:	6023      	str	r3, [r4, #0]
 80044b4:	e003      	b.n	80044be <_printf_i+0x86>
 80044b6:	2975      	cmp	r1, #117	; 0x75
 80044b8:	d017      	beq.n	80044ea <_printf_i+0xb2>
 80044ba:	2978      	cmp	r1, #120	; 0x78
 80044bc:	d1d4      	bne.n	8004468 <_printf_i+0x30>
 80044be:	2378      	movs	r3, #120	; 0x78
 80044c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044c4:	4864      	ldr	r0, [pc, #400]	; (8004658 <_printf_i+0x220>)
 80044c6:	e055      	b.n	8004574 <_printf_i+0x13c>
 80044c8:	6813      	ldr	r3, [r2, #0]
 80044ca:	1d19      	adds	r1, r3, #4
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6011      	str	r1, [r2, #0]
 80044d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044d8:	2301      	movs	r3, #1
 80044da:	e08c      	b.n	80045f6 <_printf_i+0x1be>
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6011      	str	r1, [r2, #0]
 80044e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80044e4:	bf18      	it	ne
 80044e6:	b21b      	sxthne	r3, r3
 80044e8:	e7cf      	b.n	800448a <_printf_i+0x52>
 80044ea:	6813      	ldr	r3, [r2, #0]
 80044ec:	6825      	ldr	r5, [r4, #0]
 80044ee:	1d18      	adds	r0, r3, #4
 80044f0:	6010      	str	r0, [r2, #0]
 80044f2:	0628      	lsls	r0, r5, #24
 80044f4:	d501      	bpl.n	80044fa <_printf_i+0xc2>
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	e002      	b.n	8004500 <_printf_i+0xc8>
 80044fa:	0668      	lsls	r0, r5, #25
 80044fc:	d5fb      	bpl.n	80044f6 <_printf_i+0xbe>
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	4854      	ldr	r0, [pc, #336]	; (8004654 <_printf_i+0x21c>)
 8004502:	296f      	cmp	r1, #111	; 0x6f
 8004504:	bf14      	ite	ne
 8004506:	220a      	movne	r2, #10
 8004508:	2208      	moveq	r2, #8
 800450a:	2100      	movs	r1, #0
 800450c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004510:	6865      	ldr	r5, [r4, #4]
 8004512:	60a5      	str	r5, [r4, #8]
 8004514:	2d00      	cmp	r5, #0
 8004516:	f2c0 8095 	blt.w	8004644 <_printf_i+0x20c>
 800451a:	6821      	ldr	r1, [r4, #0]
 800451c:	f021 0104 	bic.w	r1, r1, #4
 8004520:	6021      	str	r1, [r4, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d13d      	bne.n	80045a2 <_printf_i+0x16a>
 8004526:	2d00      	cmp	r5, #0
 8004528:	f040 808e 	bne.w	8004648 <_printf_i+0x210>
 800452c:	4665      	mov	r5, ip
 800452e:	2a08      	cmp	r2, #8
 8004530:	d10b      	bne.n	800454a <_printf_i+0x112>
 8004532:	6823      	ldr	r3, [r4, #0]
 8004534:	07db      	lsls	r3, r3, #31
 8004536:	d508      	bpl.n	800454a <_printf_i+0x112>
 8004538:	6923      	ldr	r3, [r4, #16]
 800453a:	6862      	ldr	r2, [r4, #4]
 800453c:	429a      	cmp	r2, r3
 800453e:	bfde      	ittt	le
 8004540:	2330      	movle	r3, #48	; 0x30
 8004542:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004546:	f105 35ff 	addle.w	r5, r5, #4294967295
 800454a:	ebac 0305 	sub.w	r3, ip, r5
 800454e:	6123      	str	r3, [r4, #16]
 8004550:	f8cd 8000 	str.w	r8, [sp]
 8004554:	463b      	mov	r3, r7
 8004556:	aa03      	add	r2, sp, #12
 8004558:	4621      	mov	r1, r4
 800455a:	4630      	mov	r0, r6
 800455c:	f7ff fef6 	bl	800434c <_printf_common>
 8004560:	3001      	adds	r0, #1
 8004562:	d14d      	bne.n	8004600 <_printf_i+0x1c8>
 8004564:	f04f 30ff 	mov.w	r0, #4294967295
 8004568:	b005      	add	sp, #20
 800456a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800456e:	4839      	ldr	r0, [pc, #228]	; (8004654 <_printf_i+0x21c>)
 8004570:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004574:	6813      	ldr	r3, [r2, #0]
 8004576:	6821      	ldr	r1, [r4, #0]
 8004578:	1d1d      	adds	r5, r3, #4
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6015      	str	r5, [r2, #0]
 800457e:	060a      	lsls	r2, r1, #24
 8004580:	d50b      	bpl.n	800459a <_printf_i+0x162>
 8004582:	07ca      	lsls	r2, r1, #31
 8004584:	bf44      	itt	mi
 8004586:	f041 0120 	orrmi.w	r1, r1, #32
 800458a:	6021      	strmi	r1, [r4, #0]
 800458c:	b91b      	cbnz	r3, 8004596 <_printf_i+0x15e>
 800458e:	6822      	ldr	r2, [r4, #0]
 8004590:	f022 0220 	bic.w	r2, r2, #32
 8004594:	6022      	str	r2, [r4, #0]
 8004596:	2210      	movs	r2, #16
 8004598:	e7b7      	b.n	800450a <_printf_i+0xd2>
 800459a:	064d      	lsls	r5, r1, #25
 800459c:	bf48      	it	mi
 800459e:	b29b      	uxthmi	r3, r3
 80045a0:	e7ef      	b.n	8004582 <_printf_i+0x14a>
 80045a2:	4665      	mov	r5, ip
 80045a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80045a8:	fb02 3311 	mls	r3, r2, r1, r3
 80045ac:	5cc3      	ldrb	r3, [r0, r3]
 80045ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80045b2:	460b      	mov	r3, r1
 80045b4:	2900      	cmp	r1, #0
 80045b6:	d1f5      	bne.n	80045a4 <_printf_i+0x16c>
 80045b8:	e7b9      	b.n	800452e <_printf_i+0xf6>
 80045ba:	6813      	ldr	r3, [r2, #0]
 80045bc:	6825      	ldr	r5, [r4, #0]
 80045be:	6961      	ldr	r1, [r4, #20]
 80045c0:	1d18      	adds	r0, r3, #4
 80045c2:	6010      	str	r0, [r2, #0]
 80045c4:	0628      	lsls	r0, r5, #24
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	d501      	bpl.n	80045ce <_printf_i+0x196>
 80045ca:	6019      	str	r1, [r3, #0]
 80045cc:	e002      	b.n	80045d4 <_printf_i+0x19c>
 80045ce:	066a      	lsls	r2, r5, #25
 80045d0:	d5fb      	bpl.n	80045ca <_printf_i+0x192>
 80045d2:	8019      	strh	r1, [r3, #0]
 80045d4:	2300      	movs	r3, #0
 80045d6:	6123      	str	r3, [r4, #16]
 80045d8:	4665      	mov	r5, ip
 80045da:	e7b9      	b.n	8004550 <_printf_i+0x118>
 80045dc:	6813      	ldr	r3, [r2, #0]
 80045de:	1d19      	adds	r1, r3, #4
 80045e0:	6011      	str	r1, [r2, #0]
 80045e2:	681d      	ldr	r5, [r3, #0]
 80045e4:	6862      	ldr	r2, [r4, #4]
 80045e6:	2100      	movs	r1, #0
 80045e8:	4628      	mov	r0, r5
 80045ea:	f7fb fdf9 	bl	80001e0 <memchr>
 80045ee:	b108      	cbz	r0, 80045f4 <_printf_i+0x1bc>
 80045f0:	1b40      	subs	r0, r0, r5
 80045f2:	6060      	str	r0, [r4, #4]
 80045f4:	6863      	ldr	r3, [r4, #4]
 80045f6:	6123      	str	r3, [r4, #16]
 80045f8:	2300      	movs	r3, #0
 80045fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045fe:	e7a7      	b.n	8004550 <_printf_i+0x118>
 8004600:	6923      	ldr	r3, [r4, #16]
 8004602:	462a      	mov	r2, r5
 8004604:	4639      	mov	r1, r7
 8004606:	4630      	mov	r0, r6
 8004608:	47c0      	blx	r8
 800460a:	3001      	adds	r0, #1
 800460c:	d0aa      	beq.n	8004564 <_printf_i+0x12c>
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	079b      	lsls	r3, r3, #30
 8004612:	d413      	bmi.n	800463c <_printf_i+0x204>
 8004614:	68e0      	ldr	r0, [r4, #12]
 8004616:	9b03      	ldr	r3, [sp, #12]
 8004618:	4298      	cmp	r0, r3
 800461a:	bfb8      	it	lt
 800461c:	4618      	movlt	r0, r3
 800461e:	e7a3      	b.n	8004568 <_printf_i+0x130>
 8004620:	2301      	movs	r3, #1
 8004622:	464a      	mov	r2, r9
 8004624:	4639      	mov	r1, r7
 8004626:	4630      	mov	r0, r6
 8004628:	47c0      	blx	r8
 800462a:	3001      	adds	r0, #1
 800462c:	d09a      	beq.n	8004564 <_printf_i+0x12c>
 800462e:	3501      	adds	r5, #1
 8004630:	68e3      	ldr	r3, [r4, #12]
 8004632:	9a03      	ldr	r2, [sp, #12]
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	42ab      	cmp	r3, r5
 8004638:	dcf2      	bgt.n	8004620 <_printf_i+0x1e8>
 800463a:	e7eb      	b.n	8004614 <_printf_i+0x1dc>
 800463c:	2500      	movs	r5, #0
 800463e:	f104 0919 	add.w	r9, r4, #25
 8004642:	e7f5      	b.n	8004630 <_printf_i+0x1f8>
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1ac      	bne.n	80045a2 <_printf_i+0x16a>
 8004648:	7803      	ldrb	r3, [r0, #0]
 800464a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800464e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004652:	e76c      	b.n	800452e <_printf_i+0xf6>
 8004654:	08006466 	.word	0x08006466
 8004658:	08006477 	.word	0x08006477

0800465c <iprintf>:
 800465c:	b40f      	push	{r0, r1, r2, r3}
 800465e:	4b0a      	ldr	r3, [pc, #40]	; (8004688 <iprintf+0x2c>)
 8004660:	b513      	push	{r0, r1, r4, lr}
 8004662:	681c      	ldr	r4, [r3, #0]
 8004664:	b124      	cbz	r4, 8004670 <iprintf+0x14>
 8004666:	69a3      	ldr	r3, [r4, #24]
 8004668:	b913      	cbnz	r3, 8004670 <iprintf+0x14>
 800466a:	4620      	mov	r0, r4
 800466c:	f000 fe94 	bl	8005398 <__sinit>
 8004670:	ab05      	add	r3, sp, #20
 8004672:	9a04      	ldr	r2, [sp, #16]
 8004674:	68a1      	ldr	r1, [r4, #8]
 8004676:	9301      	str	r3, [sp, #4]
 8004678:	4620      	mov	r0, r4
 800467a:	f001 faf3 	bl	8005c64 <_vfiprintf_r>
 800467e:	b002      	add	sp, #8
 8004680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004684:	b004      	add	sp, #16
 8004686:	4770      	bx	lr
 8004688:	2000000c 	.word	0x2000000c

0800468c <quorem>:
 800468c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004690:	6903      	ldr	r3, [r0, #16]
 8004692:	690c      	ldr	r4, [r1, #16]
 8004694:	42a3      	cmp	r3, r4
 8004696:	4680      	mov	r8, r0
 8004698:	f2c0 8082 	blt.w	80047a0 <quorem+0x114>
 800469c:	3c01      	subs	r4, #1
 800469e:	f101 0714 	add.w	r7, r1, #20
 80046a2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80046a6:	f100 0614 	add.w	r6, r0, #20
 80046aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80046ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80046b2:	eb06 030c 	add.w	r3, r6, ip
 80046b6:	3501      	adds	r5, #1
 80046b8:	eb07 090c 	add.w	r9, r7, ip
 80046bc:	9301      	str	r3, [sp, #4]
 80046be:	fbb0 f5f5 	udiv	r5, r0, r5
 80046c2:	b395      	cbz	r5, 800472a <quorem+0x9e>
 80046c4:	f04f 0a00 	mov.w	sl, #0
 80046c8:	4638      	mov	r0, r7
 80046ca:	46b6      	mov	lr, r6
 80046cc:	46d3      	mov	fp, sl
 80046ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80046d2:	b293      	uxth	r3, r2
 80046d4:	fb05 a303 	mla	r3, r5, r3, sl
 80046d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80046dc:	b29b      	uxth	r3, r3
 80046de:	ebab 0303 	sub.w	r3, fp, r3
 80046e2:	0c12      	lsrs	r2, r2, #16
 80046e4:	f8de b000 	ldr.w	fp, [lr]
 80046e8:	fb05 a202 	mla	r2, r5, r2, sl
 80046ec:	fa13 f38b 	uxtah	r3, r3, fp
 80046f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80046f4:	fa1f fb82 	uxth.w	fp, r2
 80046f8:	f8de 2000 	ldr.w	r2, [lr]
 80046fc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004700:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004704:	b29b      	uxth	r3, r3
 8004706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800470a:	4581      	cmp	r9, r0
 800470c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004710:	f84e 3b04 	str.w	r3, [lr], #4
 8004714:	d2db      	bcs.n	80046ce <quorem+0x42>
 8004716:	f856 300c 	ldr.w	r3, [r6, ip]
 800471a:	b933      	cbnz	r3, 800472a <quorem+0x9e>
 800471c:	9b01      	ldr	r3, [sp, #4]
 800471e:	3b04      	subs	r3, #4
 8004720:	429e      	cmp	r6, r3
 8004722:	461a      	mov	r2, r3
 8004724:	d330      	bcc.n	8004788 <quorem+0xfc>
 8004726:	f8c8 4010 	str.w	r4, [r8, #16]
 800472a:	4640      	mov	r0, r8
 800472c:	f001 f8f4 	bl	8005918 <__mcmp>
 8004730:	2800      	cmp	r0, #0
 8004732:	db25      	blt.n	8004780 <quorem+0xf4>
 8004734:	3501      	adds	r5, #1
 8004736:	4630      	mov	r0, r6
 8004738:	f04f 0c00 	mov.w	ip, #0
 800473c:	f857 2b04 	ldr.w	r2, [r7], #4
 8004740:	f8d0 e000 	ldr.w	lr, [r0]
 8004744:	b293      	uxth	r3, r2
 8004746:	ebac 0303 	sub.w	r3, ip, r3
 800474a:	0c12      	lsrs	r2, r2, #16
 800474c:	fa13 f38e 	uxtah	r3, r3, lr
 8004750:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004754:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004758:	b29b      	uxth	r3, r3
 800475a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800475e:	45b9      	cmp	r9, r7
 8004760:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004764:	f840 3b04 	str.w	r3, [r0], #4
 8004768:	d2e8      	bcs.n	800473c <quorem+0xb0>
 800476a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800476e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004772:	b92a      	cbnz	r2, 8004780 <quorem+0xf4>
 8004774:	3b04      	subs	r3, #4
 8004776:	429e      	cmp	r6, r3
 8004778:	461a      	mov	r2, r3
 800477a:	d30b      	bcc.n	8004794 <quorem+0x108>
 800477c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004780:	4628      	mov	r0, r5
 8004782:	b003      	add	sp, #12
 8004784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004788:	6812      	ldr	r2, [r2, #0]
 800478a:	3b04      	subs	r3, #4
 800478c:	2a00      	cmp	r2, #0
 800478e:	d1ca      	bne.n	8004726 <quorem+0x9a>
 8004790:	3c01      	subs	r4, #1
 8004792:	e7c5      	b.n	8004720 <quorem+0x94>
 8004794:	6812      	ldr	r2, [r2, #0]
 8004796:	3b04      	subs	r3, #4
 8004798:	2a00      	cmp	r2, #0
 800479a:	d1ef      	bne.n	800477c <quorem+0xf0>
 800479c:	3c01      	subs	r4, #1
 800479e:	e7ea      	b.n	8004776 <quorem+0xea>
 80047a0:	2000      	movs	r0, #0
 80047a2:	e7ee      	b.n	8004782 <quorem+0xf6>
 80047a4:	0000      	movs	r0, r0
	...

080047a8 <_dtoa_r>:
 80047a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ac:	ec57 6b10 	vmov	r6, r7, d0
 80047b0:	b097      	sub	sp, #92	; 0x5c
 80047b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80047b4:	9106      	str	r1, [sp, #24]
 80047b6:	4604      	mov	r4, r0
 80047b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80047ba:	9312      	str	r3, [sp, #72]	; 0x48
 80047bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80047c0:	e9cd 6700 	strd	r6, r7, [sp]
 80047c4:	b93d      	cbnz	r5, 80047d6 <_dtoa_r+0x2e>
 80047c6:	2010      	movs	r0, #16
 80047c8:	f000 fe7e 	bl	80054c8 <malloc>
 80047cc:	6260      	str	r0, [r4, #36]	; 0x24
 80047ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80047d2:	6005      	str	r5, [r0, #0]
 80047d4:	60c5      	str	r5, [r0, #12]
 80047d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047d8:	6819      	ldr	r1, [r3, #0]
 80047da:	b151      	cbz	r1, 80047f2 <_dtoa_r+0x4a>
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	604a      	str	r2, [r1, #4]
 80047e0:	2301      	movs	r3, #1
 80047e2:	4093      	lsls	r3, r2
 80047e4:	608b      	str	r3, [r1, #8]
 80047e6:	4620      	mov	r0, r4
 80047e8:	f000 feb5 	bl	8005556 <_Bfree>
 80047ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047ee:	2200      	movs	r2, #0
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	1e3b      	subs	r3, r7, #0
 80047f4:	bfbb      	ittet	lt
 80047f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80047fa:	9301      	strlt	r3, [sp, #4]
 80047fc:	2300      	movge	r3, #0
 80047fe:	2201      	movlt	r2, #1
 8004800:	bfac      	ite	ge
 8004802:	f8c8 3000 	strge.w	r3, [r8]
 8004806:	f8c8 2000 	strlt.w	r2, [r8]
 800480a:	4baf      	ldr	r3, [pc, #700]	; (8004ac8 <_dtoa_r+0x320>)
 800480c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004810:	ea33 0308 	bics.w	r3, r3, r8
 8004814:	d114      	bne.n	8004840 <_dtoa_r+0x98>
 8004816:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004818:	f242 730f 	movw	r3, #9999	; 0x270f
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	9b00      	ldr	r3, [sp, #0]
 8004820:	b923      	cbnz	r3, 800482c <_dtoa_r+0x84>
 8004822:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004826:	2800      	cmp	r0, #0
 8004828:	f000 8542 	beq.w	80052b0 <_dtoa_r+0xb08>
 800482c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800482e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004adc <_dtoa_r+0x334>
 8004832:	2b00      	cmp	r3, #0
 8004834:	f000 8544 	beq.w	80052c0 <_dtoa_r+0xb18>
 8004838:	f10b 0303 	add.w	r3, fp, #3
 800483c:	f000 bd3e 	b.w	80052bc <_dtoa_r+0xb14>
 8004840:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004844:	2200      	movs	r2, #0
 8004846:	2300      	movs	r3, #0
 8004848:	4630      	mov	r0, r6
 800484a:	4639      	mov	r1, r7
 800484c:	f7fc f93c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004850:	4681      	mov	r9, r0
 8004852:	b168      	cbz	r0, 8004870 <_dtoa_r+0xc8>
 8004854:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004856:	2301      	movs	r3, #1
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 8524 	beq.w	80052aa <_dtoa_r+0xb02>
 8004862:	4b9a      	ldr	r3, [pc, #616]	; (8004acc <_dtoa_r+0x324>)
 8004864:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004866:	f103 3bff 	add.w	fp, r3, #4294967295
 800486a:	6013      	str	r3, [r2, #0]
 800486c:	f000 bd28 	b.w	80052c0 <_dtoa_r+0xb18>
 8004870:	aa14      	add	r2, sp, #80	; 0x50
 8004872:	a915      	add	r1, sp, #84	; 0x54
 8004874:	ec47 6b10 	vmov	d0, r6, r7
 8004878:	4620      	mov	r0, r4
 800487a:	f001 f8c4 	bl	8005a06 <__d2b>
 800487e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004882:	9004      	str	r0, [sp, #16]
 8004884:	2d00      	cmp	r5, #0
 8004886:	d07c      	beq.n	8004982 <_dtoa_r+0x1da>
 8004888:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800488c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004890:	46b2      	mov	sl, r6
 8004892:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004896:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800489a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800489e:	2200      	movs	r2, #0
 80048a0:	4b8b      	ldr	r3, [pc, #556]	; (8004ad0 <_dtoa_r+0x328>)
 80048a2:	4650      	mov	r0, sl
 80048a4:	4659      	mov	r1, fp
 80048a6:	f7fb fcef 	bl	8000288 <__aeabi_dsub>
 80048aa:	a381      	add	r3, pc, #516	; (adr r3, 8004ab0 <_dtoa_r+0x308>)
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	f7fb fea2 	bl	80005f8 <__aeabi_dmul>
 80048b4:	a380      	add	r3, pc, #512	; (adr r3, 8004ab8 <_dtoa_r+0x310>)
 80048b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ba:	f7fb fce7 	bl	800028c <__adddf3>
 80048be:	4606      	mov	r6, r0
 80048c0:	4628      	mov	r0, r5
 80048c2:	460f      	mov	r7, r1
 80048c4:	f7fb fe2e 	bl	8000524 <__aeabi_i2d>
 80048c8:	a37d      	add	r3, pc, #500	; (adr r3, 8004ac0 <_dtoa_r+0x318>)
 80048ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ce:	f7fb fe93 	bl	80005f8 <__aeabi_dmul>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4630      	mov	r0, r6
 80048d8:	4639      	mov	r1, r7
 80048da:	f7fb fcd7 	bl	800028c <__adddf3>
 80048de:	4606      	mov	r6, r0
 80048e0:	460f      	mov	r7, r1
 80048e2:	f7fc f939 	bl	8000b58 <__aeabi_d2iz>
 80048e6:	2200      	movs	r2, #0
 80048e8:	4682      	mov	sl, r0
 80048ea:	2300      	movs	r3, #0
 80048ec:	4630      	mov	r0, r6
 80048ee:	4639      	mov	r1, r7
 80048f0:	f7fc f8f4 	bl	8000adc <__aeabi_dcmplt>
 80048f4:	b148      	cbz	r0, 800490a <_dtoa_r+0x162>
 80048f6:	4650      	mov	r0, sl
 80048f8:	f7fb fe14 	bl	8000524 <__aeabi_i2d>
 80048fc:	4632      	mov	r2, r6
 80048fe:	463b      	mov	r3, r7
 8004900:	f7fc f8e2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004904:	b908      	cbnz	r0, 800490a <_dtoa_r+0x162>
 8004906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800490a:	f1ba 0f16 	cmp.w	sl, #22
 800490e:	d859      	bhi.n	80049c4 <_dtoa_r+0x21c>
 8004910:	4970      	ldr	r1, [pc, #448]	; (8004ad4 <_dtoa_r+0x32c>)
 8004912:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800491a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800491e:	f7fc f8fb 	bl	8000b18 <__aeabi_dcmpgt>
 8004922:	2800      	cmp	r0, #0
 8004924:	d050      	beq.n	80049c8 <_dtoa_r+0x220>
 8004926:	f10a 3aff 	add.w	sl, sl, #4294967295
 800492a:	2300      	movs	r3, #0
 800492c:	930f      	str	r3, [sp, #60]	; 0x3c
 800492e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004930:	1b5d      	subs	r5, r3, r5
 8004932:	f1b5 0801 	subs.w	r8, r5, #1
 8004936:	bf49      	itett	mi
 8004938:	f1c5 0301 	rsbmi	r3, r5, #1
 800493c:	2300      	movpl	r3, #0
 800493e:	9305      	strmi	r3, [sp, #20]
 8004940:	f04f 0800 	movmi.w	r8, #0
 8004944:	bf58      	it	pl
 8004946:	9305      	strpl	r3, [sp, #20]
 8004948:	f1ba 0f00 	cmp.w	sl, #0
 800494c:	db3e      	blt.n	80049cc <_dtoa_r+0x224>
 800494e:	2300      	movs	r3, #0
 8004950:	44d0      	add	r8, sl
 8004952:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004956:	9307      	str	r3, [sp, #28]
 8004958:	9b06      	ldr	r3, [sp, #24]
 800495a:	2b09      	cmp	r3, #9
 800495c:	f200 8090 	bhi.w	8004a80 <_dtoa_r+0x2d8>
 8004960:	2b05      	cmp	r3, #5
 8004962:	bfc4      	itt	gt
 8004964:	3b04      	subgt	r3, #4
 8004966:	9306      	strgt	r3, [sp, #24]
 8004968:	9b06      	ldr	r3, [sp, #24]
 800496a:	f1a3 0302 	sub.w	r3, r3, #2
 800496e:	bfcc      	ite	gt
 8004970:	2500      	movgt	r5, #0
 8004972:	2501      	movle	r5, #1
 8004974:	2b03      	cmp	r3, #3
 8004976:	f200 808f 	bhi.w	8004a98 <_dtoa_r+0x2f0>
 800497a:	e8df f003 	tbb	[pc, r3]
 800497e:	7f7d      	.short	0x7f7d
 8004980:	7131      	.short	0x7131
 8004982:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004986:	441d      	add	r5, r3
 8004988:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800498c:	2820      	cmp	r0, #32
 800498e:	dd13      	ble.n	80049b8 <_dtoa_r+0x210>
 8004990:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004994:	9b00      	ldr	r3, [sp, #0]
 8004996:	fa08 f800 	lsl.w	r8, r8, r0
 800499a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800499e:	fa23 f000 	lsr.w	r0, r3, r0
 80049a2:	ea48 0000 	orr.w	r0, r8, r0
 80049a6:	f7fb fdad 	bl	8000504 <__aeabi_ui2d>
 80049aa:	2301      	movs	r3, #1
 80049ac:	4682      	mov	sl, r0
 80049ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80049b2:	3d01      	subs	r5, #1
 80049b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80049b6:	e772      	b.n	800489e <_dtoa_r+0xf6>
 80049b8:	9b00      	ldr	r3, [sp, #0]
 80049ba:	f1c0 0020 	rsb	r0, r0, #32
 80049be:	fa03 f000 	lsl.w	r0, r3, r0
 80049c2:	e7f0      	b.n	80049a6 <_dtoa_r+0x1fe>
 80049c4:	2301      	movs	r3, #1
 80049c6:	e7b1      	b.n	800492c <_dtoa_r+0x184>
 80049c8:	900f      	str	r0, [sp, #60]	; 0x3c
 80049ca:	e7b0      	b.n	800492e <_dtoa_r+0x186>
 80049cc:	9b05      	ldr	r3, [sp, #20]
 80049ce:	eba3 030a 	sub.w	r3, r3, sl
 80049d2:	9305      	str	r3, [sp, #20]
 80049d4:	f1ca 0300 	rsb	r3, sl, #0
 80049d8:	9307      	str	r3, [sp, #28]
 80049da:	2300      	movs	r3, #0
 80049dc:	930e      	str	r3, [sp, #56]	; 0x38
 80049de:	e7bb      	b.n	8004958 <_dtoa_r+0x1b0>
 80049e0:	2301      	movs	r3, #1
 80049e2:	930a      	str	r3, [sp, #40]	; 0x28
 80049e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	dd59      	ble.n	8004a9e <_dtoa_r+0x2f6>
 80049ea:	9302      	str	r3, [sp, #8]
 80049ec:	4699      	mov	r9, r3
 80049ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80049f0:	2200      	movs	r2, #0
 80049f2:	6072      	str	r2, [r6, #4]
 80049f4:	2204      	movs	r2, #4
 80049f6:	f102 0014 	add.w	r0, r2, #20
 80049fa:	4298      	cmp	r0, r3
 80049fc:	6871      	ldr	r1, [r6, #4]
 80049fe:	d953      	bls.n	8004aa8 <_dtoa_r+0x300>
 8004a00:	4620      	mov	r0, r4
 8004a02:	f000 fd74 	bl	80054ee <_Balloc>
 8004a06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a08:	6030      	str	r0, [r6, #0]
 8004a0a:	f1b9 0f0e 	cmp.w	r9, #14
 8004a0e:	f8d3 b000 	ldr.w	fp, [r3]
 8004a12:	f200 80e6 	bhi.w	8004be2 <_dtoa_r+0x43a>
 8004a16:	2d00      	cmp	r5, #0
 8004a18:	f000 80e3 	beq.w	8004be2 <_dtoa_r+0x43a>
 8004a1c:	ed9d 7b00 	vldr	d7, [sp]
 8004a20:	f1ba 0f00 	cmp.w	sl, #0
 8004a24:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004a28:	dd74      	ble.n	8004b14 <_dtoa_r+0x36c>
 8004a2a:	4a2a      	ldr	r2, [pc, #168]	; (8004ad4 <_dtoa_r+0x32c>)
 8004a2c:	f00a 030f 	and.w	r3, sl, #15
 8004a30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004a34:	ed93 7b00 	vldr	d7, [r3]
 8004a38:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004a3c:	06f0      	lsls	r0, r6, #27
 8004a3e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004a42:	d565      	bpl.n	8004b10 <_dtoa_r+0x368>
 8004a44:	4b24      	ldr	r3, [pc, #144]	; (8004ad8 <_dtoa_r+0x330>)
 8004a46:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a4a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a4e:	f7fb fefd 	bl	800084c <__aeabi_ddiv>
 8004a52:	e9cd 0100 	strd	r0, r1, [sp]
 8004a56:	f006 060f 	and.w	r6, r6, #15
 8004a5a:	2503      	movs	r5, #3
 8004a5c:	4f1e      	ldr	r7, [pc, #120]	; (8004ad8 <_dtoa_r+0x330>)
 8004a5e:	e04c      	b.n	8004afa <_dtoa_r+0x352>
 8004a60:	2301      	movs	r3, #1
 8004a62:	930a      	str	r3, [sp, #40]	; 0x28
 8004a64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a66:	4453      	add	r3, sl
 8004a68:	f103 0901 	add.w	r9, r3, #1
 8004a6c:	9302      	str	r3, [sp, #8]
 8004a6e:	464b      	mov	r3, r9
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	bfb8      	it	lt
 8004a74:	2301      	movlt	r3, #1
 8004a76:	e7ba      	b.n	80049ee <_dtoa_r+0x246>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	e7b2      	b.n	80049e2 <_dtoa_r+0x23a>
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e7f0      	b.n	8004a62 <_dtoa_r+0x2ba>
 8004a80:	2501      	movs	r5, #1
 8004a82:	2300      	movs	r3, #0
 8004a84:	9306      	str	r3, [sp, #24]
 8004a86:	950a      	str	r5, [sp, #40]	; 0x28
 8004a88:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8c:	9302      	str	r3, [sp, #8]
 8004a8e:	4699      	mov	r9, r3
 8004a90:	2200      	movs	r2, #0
 8004a92:	2312      	movs	r3, #18
 8004a94:	920b      	str	r2, [sp, #44]	; 0x2c
 8004a96:	e7aa      	b.n	80049ee <_dtoa_r+0x246>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	930a      	str	r3, [sp, #40]	; 0x28
 8004a9c:	e7f4      	b.n	8004a88 <_dtoa_r+0x2e0>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	9302      	str	r3, [sp, #8]
 8004aa2:	4699      	mov	r9, r3
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	e7f5      	b.n	8004a94 <_dtoa_r+0x2ec>
 8004aa8:	3101      	adds	r1, #1
 8004aaa:	6071      	str	r1, [r6, #4]
 8004aac:	0052      	lsls	r2, r2, #1
 8004aae:	e7a2      	b.n	80049f6 <_dtoa_r+0x24e>
 8004ab0:	636f4361 	.word	0x636f4361
 8004ab4:	3fd287a7 	.word	0x3fd287a7
 8004ab8:	8b60c8b3 	.word	0x8b60c8b3
 8004abc:	3fc68a28 	.word	0x3fc68a28
 8004ac0:	509f79fb 	.word	0x509f79fb
 8004ac4:	3fd34413 	.word	0x3fd34413
 8004ac8:	7ff00000 	.word	0x7ff00000
 8004acc:	08006465 	.word	0x08006465
 8004ad0:	3ff80000 	.word	0x3ff80000
 8004ad4:	08006520 	.word	0x08006520
 8004ad8:	080064f8 	.word	0x080064f8
 8004adc:	08006491 	.word	0x08006491
 8004ae0:	07f1      	lsls	r1, r6, #31
 8004ae2:	d508      	bpl.n	8004af6 <_dtoa_r+0x34e>
 8004ae4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aec:	f7fb fd84 	bl	80005f8 <__aeabi_dmul>
 8004af0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004af4:	3501      	adds	r5, #1
 8004af6:	1076      	asrs	r6, r6, #1
 8004af8:	3708      	adds	r7, #8
 8004afa:	2e00      	cmp	r6, #0
 8004afc:	d1f0      	bne.n	8004ae0 <_dtoa_r+0x338>
 8004afe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b06:	f7fb fea1 	bl	800084c <__aeabi_ddiv>
 8004b0a:	e9cd 0100 	strd	r0, r1, [sp]
 8004b0e:	e01a      	b.n	8004b46 <_dtoa_r+0x39e>
 8004b10:	2502      	movs	r5, #2
 8004b12:	e7a3      	b.n	8004a5c <_dtoa_r+0x2b4>
 8004b14:	f000 80a0 	beq.w	8004c58 <_dtoa_r+0x4b0>
 8004b18:	f1ca 0600 	rsb	r6, sl, #0
 8004b1c:	4b9f      	ldr	r3, [pc, #636]	; (8004d9c <_dtoa_r+0x5f4>)
 8004b1e:	4fa0      	ldr	r7, [pc, #640]	; (8004da0 <_dtoa_r+0x5f8>)
 8004b20:	f006 020f 	and.w	r2, r6, #15
 8004b24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004b30:	f7fb fd62 	bl	80005f8 <__aeabi_dmul>
 8004b34:	e9cd 0100 	strd	r0, r1, [sp]
 8004b38:	1136      	asrs	r6, r6, #4
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	2502      	movs	r5, #2
 8004b3e:	2e00      	cmp	r6, #0
 8004b40:	d17f      	bne.n	8004c42 <_dtoa_r+0x49a>
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1e1      	bne.n	8004b0a <_dtoa_r+0x362>
 8004b46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f000 8087 	beq.w	8004c5c <_dtoa_r+0x4b4>
 8004b4e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004b52:	2200      	movs	r2, #0
 8004b54:	4b93      	ldr	r3, [pc, #588]	; (8004da4 <_dtoa_r+0x5fc>)
 8004b56:	4630      	mov	r0, r6
 8004b58:	4639      	mov	r1, r7
 8004b5a:	f7fb ffbf 	bl	8000adc <__aeabi_dcmplt>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d07c      	beq.n	8004c5c <_dtoa_r+0x4b4>
 8004b62:	f1b9 0f00 	cmp.w	r9, #0
 8004b66:	d079      	beq.n	8004c5c <_dtoa_r+0x4b4>
 8004b68:	9b02      	ldr	r3, [sp, #8]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	dd35      	ble.n	8004bda <_dtoa_r+0x432>
 8004b6e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004b72:	9308      	str	r3, [sp, #32]
 8004b74:	4639      	mov	r1, r7
 8004b76:	2200      	movs	r2, #0
 8004b78:	4b8b      	ldr	r3, [pc, #556]	; (8004da8 <_dtoa_r+0x600>)
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	f7fb fd3c 	bl	80005f8 <__aeabi_dmul>
 8004b80:	e9cd 0100 	strd	r0, r1, [sp]
 8004b84:	9f02      	ldr	r7, [sp, #8]
 8004b86:	3501      	adds	r5, #1
 8004b88:	4628      	mov	r0, r5
 8004b8a:	f7fb fccb 	bl	8000524 <__aeabi_i2d>
 8004b8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b92:	f7fb fd31 	bl	80005f8 <__aeabi_dmul>
 8004b96:	2200      	movs	r2, #0
 8004b98:	4b84      	ldr	r3, [pc, #528]	; (8004dac <_dtoa_r+0x604>)
 8004b9a:	f7fb fb77 	bl	800028c <__adddf3>
 8004b9e:	4605      	mov	r5, r0
 8004ba0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004ba4:	2f00      	cmp	r7, #0
 8004ba6:	d15d      	bne.n	8004c64 <_dtoa_r+0x4bc>
 8004ba8:	2200      	movs	r2, #0
 8004baa:	4b81      	ldr	r3, [pc, #516]	; (8004db0 <_dtoa_r+0x608>)
 8004bac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bb0:	f7fb fb6a 	bl	8000288 <__aeabi_dsub>
 8004bb4:	462a      	mov	r2, r5
 8004bb6:	4633      	mov	r3, r6
 8004bb8:	e9cd 0100 	strd	r0, r1, [sp]
 8004bbc:	f7fb ffac 	bl	8000b18 <__aeabi_dcmpgt>
 8004bc0:	2800      	cmp	r0, #0
 8004bc2:	f040 8288 	bne.w	80050d6 <_dtoa_r+0x92e>
 8004bc6:	462a      	mov	r2, r5
 8004bc8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004bcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bd0:	f7fb ff84 	bl	8000adc <__aeabi_dcmplt>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	f040 827c 	bne.w	80050d2 <_dtoa_r+0x92a>
 8004bda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004bde:	e9cd 2300 	strd	r2, r3, [sp]
 8004be2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f2c0 8150 	blt.w	8004e8a <_dtoa_r+0x6e2>
 8004bea:	f1ba 0f0e 	cmp.w	sl, #14
 8004bee:	f300 814c 	bgt.w	8004e8a <_dtoa_r+0x6e2>
 8004bf2:	4b6a      	ldr	r3, [pc, #424]	; (8004d9c <_dtoa_r+0x5f4>)
 8004bf4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004bf8:	ed93 7b00 	vldr	d7, [r3]
 8004bfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004c04:	f280 80d8 	bge.w	8004db8 <_dtoa_r+0x610>
 8004c08:	f1b9 0f00 	cmp.w	r9, #0
 8004c0c:	f300 80d4 	bgt.w	8004db8 <_dtoa_r+0x610>
 8004c10:	f040 825e 	bne.w	80050d0 <_dtoa_r+0x928>
 8004c14:	2200      	movs	r2, #0
 8004c16:	4b66      	ldr	r3, [pc, #408]	; (8004db0 <_dtoa_r+0x608>)
 8004c18:	ec51 0b17 	vmov	r0, r1, d7
 8004c1c:	f7fb fcec 	bl	80005f8 <__aeabi_dmul>
 8004c20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c24:	f7fb ff6e 	bl	8000b04 <__aeabi_dcmpge>
 8004c28:	464f      	mov	r7, r9
 8004c2a:	464e      	mov	r6, r9
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	f040 8234 	bne.w	800509a <_dtoa_r+0x8f2>
 8004c32:	2331      	movs	r3, #49	; 0x31
 8004c34:	f10b 0501 	add.w	r5, fp, #1
 8004c38:	f88b 3000 	strb.w	r3, [fp]
 8004c3c:	f10a 0a01 	add.w	sl, sl, #1
 8004c40:	e22f      	b.n	80050a2 <_dtoa_r+0x8fa>
 8004c42:	07f2      	lsls	r2, r6, #31
 8004c44:	d505      	bpl.n	8004c52 <_dtoa_r+0x4aa>
 8004c46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c4a:	f7fb fcd5 	bl	80005f8 <__aeabi_dmul>
 8004c4e:	3501      	adds	r5, #1
 8004c50:	2301      	movs	r3, #1
 8004c52:	1076      	asrs	r6, r6, #1
 8004c54:	3708      	adds	r7, #8
 8004c56:	e772      	b.n	8004b3e <_dtoa_r+0x396>
 8004c58:	2502      	movs	r5, #2
 8004c5a:	e774      	b.n	8004b46 <_dtoa_r+0x39e>
 8004c5c:	f8cd a020 	str.w	sl, [sp, #32]
 8004c60:	464f      	mov	r7, r9
 8004c62:	e791      	b.n	8004b88 <_dtoa_r+0x3e0>
 8004c64:	4b4d      	ldr	r3, [pc, #308]	; (8004d9c <_dtoa_r+0x5f4>)
 8004c66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004c6a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d047      	beq.n	8004d04 <_dtoa_r+0x55c>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	2000      	movs	r0, #0
 8004c7a:	494e      	ldr	r1, [pc, #312]	; (8004db4 <_dtoa_r+0x60c>)
 8004c7c:	f7fb fde6 	bl	800084c <__aeabi_ddiv>
 8004c80:	462a      	mov	r2, r5
 8004c82:	4633      	mov	r3, r6
 8004c84:	f7fb fb00 	bl	8000288 <__aeabi_dsub>
 8004c88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004c8c:	465d      	mov	r5, fp
 8004c8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c92:	f7fb ff61 	bl	8000b58 <__aeabi_d2iz>
 8004c96:	4606      	mov	r6, r0
 8004c98:	f7fb fc44 	bl	8000524 <__aeabi_i2d>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ca4:	f7fb faf0 	bl	8000288 <__aeabi_dsub>
 8004ca8:	3630      	adds	r6, #48	; 0x30
 8004caa:	f805 6b01 	strb.w	r6, [r5], #1
 8004cae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004cb2:	e9cd 0100 	strd	r0, r1, [sp]
 8004cb6:	f7fb ff11 	bl	8000adc <__aeabi_dcmplt>
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	d163      	bne.n	8004d86 <_dtoa_r+0x5de>
 8004cbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cc2:	2000      	movs	r0, #0
 8004cc4:	4937      	ldr	r1, [pc, #220]	; (8004da4 <_dtoa_r+0x5fc>)
 8004cc6:	f7fb fadf 	bl	8000288 <__aeabi_dsub>
 8004cca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004cce:	f7fb ff05 	bl	8000adc <__aeabi_dcmplt>
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	f040 80b7 	bne.w	8004e46 <_dtoa_r+0x69e>
 8004cd8:	eba5 030b 	sub.w	r3, r5, fp
 8004cdc:	429f      	cmp	r7, r3
 8004cde:	f77f af7c 	ble.w	8004bda <_dtoa_r+0x432>
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	4b30      	ldr	r3, [pc, #192]	; (8004da8 <_dtoa_r+0x600>)
 8004ce6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cea:	f7fb fc85 	bl	80005f8 <__aeabi_dmul>
 8004cee:	2200      	movs	r2, #0
 8004cf0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004cf4:	4b2c      	ldr	r3, [pc, #176]	; (8004da8 <_dtoa_r+0x600>)
 8004cf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cfa:	f7fb fc7d 	bl	80005f8 <__aeabi_dmul>
 8004cfe:	e9cd 0100 	strd	r0, r1, [sp]
 8004d02:	e7c4      	b.n	8004c8e <_dtoa_r+0x4e6>
 8004d04:	462a      	mov	r2, r5
 8004d06:	4633      	mov	r3, r6
 8004d08:	f7fb fc76 	bl	80005f8 <__aeabi_dmul>
 8004d0c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004d10:	eb0b 0507 	add.w	r5, fp, r7
 8004d14:	465e      	mov	r6, fp
 8004d16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d1a:	f7fb ff1d 	bl	8000b58 <__aeabi_d2iz>
 8004d1e:	4607      	mov	r7, r0
 8004d20:	f7fb fc00 	bl	8000524 <__aeabi_i2d>
 8004d24:	3730      	adds	r7, #48	; 0x30
 8004d26:	4602      	mov	r2, r0
 8004d28:	460b      	mov	r3, r1
 8004d2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d2e:	f7fb faab 	bl	8000288 <__aeabi_dsub>
 8004d32:	f806 7b01 	strb.w	r7, [r6], #1
 8004d36:	42ae      	cmp	r6, r5
 8004d38:	e9cd 0100 	strd	r0, r1, [sp]
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	d126      	bne.n	8004d90 <_dtoa_r+0x5e8>
 8004d42:	4b1c      	ldr	r3, [pc, #112]	; (8004db4 <_dtoa_r+0x60c>)
 8004d44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d48:	f7fb faa0 	bl	800028c <__adddf3>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d54:	f7fb fee0 	bl	8000b18 <__aeabi_dcmpgt>
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	d174      	bne.n	8004e46 <_dtoa_r+0x69e>
 8004d5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004d60:	2000      	movs	r0, #0
 8004d62:	4914      	ldr	r1, [pc, #80]	; (8004db4 <_dtoa_r+0x60c>)
 8004d64:	f7fb fa90 	bl	8000288 <__aeabi_dsub>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d70:	f7fb feb4 	bl	8000adc <__aeabi_dcmplt>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	f43f af30 	beq.w	8004bda <_dtoa_r+0x432>
 8004d7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004d7e:	2b30      	cmp	r3, #48	; 0x30
 8004d80:	f105 32ff 	add.w	r2, r5, #4294967295
 8004d84:	d002      	beq.n	8004d8c <_dtoa_r+0x5e4>
 8004d86:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004d8a:	e04a      	b.n	8004e22 <_dtoa_r+0x67a>
 8004d8c:	4615      	mov	r5, r2
 8004d8e:	e7f4      	b.n	8004d7a <_dtoa_r+0x5d2>
 8004d90:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <_dtoa_r+0x600>)
 8004d92:	f7fb fc31 	bl	80005f8 <__aeabi_dmul>
 8004d96:	e9cd 0100 	strd	r0, r1, [sp]
 8004d9a:	e7bc      	b.n	8004d16 <_dtoa_r+0x56e>
 8004d9c:	08006520 	.word	0x08006520
 8004da0:	080064f8 	.word	0x080064f8
 8004da4:	3ff00000 	.word	0x3ff00000
 8004da8:	40240000 	.word	0x40240000
 8004dac:	401c0000 	.word	0x401c0000
 8004db0:	40140000 	.word	0x40140000
 8004db4:	3fe00000 	.word	0x3fe00000
 8004db8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004dbc:	465d      	mov	r5, fp
 8004dbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	4639      	mov	r1, r7
 8004dc6:	f7fb fd41 	bl	800084c <__aeabi_ddiv>
 8004dca:	f7fb fec5 	bl	8000b58 <__aeabi_d2iz>
 8004dce:	4680      	mov	r8, r0
 8004dd0:	f7fb fba8 	bl	8000524 <__aeabi_i2d>
 8004dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004dd8:	f7fb fc0e 	bl	80005f8 <__aeabi_dmul>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	460b      	mov	r3, r1
 8004de0:	4630      	mov	r0, r6
 8004de2:	4639      	mov	r1, r7
 8004de4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004de8:	f7fb fa4e 	bl	8000288 <__aeabi_dsub>
 8004dec:	f805 6b01 	strb.w	r6, [r5], #1
 8004df0:	eba5 060b 	sub.w	r6, r5, fp
 8004df4:	45b1      	cmp	r9, r6
 8004df6:	4602      	mov	r2, r0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	d139      	bne.n	8004e70 <_dtoa_r+0x6c8>
 8004dfc:	f7fb fa46 	bl	800028c <__adddf3>
 8004e00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e04:	4606      	mov	r6, r0
 8004e06:	460f      	mov	r7, r1
 8004e08:	f7fb fe86 	bl	8000b18 <__aeabi_dcmpgt>
 8004e0c:	b9c8      	cbnz	r0, 8004e42 <_dtoa_r+0x69a>
 8004e0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e12:	4630      	mov	r0, r6
 8004e14:	4639      	mov	r1, r7
 8004e16:	f7fb fe57 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e1a:	b110      	cbz	r0, 8004e22 <_dtoa_r+0x67a>
 8004e1c:	f018 0f01 	tst.w	r8, #1
 8004e20:	d10f      	bne.n	8004e42 <_dtoa_r+0x69a>
 8004e22:	9904      	ldr	r1, [sp, #16]
 8004e24:	4620      	mov	r0, r4
 8004e26:	f000 fb96 	bl	8005556 <_Bfree>
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004e2e:	702b      	strb	r3, [r5, #0]
 8004e30:	f10a 0301 	add.w	r3, sl, #1
 8004e34:	6013      	str	r3, [r2, #0]
 8004e36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 8241 	beq.w	80052c0 <_dtoa_r+0xb18>
 8004e3e:	601d      	str	r5, [r3, #0]
 8004e40:	e23e      	b.n	80052c0 <_dtoa_r+0xb18>
 8004e42:	f8cd a020 	str.w	sl, [sp, #32]
 8004e46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004e4a:	2a39      	cmp	r2, #57	; 0x39
 8004e4c:	f105 33ff 	add.w	r3, r5, #4294967295
 8004e50:	d108      	bne.n	8004e64 <_dtoa_r+0x6bc>
 8004e52:	459b      	cmp	fp, r3
 8004e54:	d10a      	bne.n	8004e6c <_dtoa_r+0x6c4>
 8004e56:	9b08      	ldr	r3, [sp, #32]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	9308      	str	r3, [sp, #32]
 8004e5c:	2330      	movs	r3, #48	; 0x30
 8004e5e:	f88b 3000 	strb.w	r3, [fp]
 8004e62:	465b      	mov	r3, fp
 8004e64:	781a      	ldrb	r2, [r3, #0]
 8004e66:	3201      	adds	r2, #1
 8004e68:	701a      	strb	r2, [r3, #0]
 8004e6a:	e78c      	b.n	8004d86 <_dtoa_r+0x5de>
 8004e6c:	461d      	mov	r5, r3
 8004e6e:	e7ea      	b.n	8004e46 <_dtoa_r+0x69e>
 8004e70:	2200      	movs	r2, #0
 8004e72:	4b9b      	ldr	r3, [pc, #620]	; (80050e0 <_dtoa_r+0x938>)
 8004e74:	f7fb fbc0 	bl	80005f8 <__aeabi_dmul>
 8004e78:	2200      	movs	r2, #0
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	460f      	mov	r7, r1
 8004e80:	f7fb fe22 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	d09a      	beq.n	8004dbe <_dtoa_r+0x616>
 8004e88:	e7cb      	b.n	8004e22 <_dtoa_r+0x67a>
 8004e8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e8c:	2a00      	cmp	r2, #0
 8004e8e:	f000 808b 	beq.w	8004fa8 <_dtoa_r+0x800>
 8004e92:	9a06      	ldr	r2, [sp, #24]
 8004e94:	2a01      	cmp	r2, #1
 8004e96:	dc6e      	bgt.n	8004f76 <_dtoa_r+0x7ce>
 8004e98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004e9a:	2a00      	cmp	r2, #0
 8004e9c:	d067      	beq.n	8004f6e <_dtoa_r+0x7c6>
 8004e9e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004ea2:	9f07      	ldr	r7, [sp, #28]
 8004ea4:	9d05      	ldr	r5, [sp, #20]
 8004ea6:	9a05      	ldr	r2, [sp, #20]
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	441a      	add	r2, r3
 8004eac:	4620      	mov	r0, r4
 8004eae:	9205      	str	r2, [sp, #20]
 8004eb0:	4498      	add	r8, r3
 8004eb2:	f000 fbf0 	bl	8005696 <__i2b>
 8004eb6:	4606      	mov	r6, r0
 8004eb8:	2d00      	cmp	r5, #0
 8004eba:	dd0c      	ble.n	8004ed6 <_dtoa_r+0x72e>
 8004ebc:	f1b8 0f00 	cmp.w	r8, #0
 8004ec0:	dd09      	ble.n	8004ed6 <_dtoa_r+0x72e>
 8004ec2:	4545      	cmp	r5, r8
 8004ec4:	9a05      	ldr	r2, [sp, #20]
 8004ec6:	462b      	mov	r3, r5
 8004ec8:	bfa8      	it	ge
 8004eca:	4643      	movge	r3, r8
 8004ecc:	1ad2      	subs	r2, r2, r3
 8004ece:	9205      	str	r2, [sp, #20]
 8004ed0:	1aed      	subs	r5, r5, r3
 8004ed2:	eba8 0803 	sub.w	r8, r8, r3
 8004ed6:	9b07      	ldr	r3, [sp, #28]
 8004ed8:	b1eb      	cbz	r3, 8004f16 <_dtoa_r+0x76e>
 8004eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d067      	beq.n	8004fb0 <_dtoa_r+0x808>
 8004ee0:	b18f      	cbz	r7, 8004f06 <_dtoa_r+0x75e>
 8004ee2:	4631      	mov	r1, r6
 8004ee4:	463a      	mov	r2, r7
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	f000 fc74 	bl	80057d4 <__pow5mult>
 8004eec:	9a04      	ldr	r2, [sp, #16]
 8004eee:	4601      	mov	r1, r0
 8004ef0:	4606      	mov	r6, r0
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	f000 fbd8 	bl	80056a8 <__multiply>
 8004ef8:	9904      	ldr	r1, [sp, #16]
 8004efa:	9008      	str	r0, [sp, #32]
 8004efc:	4620      	mov	r0, r4
 8004efe:	f000 fb2a 	bl	8005556 <_Bfree>
 8004f02:	9b08      	ldr	r3, [sp, #32]
 8004f04:	9304      	str	r3, [sp, #16]
 8004f06:	9b07      	ldr	r3, [sp, #28]
 8004f08:	1bda      	subs	r2, r3, r7
 8004f0a:	d004      	beq.n	8004f16 <_dtoa_r+0x76e>
 8004f0c:	9904      	ldr	r1, [sp, #16]
 8004f0e:	4620      	mov	r0, r4
 8004f10:	f000 fc60 	bl	80057d4 <__pow5mult>
 8004f14:	9004      	str	r0, [sp, #16]
 8004f16:	2101      	movs	r1, #1
 8004f18:	4620      	mov	r0, r4
 8004f1a:	f000 fbbc 	bl	8005696 <__i2b>
 8004f1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f20:	4607      	mov	r7, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 81d0 	beq.w	80052c8 <_dtoa_r+0xb20>
 8004f28:	461a      	mov	r2, r3
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	4620      	mov	r0, r4
 8004f2e:	f000 fc51 	bl	80057d4 <__pow5mult>
 8004f32:	9b06      	ldr	r3, [sp, #24]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	4607      	mov	r7, r0
 8004f38:	dc40      	bgt.n	8004fbc <_dtoa_r+0x814>
 8004f3a:	9b00      	ldr	r3, [sp, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d139      	bne.n	8004fb4 <_dtoa_r+0x80c>
 8004f40:	9b01      	ldr	r3, [sp, #4]
 8004f42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d136      	bne.n	8004fb8 <_dtoa_r+0x810>
 8004f4a:	9b01      	ldr	r3, [sp, #4]
 8004f4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f50:	0d1b      	lsrs	r3, r3, #20
 8004f52:	051b      	lsls	r3, r3, #20
 8004f54:	b12b      	cbz	r3, 8004f62 <_dtoa_r+0x7ba>
 8004f56:	9b05      	ldr	r3, [sp, #20]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	9305      	str	r3, [sp, #20]
 8004f5c:	f108 0801 	add.w	r8, r8, #1
 8004f60:	2301      	movs	r3, #1
 8004f62:	9307      	str	r3, [sp, #28]
 8004f64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d12a      	bne.n	8004fc0 <_dtoa_r+0x818>
 8004f6a:	2001      	movs	r0, #1
 8004f6c:	e030      	b.n	8004fd0 <_dtoa_r+0x828>
 8004f6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f70:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f74:	e795      	b.n	8004ea2 <_dtoa_r+0x6fa>
 8004f76:	9b07      	ldr	r3, [sp, #28]
 8004f78:	f109 37ff 	add.w	r7, r9, #4294967295
 8004f7c:	42bb      	cmp	r3, r7
 8004f7e:	bfbf      	itttt	lt
 8004f80:	9b07      	ldrlt	r3, [sp, #28]
 8004f82:	9707      	strlt	r7, [sp, #28]
 8004f84:	1afa      	sublt	r2, r7, r3
 8004f86:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004f88:	bfbb      	ittet	lt
 8004f8a:	189b      	addlt	r3, r3, r2
 8004f8c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f8e:	1bdf      	subge	r7, r3, r7
 8004f90:	2700      	movlt	r7, #0
 8004f92:	f1b9 0f00 	cmp.w	r9, #0
 8004f96:	bfb5      	itete	lt
 8004f98:	9b05      	ldrlt	r3, [sp, #20]
 8004f9a:	9d05      	ldrge	r5, [sp, #20]
 8004f9c:	eba3 0509 	sublt.w	r5, r3, r9
 8004fa0:	464b      	movge	r3, r9
 8004fa2:	bfb8      	it	lt
 8004fa4:	2300      	movlt	r3, #0
 8004fa6:	e77e      	b.n	8004ea6 <_dtoa_r+0x6fe>
 8004fa8:	9f07      	ldr	r7, [sp, #28]
 8004faa:	9d05      	ldr	r5, [sp, #20]
 8004fac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004fae:	e783      	b.n	8004eb8 <_dtoa_r+0x710>
 8004fb0:	9a07      	ldr	r2, [sp, #28]
 8004fb2:	e7ab      	b.n	8004f0c <_dtoa_r+0x764>
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	e7d4      	b.n	8004f62 <_dtoa_r+0x7ba>
 8004fb8:	9b00      	ldr	r3, [sp, #0]
 8004fba:	e7d2      	b.n	8004f62 <_dtoa_r+0x7ba>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	9307      	str	r3, [sp, #28]
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8004fc6:	6918      	ldr	r0, [r3, #16]
 8004fc8:	f000 fb17 	bl	80055fa <__hi0bits>
 8004fcc:	f1c0 0020 	rsb	r0, r0, #32
 8004fd0:	4440      	add	r0, r8
 8004fd2:	f010 001f 	ands.w	r0, r0, #31
 8004fd6:	d047      	beq.n	8005068 <_dtoa_r+0x8c0>
 8004fd8:	f1c0 0320 	rsb	r3, r0, #32
 8004fdc:	2b04      	cmp	r3, #4
 8004fde:	dd3b      	ble.n	8005058 <_dtoa_r+0x8b0>
 8004fe0:	9b05      	ldr	r3, [sp, #20]
 8004fe2:	f1c0 001c 	rsb	r0, r0, #28
 8004fe6:	4403      	add	r3, r0
 8004fe8:	9305      	str	r3, [sp, #20]
 8004fea:	4405      	add	r5, r0
 8004fec:	4480      	add	r8, r0
 8004fee:	9b05      	ldr	r3, [sp, #20]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	dd05      	ble.n	8005000 <_dtoa_r+0x858>
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	9904      	ldr	r1, [sp, #16]
 8004ff8:	4620      	mov	r0, r4
 8004ffa:	f000 fc39 	bl	8005870 <__lshift>
 8004ffe:	9004      	str	r0, [sp, #16]
 8005000:	f1b8 0f00 	cmp.w	r8, #0
 8005004:	dd05      	ble.n	8005012 <_dtoa_r+0x86a>
 8005006:	4639      	mov	r1, r7
 8005008:	4642      	mov	r2, r8
 800500a:	4620      	mov	r0, r4
 800500c:	f000 fc30 	bl	8005870 <__lshift>
 8005010:	4607      	mov	r7, r0
 8005012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005014:	b353      	cbz	r3, 800506c <_dtoa_r+0x8c4>
 8005016:	4639      	mov	r1, r7
 8005018:	9804      	ldr	r0, [sp, #16]
 800501a:	f000 fc7d 	bl	8005918 <__mcmp>
 800501e:	2800      	cmp	r0, #0
 8005020:	da24      	bge.n	800506c <_dtoa_r+0x8c4>
 8005022:	2300      	movs	r3, #0
 8005024:	220a      	movs	r2, #10
 8005026:	9904      	ldr	r1, [sp, #16]
 8005028:	4620      	mov	r0, r4
 800502a:	f000 faab 	bl	8005584 <__multadd>
 800502e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005030:	9004      	str	r0, [sp, #16]
 8005032:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 814d 	beq.w	80052d6 <_dtoa_r+0xb2e>
 800503c:	2300      	movs	r3, #0
 800503e:	4631      	mov	r1, r6
 8005040:	220a      	movs	r2, #10
 8005042:	4620      	mov	r0, r4
 8005044:	f000 fa9e 	bl	8005584 <__multadd>
 8005048:	9b02      	ldr	r3, [sp, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	4606      	mov	r6, r0
 800504e:	dc4f      	bgt.n	80050f0 <_dtoa_r+0x948>
 8005050:	9b06      	ldr	r3, [sp, #24]
 8005052:	2b02      	cmp	r3, #2
 8005054:	dd4c      	ble.n	80050f0 <_dtoa_r+0x948>
 8005056:	e011      	b.n	800507c <_dtoa_r+0x8d4>
 8005058:	d0c9      	beq.n	8004fee <_dtoa_r+0x846>
 800505a:	9a05      	ldr	r2, [sp, #20]
 800505c:	331c      	adds	r3, #28
 800505e:	441a      	add	r2, r3
 8005060:	9205      	str	r2, [sp, #20]
 8005062:	441d      	add	r5, r3
 8005064:	4498      	add	r8, r3
 8005066:	e7c2      	b.n	8004fee <_dtoa_r+0x846>
 8005068:	4603      	mov	r3, r0
 800506a:	e7f6      	b.n	800505a <_dtoa_r+0x8b2>
 800506c:	f1b9 0f00 	cmp.w	r9, #0
 8005070:	dc38      	bgt.n	80050e4 <_dtoa_r+0x93c>
 8005072:	9b06      	ldr	r3, [sp, #24]
 8005074:	2b02      	cmp	r3, #2
 8005076:	dd35      	ble.n	80050e4 <_dtoa_r+0x93c>
 8005078:	f8cd 9008 	str.w	r9, [sp, #8]
 800507c:	9b02      	ldr	r3, [sp, #8]
 800507e:	b963      	cbnz	r3, 800509a <_dtoa_r+0x8f2>
 8005080:	4639      	mov	r1, r7
 8005082:	2205      	movs	r2, #5
 8005084:	4620      	mov	r0, r4
 8005086:	f000 fa7d 	bl	8005584 <__multadd>
 800508a:	4601      	mov	r1, r0
 800508c:	4607      	mov	r7, r0
 800508e:	9804      	ldr	r0, [sp, #16]
 8005090:	f000 fc42 	bl	8005918 <__mcmp>
 8005094:	2800      	cmp	r0, #0
 8005096:	f73f adcc 	bgt.w	8004c32 <_dtoa_r+0x48a>
 800509a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800509c:	465d      	mov	r5, fp
 800509e:	ea6f 0a03 	mvn.w	sl, r3
 80050a2:	f04f 0900 	mov.w	r9, #0
 80050a6:	4639      	mov	r1, r7
 80050a8:	4620      	mov	r0, r4
 80050aa:	f000 fa54 	bl	8005556 <_Bfree>
 80050ae:	2e00      	cmp	r6, #0
 80050b0:	f43f aeb7 	beq.w	8004e22 <_dtoa_r+0x67a>
 80050b4:	f1b9 0f00 	cmp.w	r9, #0
 80050b8:	d005      	beq.n	80050c6 <_dtoa_r+0x91e>
 80050ba:	45b1      	cmp	r9, r6
 80050bc:	d003      	beq.n	80050c6 <_dtoa_r+0x91e>
 80050be:	4649      	mov	r1, r9
 80050c0:	4620      	mov	r0, r4
 80050c2:	f000 fa48 	bl	8005556 <_Bfree>
 80050c6:	4631      	mov	r1, r6
 80050c8:	4620      	mov	r0, r4
 80050ca:	f000 fa44 	bl	8005556 <_Bfree>
 80050ce:	e6a8      	b.n	8004e22 <_dtoa_r+0x67a>
 80050d0:	2700      	movs	r7, #0
 80050d2:	463e      	mov	r6, r7
 80050d4:	e7e1      	b.n	800509a <_dtoa_r+0x8f2>
 80050d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80050da:	463e      	mov	r6, r7
 80050dc:	e5a9      	b.n	8004c32 <_dtoa_r+0x48a>
 80050de:	bf00      	nop
 80050e0:	40240000 	.word	0x40240000
 80050e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050e6:	f8cd 9008 	str.w	r9, [sp, #8]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 80fa 	beq.w	80052e4 <_dtoa_r+0xb3c>
 80050f0:	2d00      	cmp	r5, #0
 80050f2:	dd05      	ble.n	8005100 <_dtoa_r+0x958>
 80050f4:	4631      	mov	r1, r6
 80050f6:	462a      	mov	r2, r5
 80050f8:	4620      	mov	r0, r4
 80050fa:	f000 fbb9 	bl	8005870 <__lshift>
 80050fe:	4606      	mov	r6, r0
 8005100:	9b07      	ldr	r3, [sp, #28]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d04c      	beq.n	80051a0 <_dtoa_r+0x9f8>
 8005106:	6871      	ldr	r1, [r6, #4]
 8005108:	4620      	mov	r0, r4
 800510a:	f000 f9f0 	bl	80054ee <_Balloc>
 800510e:	6932      	ldr	r2, [r6, #16]
 8005110:	3202      	adds	r2, #2
 8005112:	4605      	mov	r5, r0
 8005114:	0092      	lsls	r2, r2, #2
 8005116:	f106 010c 	add.w	r1, r6, #12
 800511a:	300c      	adds	r0, #12
 800511c:	f000 f9dc 	bl	80054d8 <memcpy>
 8005120:	2201      	movs	r2, #1
 8005122:	4629      	mov	r1, r5
 8005124:	4620      	mov	r0, r4
 8005126:	f000 fba3 	bl	8005870 <__lshift>
 800512a:	9b00      	ldr	r3, [sp, #0]
 800512c:	f8cd b014 	str.w	fp, [sp, #20]
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	46b1      	mov	r9, r6
 8005136:	9307      	str	r3, [sp, #28]
 8005138:	4606      	mov	r6, r0
 800513a:	4639      	mov	r1, r7
 800513c:	9804      	ldr	r0, [sp, #16]
 800513e:	f7ff faa5 	bl	800468c <quorem>
 8005142:	4649      	mov	r1, r9
 8005144:	4605      	mov	r5, r0
 8005146:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800514a:	9804      	ldr	r0, [sp, #16]
 800514c:	f000 fbe4 	bl	8005918 <__mcmp>
 8005150:	4632      	mov	r2, r6
 8005152:	9000      	str	r0, [sp, #0]
 8005154:	4639      	mov	r1, r7
 8005156:	4620      	mov	r0, r4
 8005158:	f000 fbf8 	bl	800594c <__mdiff>
 800515c:	68c3      	ldr	r3, [r0, #12]
 800515e:	4602      	mov	r2, r0
 8005160:	bb03      	cbnz	r3, 80051a4 <_dtoa_r+0x9fc>
 8005162:	4601      	mov	r1, r0
 8005164:	9008      	str	r0, [sp, #32]
 8005166:	9804      	ldr	r0, [sp, #16]
 8005168:	f000 fbd6 	bl	8005918 <__mcmp>
 800516c:	9a08      	ldr	r2, [sp, #32]
 800516e:	4603      	mov	r3, r0
 8005170:	4611      	mov	r1, r2
 8005172:	4620      	mov	r0, r4
 8005174:	9308      	str	r3, [sp, #32]
 8005176:	f000 f9ee 	bl	8005556 <_Bfree>
 800517a:	9b08      	ldr	r3, [sp, #32]
 800517c:	b9a3      	cbnz	r3, 80051a8 <_dtoa_r+0xa00>
 800517e:	9a06      	ldr	r2, [sp, #24]
 8005180:	b992      	cbnz	r2, 80051a8 <_dtoa_r+0xa00>
 8005182:	9a07      	ldr	r2, [sp, #28]
 8005184:	b982      	cbnz	r2, 80051a8 <_dtoa_r+0xa00>
 8005186:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800518a:	d029      	beq.n	80051e0 <_dtoa_r+0xa38>
 800518c:	9b00      	ldr	r3, [sp, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	dd01      	ble.n	8005196 <_dtoa_r+0x9ee>
 8005192:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005196:	9b05      	ldr	r3, [sp, #20]
 8005198:	1c5d      	adds	r5, r3, #1
 800519a:	f883 8000 	strb.w	r8, [r3]
 800519e:	e782      	b.n	80050a6 <_dtoa_r+0x8fe>
 80051a0:	4630      	mov	r0, r6
 80051a2:	e7c2      	b.n	800512a <_dtoa_r+0x982>
 80051a4:	2301      	movs	r3, #1
 80051a6:	e7e3      	b.n	8005170 <_dtoa_r+0x9c8>
 80051a8:	9a00      	ldr	r2, [sp, #0]
 80051aa:	2a00      	cmp	r2, #0
 80051ac:	db04      	blt.n	80051b8 <_dtoa_r+0xa10>
 80051ae:	d125      	bne.n	80051fc <_dtoa_r+0xa54>
 80051b0:	9a06      	ldr	r2, [sp, #24]
 80051b2:	bb1a      	cbnz	r2, 80051fc <_dtoa_r+0xa54>
 80051b4:	9a07      	ldr	r2, [sp, #28]
 80051b6:	bb0a      	cbnz	r2, 80051fc <_dtoa_r+0xa54>
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	ddec      	ble.n	8005196 <_dtoa_r+0x9ee>
 80051bc:	2201      	movs	r2, #1
 80051be:	9904      	ldr	r1, [sp, #16]
 80051c0:	4620      	mov	r0, r4
 80051c2:	f000 fb55 	bl	8005870 <__lshift>
 80051c6:	4639      	mov	r1, r7
 80051c8:	9004      	str	r0, [sp, #16]
 80051ca:	f000 fba5 	bl	8005918 <__mcmp>
 80051ce:	2800      	cmp	r0, #0
 80051d0:	dc03      	bgt.n	80051da <_dtoa_r+0xa32>
 80051d2:	d1e0      	bne.n	8005196 <_dtoa_r+0x9ee>
 80051d4:	f018 0f01 	tst.w	r8, #1
 80051d8:	d0dd      	beq.n	8005196 <_dtoa_r+0x9ee>
 80051da:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80051de:	d1d8      	bne.n	8005192 <_dtoa_r+0x9ea>
 80051e0:	9b05      	ldr	r3, [sp, #20]
 80051e2:	9a05      	ldr	r2, [sp, #20]
 80051e4:	1c5d      	adds	r5, r3, #1
 80051e6:	2339      	movs	r3, #57	; 0x39
 80051e8:	7013      	strb	r3, [r2, #0]
 80051ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80051ee:	2b39      	cmp	r3, #57	; 0x39
 80051f0:	f105 32ff 	add.w	r2, r5, #4294967295
 80051f4:	d04f      	beq.n	8005296 <_dtoa_r+0xaee>
 80051f6:	3301      	adds	r3, #1
 80051f8:	7013      	strb	r3, [r2, #0]
 80051fa:	e754      	b.n	80050a6 <_dtoa_r+0x8fe>
 80051fc:	9a05      	ldr	r2, [sp, #20]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f102 0501 	add.w	r5, r2, #1
 8005204:	dd06      	ble.n	8005214 <_dtoa_r+0xa6c>
 8005206:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800520a:	d0e9      	beq.n	80051e0 <_dtoa_r+0xa38>
 800520c:	f108 0801 	add.w	r8, r8, #1
 8005210:	9b05      	ldr	r3, [sp, #20]
 8005212:	e7c2      	b.n	800519a <_dtoa_r+0x9f2>
 8005214:	9a02      	ldr	r2, [sp, #8]
 8005216:	f805 8c01 	strb.w	r8, [r5, #-1]
 800521a:	eba5 030b 	sub.w	r3, r5, fp
 800521e:	4293      	cmp	r3, r2
 8005220:	d021      	beq.n	8005266 <_dtoa_r+0xabe>
 8005222:	2300      	movs	r3, #0
 8005224:	220a      	movs	r2, #10
 8005226:	9904      	ldr	r1, [sp, #16]
 8005228:	4620      	mov	r0, r4
 800522a:	f000 f9ab 	bl	8005584 <__multadd>
 800522e:	45b1      	cmp	r9, r6
 8005230:	9004      	str	r0, [sp, #16]
 8005232:	f04f 0300 	mov.w	r3, #0
 8005236:	f04f 020a 	mov.w	r2, #10
 800523a:	4649      	mov	r1, r9
 800523c:	4620      	mov	r0, r4
 800523e:	d105      	bne.n	800524c <_dtoa_r+0xaa4>
 8005240:	f000 f9a0 	bl	8005584 <__multadd>
 8005244:	4681      	mov	r9, r0
 8005246:	4606      	mov	r6, r0
 8005248:	9505      	str	r5, [sp, #20]
 800524a:	e776      	b.n	800513a <_dtoa_r+0x992>
 800524c:	f000 f99a 	bl	8005584 <__multadd>
 8005250:	4631      	mov	r1, r6
 8005252:	4681      	mov	r9, r0
 8005254:	2300      	movs	r3, #0
 8005256:	220a      	movs	r2, #10
 8005258:	4620      	mov	r0, r4
 800525a:	f000 f993 	bl	8005584 <__multadd>
 800525e:	4606      	mov	r6, r0
 8005260:	e7f2      	b.n	8005248 <_dtoa_r+0xaa0>
 8005262:	f04f 0900 	mov.w	r9, #0
 8005266:	2201      	movs	r2, #1
 8005268:	9904      	ldr	r1, [sp, #16]
 800526a:	4620      	mov	r0, r4
 800526c:	f000 fb00 	bl	8005870 <__lshift>
 8005270:	4639      	mov	r1, r7
 8005272:	9004      	str	r0, [sp, #16]
 8005274:	f000 fb50 	bl	8005918 <__mcmp>
 8005278:	2800      	cmp	r0, #0
 800527a:	dcb6      	bgt.n	80051ea <_dtoa_r+0xa42>
 800527c:	d102      	bne.n	8005284 <_dtoa_r+0xadc>
 800527e:	f018 0f01 	tst.w	r8, #1
 8005282:	d1b2      	bne.n	80051ea <_dtoa_r+0xa42>
 8005284:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005288:	2b30      	cmp	r3, #48	; 0x30
 800528a:	f105 32ff 	add.w	r2, r5, #4294967295
 800528e:	f47f af0a 	bne.w	80050a6 <_dtoa_r+0x8fe>
 8005292:	4615      	mov	r5, r2
 8005294:	e7f6      	b.n	8005284 <_dtoa_r+0xadc>
 8005296:	4593      	cmp	fp, r2
 8005298:	d105      	bne.n	80052a6 <_dtoa_r+0xafe>
 800529a:	2331      	movs	r3, #49	; 0x31
 800529c:	f10a 0a01 	add.w	sl, sl, #1
 80052a0:	f88b 3000 	strb.w	r3, [fp]
 80052a4:	e6ff      	b.n	80050a6 <_dtoa_r+0x8fe>
 80052a6:	4615      	mov	r5, r2
 80052a8:	e79f      	b.n	80051ea <_dtoa_r+0xa42>
 80052aa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005310 <_dtoa_r+0xb68>
 80052ae:	e007      	b.n	80052c0 <_dtoa_r+0xb18>
 80052b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052b2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005314 <_dtoa_r+0xb6c>
 80052b6:	b11b      	cbz	r3, 80052c0 <_dtoa_r+0xb18>
 80052b8:	f10b 0308 	add.w	r3, fp, #8
 80052bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	4658      	mov	r0, fp
 80052c2:	b017      	add	sp, #92	; 0x5c
 80052c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052c8:	9b06      	ldr	r3, [sp, #24]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	f77f ae35 	ble.w	8004f3a <_dtoa_r+0x792>
 80052d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052d2:	9307      	str	r3, [sp, #28]
 80052d4:	e649      	b.n	8004f6a <_dtoa_r+0x7c2>
 80052d6:	9b02      	ldr	r3, [sp, #8]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	dc03      	bgt.n	80052e4 <_dtoa_r+0xb3c>
 80052dc:	9b06      	ldr	r3, [sp, #24]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	f73f aecc 	bgt.w	800507c <_dtoa_r+0x8d4>
 80052e4:	465d      	mov	r5, fp
 80052e6:	4639      	mov	r1, r7
 80052e8:	9804      	ldr	r0, [sp, #16]
 80052ea:	f7ff f9cf 	bl	800468c <quorem>
 80052ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80052f2:	f805 8b01 	strb.w	r8, [r5], #1
 80052f6:	9a02      	ldr	r2, [sp, #8]
 80052f8:	eba5 030b 	sub.w	r3, r5, fp
 80052fc:	429a      	cmp	r2, r3
 80052fe:	ddb0      	ble.n	8005262 <_dtoa_r+0xaba>
 8005300:	2300      	movs	r3, #0
 8005302:	220a      	movs	r2, #10
 8005304:	9904      	ldr	r1, [sp, #16]
 8005306:	4620      	mov	r0, r4
 8005308:	f000 f93c 	bl	8005584 <__multadd>
 800530c:	9004      	str	r0, [sp, #16]
 800530e:	e7ea      	b.n	80052e6 <_dtoa_r+0xb3e>
 8005310:	08006464 	.word	0x08006464
 8005314:	08006488 	.word	0x08006488

08005318 <std>:
 8005318:	2300      	movs	r3, #0
 800531a:	b510      	push	{r4, lr}
 800531c:	4604      	mov	r4, r0
 800531e:	e9c0 3300 	strd	r3, r3, [r0]
 8005322:	6083      	str	r3, [r0, #8]
 8005324:	8181      	strh	r1, [r0, #12]
 8005326:	6643      	str	r3, [r0, #100]	; 0x64
 8005328:	81c2      	strh	r2, [r0, #14]
 800532a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800532e:	6183      	str	r3, [r0, #24]
 8005330:	4619      	mov	r1, r3
 8005332:	2208      	movs	r2, #8
 8005334:	305c      	adds	r0, #92	; 0x5c
 8005336:	f7fe fd2d 	bl	8003d94 <memset>
 800533a:	4b05      	ldr	r3, [pc, #20]	; (8005350 <std+0x38>)
 800533c:	6263      	str	r3, [r4, #36]	; 0x24
 800533e:	4b05      	ldr	r3, [pc, #20]	; (8005354 <std+0x3c>)
 8005340:	62a3      	str	r3, [r4, #40]	; 0x28
 8005342:	4b05      	ldr	r3, [pc, #20]	; (8005358 <std+0x40>)
 8005344:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005346:	4b05      	ldr	r3, [pc, #20]	; (800535c <std+0x44>)
 8005348:	6224      	str	r4, [r4, #32]
 800534a:	6323      	str	r3, [r4, #48]	; 0x30
 800534c:	bd10      	pop	{r4, pc}
 800534e:	bf00      	nop
 8005350:	08005eb1 	.word	0x08005eb1
 8005354:	08005ed3 	.word	0x08005ed3
 8005358:	08005f0b 	.word	0x08005f0b
 800535c:	08005f2f 	.word	0x08005f2f

08005360 <_cleanup_r>:
 8005360:	4901      	ldr	r1, [pc, #4]	; (8005368 <_cleanup_r+0x8>)
 8005362:	f000 b885 	b.w	8005470 <_fwalk_reent>
 8005366:	bf00      	nop
 8005368:	08006209 	.word	0x08006209

0800536c <__sfmoreglue>:
 800536c:	b570      	push	{r4, r5, r6, lr}
 800536e:	1e4a      	subs	r2, r1, #1
 8005370:	2568      	movs	r5, #104	; 0x68
 8005372:	4355      	muls	r5, r2
 8005374:	460e      	mov	r6, r1
 8005376:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800537a:	f000 fbef 	bl	8005b5c <_malloc_r>
 800537e:	4604      	mov	r4, r0
 8005380:	b140      	cbz	r0, 8005394 <__sfmoreglue+0x28>
 8005382:	2100      	movs	r1, #0
 8005384:	e9c0 1600 	strd	r1, r6, [r0]
 8005388:	300c      	adds	r0, #12
 800538a:	60a0      	str	r0, [r4, #8]
 800538c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005390:	f7fe fd00 	bl	8003d94 <memset>
 8005394:	4620      	mov	r0, r4
 8005396:	bd70      	pop	{r4, r5, r6, pc}

08005398 <__sinit>:
 8005398:	6983      	ldr	r3, [r0, #24]
 800539a:	b510      	push	{r4, lr}
 800539c:	4604      	mov	r4, r0
 800539e:	bb33      	cbnz	r3, 80053ee <__sinit+0x56>
 80053a0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80053a4:	6503      	str	r3, [r0, #80]	; 0x50
 80053a6:	4b12      	ldr	r3, [pc, #72]	; (80053f0 <__sinit+0x58>)
 80053a8:	4a12      	ldr	r2, [pc, #72]	; (80053f4 <__sinit+0x5c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6282      	str	r2, [r0, #40]	; 0x28
 80053ae:	4298      	cmp	r0, r3
 80053b0:	bf04      	itt	eq
 80053b2:	2301      	moveq	r3, #1
 80053b4:	6183      	streq	r3, [r0, #24]
 80053b6:	f000 f81f 	bl	80053f8 <__sfp>
 80053ba:	6060      	str	r0, [r4, #4]
 80053bc:	4620      	mov	r0, r4
 80053be:	f000 f81b 	bl	80053f8 <__sfp>
 80053c2:	60a0      	str	r0, [r4, #8]
 80053c4:	4620      	mov	r0, r4
 80053c6:	f000 f817 	bl	80053f8 <__sfp>
 80053ca:	2200      	movs	r2, #0
 80053cc:	60e0      	str	r0, [r4, #12]
 80053ce:	2104      	movs	r1, #4
 80053d0:	6860      	ldr	r0, [r4, #4]
 80053d2:	f7ff ffa1 	bl	8005318 <std>
 80053d6:	2201      	movs	r2, #1
 80053d8:	2109      	movs	r1, #9
 80053da:	68a0      	ldr	r0, [r4, #8]
 80053dc:	f7ff ff9c 	bl	8005318 <std>
 80053e0:	2202      	movs	r2, #2
 80053e2:	2112      	movs	r1, #18
 80053e4:	68e0      	ldr	r0, [r4, #12]
 80053e6:	f7ff ff97 	bl	8005318 <std>
 80053ea:	2301      	movs	r3, #1
 80053ec:	61a3      	str	r3, [r4, #24]
 80053ee:	bd10      	pop	{r4, pc}
 80053f0:	08006450 	.word	0x08006450
 80053f4:	08005361 	.word	0x08005361

080053f8 <__sfp>:
 80053f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fa:	4b1b      	ldr	r3, [pc, #108]	; (8005468 <__sfp+0x70>)
 80053fc:	681e      	ldr	r6, [r3, #0]
 80053fe:	69b3      	ldr	r3, [r6, #24]
 8005400:	4607      	mov	r7, r0
 8005402:	b913      	cbnz	r3, 800540a <__sfp+0x12>
 8005404:	4630      	mov	r0, r6
 8005406:	f7ff ffc7 	bl	8005398 <__sinit>
 800540a:	3648      	adds	r6, #72	; 0x48
 800540c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005410:	3b01      	subs	r3, #1
 8005412:	d503      	bpl.n	800541c <__sfp+0x24>
 8005414:	6833      	ldr	r3, [r6, #0]
 8005416:	b133      	cbz	r3, 8005426 <__sfp+0x2e>
 8005418:	6836      	ldr	r6, [r6, #0]
 800541a:	e7f7      	b.n	800540c <__sfp+0x14>
 800541c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005420:	b16d      	cbz	r5, 800543e <__sfp+0x46>
 8005422:	3468      	adds	r4, #104	; 0x68
 8005424:	e7f4      	b.n	8005410 <__sfp+0x18>
 8005426:	2104      	movs	r1, #4
 8005428:	4638      	mov	r0, r7
 800542a:	f7ff ff9f 	bl	800536c <__sfmoreglue>
 800542e:	6030      	str	r0, [r6, #0]
 8005430:	2800      	cmp	r0, #0
 8005432:	d1f1      	bne.n	8005418 <__sfp+0x20>
 8005434:	230c      	movs	r3, #12
 8005436:	603b      	str	r3, [r7, #0]
 8005438:	4604      	mov	r4, r0
 800543a:	4620      	mov	r0, r4
 800543c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800543e:	4b0b      	ldr	r3, [pc, #44]	; (800546c <__sfp+0x74>)
 8005440:	6665      	str	r5, [r4, #100]	; 0x64
 8005442:	e9c4 5500 	strd	r5, r5, [r4]
 8005446:	60a5      	str	r5, [r4, #8]
 8005448:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800544c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005450:	2208      	movs	r2, #8
 8005452:	4629      	mov	r1, r5
 8005454:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005458:	f7fe fc9c 	bl	8003d94 <memset>
 800545c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005460:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005464:	e7e9      	b.n	800543a <__sfp+0x42>
 8005466:	bf00      	nop
 8005468:	08006450 	.word	0x08006450
 800546c:	ffff0001 	.word	0xffff0001

08005470 <_fwalk_reent>:
 8005470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005474:	4680      	mov	r8, r0
 8005476:	4689      	mov	r9, r1
 8005478:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800547c:	2600      	movs	r6, #0
 800547e:	b914      	cbnz	r4, 8005486 <_fwalk_reent+0x16>
 8005480:	4630      	mov	r0, r6
 8005482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005486:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800548a:	3f01      	subs	r7, #1
 800548c:	d501      	bpl.n	8005492 <_fwalk_reent+0x22>
 800548e:	6824      	ldr	r4, [r4, #0]
 8005490:	e7f5      	b.n	800547e <_fwalk_reent+0xe>
 8005492:	89ab      	ldrh	r3, [r5, #12]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d907      	bls.n	80054a8 <_fwalk_reent+0x38>
 8005498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800549c:	3301      	adds	r3, #1
 800549e:	d003      	beq.n	80054a8 <_fwalk_reent+0x38>
 80054a0:	4629      	mov	r1, r5
 80054a2:	4640      	mov	r0, r8
 80054a4:	47c8      	blx	r9
 80054a6:	4306      	orrs	r6, r0
 80054a8:	3568      	adds	r5, #104	; 0x68
 80054aa:	e7ee      	b.n	800548a <_fwalk_reent+0x1a>

080054ac <_localeconv_r>:
 80054ac:	4b04      	ldr	r3, [pc, #16]	; (80054c0 <_localeconv_r+0x14>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a18      	ldr	r0, [r3, #32]
 80054b2:	4b04      	ldr	r3, [pc, #16]	; (80054c4 <_localeconv_r+0x18>)
 80054b4:	2800      	cmp	r0, #0
 80054b6:	bf08      	it	eq
 80054b8:	4618      	moveq	r0, r3
 80054ba:	30f0      	adds	r0, #240	; 0xf0
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	2000000c 	.word	0x2000000c
 80054c4:	20000070 	.word	0x20000070

080054c8 <malloc>:
 80054c8:	4b02      	ldr	r3, [pc, #8]	; (80054d4 <malloc+0xc>)
 80054ca:	4601      	mov	r1, r0
 80054cc:	6818      	ldr	r0, [r3, #0]
 80054ce:	f000 bb45 	b.w	8005b5c <_malloc_r>
 80054d2:	bf00      	nop
 80054d4:	2000000c 	.word	0x2000000c

080054d8 <memcpy>:
 80054d8:	b510      	push	{r4, lr}
 80054da:	1e43      	subs	r3, r0, #1
 80054dc:	440a      	add	r2, r1
 80054de:	4291      	cmp	r1, r2
 80054e0:	d100      	bne.n	80054e4 <memcpy+0xc>
 80054e2:	bd10      	pop	{r4, pc}
 80054e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054ec:	e7f7      	b.n	80054de <memcpy+0x6>

080054ee <_Balloc>:
 80054ee:	b570      	push	{r4, r5, r6, lr}
 80054f0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80054f2:	4604      	mov	r4, r0
 80054f4:	460e      	mov	r6, r1
 80054f6:	b93d      	cbnz	r5, 8005508 <_Balloc+0x1a>
 80054f8:	2010      	movs	r0, #16
 80054fa:	f7ff ffe5 	bl	80054c8 <malloc>
 80054fe:	6260      	str	r0, [r4, #36]	; 0x24
 8005500:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005504:	6005      	str	r5, [r0, #0]
 8005506:	60c5      	str	r5, [r0, #12]
 8005508:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800550a:	68eb      	ldr	r3, [r5, #12]
 800550c:	b183      	cbz	r3, 8005530 <_Balloc+0x42>
 800550e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005516:	b9b8      	cbnz	r0, 8005548 <_Balloc+0x5a>
 8005518:	2101      	movs	r1, #1
 800551a:	fa01 f506 	lsl.w	r5, r1, r6
 800551e:	1d6a      	adds	r2, r5, #5
 8005520:	0092      	lsls	r2, r2, #2
 8005522:	4620      	mov	r0, r4
 8005524:	f000 fabe 	bl	8005aa4 <_calloc_r>
 8005528:	b160      	cbz	r0, 8005544 <_Balloc+0x56>
 800552a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800552e:	e00e      	b.n	800554e <_Balloc+0x60>
 8005530:	2221      	movs	r2, #33	; 0x21
 8005532:	2104      	movs	r1, #4
 8005534:	4620      	mov	r0, r4
 8005536:	f000 fab5 	bl	8005aa4 <_calloc_r>
 800553a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800553c:	60e8      	str	r0, [r5, #12]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e4      	bne.n	800550e <_Balloc+0x20>
 8005544:	2000      	movs	r0, #0
 8005546:	bd70      	pop	{r4, r5, r6, pc}
 8005548:	6802      	ldr	r2, [r0, #0]
 800554a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800554e:	2300      	movs	r3, #0
 8005550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005554:	e7f7      	b.n	8005546 <_Balloc+0x58>

08005556 <_Bfree>:
 8005556:	b570      	push	{r4, r5, r6, lr}
 8005558:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800555a:	4606      	mov	r6, r0
 800555c:	460d      	mov	r5, r1
 800555e:	b93c      	cbnz	r4, 8005570 <_Bfree+0x1a>
 8005560:	2010      	movs	r0, #16
 8005562:	f7ff ffb1 	bl	80054c8 <malloc>
 8005566:	6270      	str	r0, [r6, #36]	; 0x24
 8005568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800556c:	6004      	str	r4, [r0, #0]
 800556e:	60c4      	str	r4, [r0, #12]
 8005570:	b13d      	cbz	r5, 8005582 <_Bfree+0x2c>
 8005572:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005574:	686a      	ldr	r2, [r5, #4]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800557c:	6029      	str	r1, [r5, #0]
 800557e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005582:	bd70      	pop	{r4, r5, r6, pc}

08005584 <__multadd>:
 8005584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005588:	690d      	ldr	r5, [r1, #16]
 800558a:	461f      	mov	r7, r3
 800558c:	4606      	mov	r6, r0
 800558e:	460c      	mov	r4, r1
 8005590:	f101 0c14 	add.w	ip, r1, #20
 8005594:	2300      	movs	r3, #0
 8005596:	f8dc 0000 	ldr.w	r0, [ip]
 800559a:	b281      	uxth	r1, r0
 800559c:	fb02 7101 	mla	r1, r2, r1, r7
 80055a0:	0c0f      	lsrs	r7, r1, #16
 80055a2:	0c00      	lsrs	r0, r0, #16
 80055a4:	fb02 7000 	mla	r0, r2, r0, r7
 80055a8:	b289      	uxth	r1, r1
 80055aa:	3301      	adds	r3, #1
 80055ac:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80055b0:	429d      	cmp	r5, r3
 80055b2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80055b6:	f84c 1b04 	str.w	r1, [ip], #4
 80055ba:	dcec      	bgt.n	8005596 <__multadd+0x12>
 80055bc:	b1d7      	cbz	r7, 80055f4 <__multadd+0x70>
 80055be:	68a3      	ldr	r3, [r4, #8]
 80055c0:	42ab      	cmp	r3, r5
 80055c2:	dc12      	bgt.n	80055ea <__multadd+0x66>
 80055c4:	6861      	ldr	r1, [r4, #4]
 80055c6:	4630      	mov	r0, r6
 80055c8:	3101      	adds	r1, #1
 80055ca:	f7ff ff90 	bl	80054ee <_Balloc>
 80055ce:	6922      	ldr	r2, [r4, #16]
 80055d0:	3202      	adds	r2, #2
 80055d2:	f104 010c 	add.w	r1, r4, #12
 80055d6:	4680      	mov	r8, r0
 80055d8:	0092      	lsls	r2, r2, #2
 80055da:	300c      	adds	r0, #12
 80055dc:	f7ff ff7c 	bl	80054d8 <memcpy>
 80055e0:	4621      	mov	r1, r4
 80055e2:	4630      	mov	r0, r6
 80055e4:	f7ff ffb7 	bl	8005556 <_Bfree>
 80055e8:	4644      	mov	r4, r8
 80055ea:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055ee:	3501      	adds	r5, #1
 80055f0:	615f      	str	r7, [r3, #20]
 80055f2:	6125      	str	r5, [r4, #16]
 80055f4:	4620      	mov	r0, r4
 80055f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080055fa <__hi0bits>:
 80055fa:	0c02      	lsrs	r2, r0, #16
 80055fc:	0412      	lsls	r2, r2, #16
 80055fe:	4603      	mov	r3, r0
 8005600:	b9b2      	cbnz	r2, 8005630 <__hi0bits+0x36>
 8005602:	0403      	lsls	r3, r0, #16
 8005604:	2010      	movs	r0, #16
 8005606:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800560a:	bf04      	itt	eq
 800560c:	021b      	lsleq	r3, r3, #8
 800560e:	3008      	addeq	r0, #8
 8005610:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005614:	bf04      	itt	eq
 8005616:	011b      	lsleq	r3, r3, #4
 8005618:	3004      	addeq	r0, #4
 800561a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800561e:	bf04      	itt	eq
 8005620:	009b      	lsleq	r3, r3, #2
 8005622:	3002      	addeq	r0, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	db06      	blt.n	8005636 <__hi0bits+0x3c>
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	d503      	bpl.n	8005634 <__hi0bits+0x3a>
 800562c:	3001      	adds	r0, #1
 800562e:	4770      	bx	lr
 8005630:	2000      	movs	r0, #0
 8005632:	e7e8      	b.n	8005606 <__hi0bits+0xc>
 8005634:	2020      	movs	r0, #32
 8005636:	4770      	bx	lr

08005638 <__lo0bits>:
 8005638:	6803      	ldr	r3, [r0, #0]
 800563a:	f013 0207 	ands.w	r2, r3, #7
 800563e:	4601      	mov	r1, r0
 8005640:	d00b      	beq.n	800565a <__lo0bits+0x22>
 8005642:	07da      	lsls	r2, r3, #31
 8005644:	d423      	bmi.n	800568e <__lo0bits+0x56>
 8005646:	0798      	lsls	r0, r3, #30
 8005648:	bf49      	itett	mi
 800564a:	085b      	lsrmi	r3, r3, #1
 800564c:	089b      	lsrpl	r3, r3, #2
 800564e:	2001      	movmi	r0, #1
 8005650:	600b      	strmi	r3, [r1, #0]
 8005652:	bf5c      	itt	pl
 8005654:	600b      	strpl	r3, [r1, #0]
 8005656:	2002      	movpl	r0, #2
 8005658:	4770      	bx	lr
 800565a:	b298      	uxth	r0, r3
 800565c:	b9a8      	cbnz	r0, 800568a <__lo0bits+0x52>
 800565e:	0c1b      	lsrs	r3, r3, #16
 8005660:	2010      	movs	r0, #16
 8005662:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005666:	bf04      	itt	eq
 8005668:	0a1b      	lsreq	r3, r3, #8
 800566a:	3008      	addeq	r0, #8
 800566c:	071a      	lsls	r2, r3, #28
 800566e:	bf04      	itt	eq
 8005670:	091b      	lsreq	r3, r3, #4
 8005672:	3004      	addeq	r0, #4
 8005674:	079a      	lsls	r2, r3, #30
 8005676:	bf04      	itt	eq
 8005678:	089b      	lsreq	r3, r3, #2
 800567a:	3002      	addeq	r0, #2
 800567c:	07da      	lsls	r2, r3, #31
 800567e:	d402      	bmi.n	8005686 <__lo0bits+0x4e>
 8005680:	085b      	lsrs	r3, r3, #1
 8005682:	d006      	beq.n	8005692 <__lo0bits+0x5a>
 8005684:	3001      	adds	r0, #1
 8005686:	600b      	str	r3, [r1, #0]
 8005688:	4770      	bx	lr
 800568a:	4610      	mov	r0, r2
 800568c:	e7e9      	b.n	8005662 <__lo0bits+0x2a>
 800568e:	2000      	movs	r0, #0
 8005690:	4770      	bx	lr
 8005692:	2020      	movs	r0, #32
 8005694:	4770      	bx	lr

08005696 <__i2b>:
 8005696:	b510      	push	{r4, lr}
 8005698:	460c      	mov	r4, r1
 800569a:	2101      	movs	r1, #1
 800569c:	f7ff ff27 	bl	80054ee <_Balloc>
 80056a0:	2201      	movs	r2, #1
 80056a2:	6144      	str	r4, [r0, #20]
 80056a4:	6102      	str	r2, [r0, #16]
 80056a6:	bd10      	pop	{r4, pc}

080056a8 <__multiply>:
 80056a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ac:	4614      	mov	r4, r2
 80056ae:	690a      	ldr	r2, [r1, #16]
 80056b0:	6923      	ldr	r3, [r4, #16]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	bfb8      	it	lt
 80056b6:	460b      	movlt	r3, r1
 80056b8:	4688      	mov	r8, r1
 80056ba:	bfbc      	itt	lt
 80056bc:	46a0      	movlt	r8, r4
 80056be:	461c      	movlt	r4, r3
 80056c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80056c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80056c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80056cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80056d0:	eb07 0609 	add.w	r6, r7, r9
 80056d4:	42b3      	cmp	r3, r6
 80056d6:	bfb8      	it	lt
 80056d8:	3101      	addlt	r1, #1
 80056da:	f7ff ff08 	bl	80054ee <_Balloc>
 80056de:	f100 0514 	add.w	r5, r0, #20
 80056e2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80056e6:	462b      	mov	r3, r5
 80056e8:	2200      	movs	r2, #0
 80056ea:	4573      	cmp	r3, lr
 80056ec:	d316      	bcc.n	800571c <__multiply+0x74>
 80056ee:	f104 0214 	add.w	r2, r4, #20
 80056f2:	f108 0114 	add.w	r1, r8, #20
 80056f6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80056fa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80056fe:	9300      	str	r3, [sp, #0]
 8005700:	9b00      	ldr	r3, [sp, #0]
 8005702:	9201      	str	r2, [sp, #4]
 8005704:	4293      	cmp	r3, r2
 8005706:	d80c      	bhi.n	8005722 <__multiply+0x7a>
 8005708:	2e00      	cmp	r6, #0
 800570a:	dd03      	ble.n	8005714 <__multiply+0x6c>
 800570c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005710:	2b00      	cmp	r3, #0
 8005712:	d05d      	beq.n	80057d0 <__multiply+0x128>
 8005714:	6106      	str	r6, [r0, #16]
 8005716:	b003      	add	sp, #12
 8005718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800571c:	f843 2b04 	str.w	r2, [r3], #4
 8005720:	e7e3      	b.n	80056ea <__multiply+0x42>
 8005722:	f8b2 b000 	ldrh.w	fp, [r2]
 8005726:	f1bb 0f00 	cmp.w	fp, #0
 800572a:	d023      	beq.n	8005774 <__multiply+0xcc>
 800572c:	4689      	mov	r9, r1
 800572e:	46ac      	mov	ip, r5
 8005730:	f04f 0800 	mov.w	r8, #0
 8005734:	f859 4b04 	ldr.w	r4, [r9], #4
 8005738:	f8dc a000 	ldr.w	sl, [ip]
 800573c:	b2a3      	uxth	r3, r4
 800573e:	fa1f fa8a 	uxth.w	sl, sl
 8005742:	fb0b a303 	mla	r3, fp, r3, sl
 8005746:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800574a:	f8dc 4000 	ldr.w	r4, [ip]
 800574e:	4443      	add	r3, r8
 8005750:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005754:	fb0b 840a 	mla	r4, fp, sl, r8
 8005758:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800575c:	46e2      	mov	sl, ip
 800575e:	b29b      	uxth	r3, r3
 8005760:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005764:	454f      	cmp	r7, r9
 8005766:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800576a:	f84a 3b04 	str.w	r3, [sl], #4
 800576e:	d82b      	bhi.n	80057c8 <__multiply+0x120>
 8005770:	f8cc 8004 	str.w	r8, [ip, #4]
 8005774:	9b01      	ldr	r3, [sp, #4]
 8005776:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800577a:	3204      	adds	r2, #4
 800577c:	f1ba 0f00 	cmp.w	sl, #0
 8005780:	d020      	beq.n	80057c4 <__multiply+0x11c>
 8005782:	682b      	ldr	r3, [r5, #0]
 8005784:	4689      	mov	r9, r1
 8005786:	46a8      	mov	r8, r5
 8005788:	f04f 0b00 	mov.w	fp, #0
 800578c:	f8b9 c000 	ldrh.w	ip, [r9]
 8005790:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005794:	fb0a 440c 	mla	r4, sl, ip, r4
 8005798:	445c      	add	r4, fp
 800579a:	46c4      	mov	ip, r8
 800579c:	b29b      	uxth	r3, r3
 800579e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80057a2:	f84c 3b04 	str.w	r3, [ip], #4
 80057a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80057aa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	fb0a b303 	mla	r3, sl, r3, fp
 80057b4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80057b8:	454f      	cmp	r7, r9
 80057ba:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80057be:	d805      	bhi.n	80057cc <__multiply+0x124>
 80057c0:	f8c8 3004 	str.w	r3, [r8, #4]
 80057c4:	3504      	adds	r5, #4
 80057c6:	e79b      	b.n	8005700 <__multiply+0x58>
 80057c8:	46d4      	mov	ip, sl
 80057ca:	e7b3      	b.n	8005734 <__multiply+0x8c>
 80057cc:	46e0      	mov	r8, ip
 80057ce:	e7dd      	b.n	800578c <__multiply+0xe4>
 80057d0:	3e01      	subs	r6, #1
 80057d2:	e799      	b.n	8005708 <__multiply+0x60>

080057d4 <__pow5mult>:
 80057d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057d8:	4615      	mov	r5, r2
 80057da:	f012 0203 	ands.w	r2, r2, #3
 80057de:	4606      	mov	r6, r0
 80057e0:	460f      	mov	r7, r1
 80057e2:	d007      	beq.n	80057f4 <__pow5mult+0x20>
 80057e4:	3a01      	subs	r2, #1
 80057e6:	4c21      	ldr	r4, [pc, #132]	; (800586c <__pow5mult+0x98>)
 80057e8:	2300      	movs	r3, #0
 80057ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80057ee:	f7ff fec9 	bl	8005584 <__multadd>
 80057f2:	4607      	mov	r7, r0
 80057f4:	10ad      	asrs	r5, r5, #2
 80057f6:	d035      	beq.n	8005864 <__pow5mult+0x90>
 80057f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80057fa:	b93c      	cbnz	r4, 800580c <__pow5mult+0x38>
 80057fc:	2010      	movs	r0, #16
 80057fe:	f7ff fe63 	bl	80054c8 <malloc>
 8005802:	6270      	str	r0, [r6, #36]	; 0x24
 8005804:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005808:	6004      	str	r4, [r0, #0]
 800580a:	60c4      	str	r4, [r0, #12]
 800580c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005810:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005814:	b94c      	cbnz	r4, 800582a <__pow5mult+0x56>
 8005816:	f240 2171 	movw	r1, #625	; 0x271
 800581a:	4630      	mov	r0, r6
 800581c:	f7ff ff3b 	bl	8005696 <__i2b>
 8005820:	2300      	movs	r3, #0
 8005822:	f8c8 0008 	str.w	r0, [r8, #8]
 8005826:	4604      	mov	r4, r0
 8005828:	6003      	str	r3, [r0, #0]
 800582a:	f04f 0800 	mov.w	r8, #0
 800582e:	07eb      	lsls	r3, r5, #31
 8005830:	d50a      	bpl.n	8005848 <__pow5mult+0x74>
 8005832:	4639      	mov	r1, r7
 8005834:	4622      	mov	r2, r4
 8005836:	4630      	mov	r0, r6
 8005838:	f7ff ff36 	bl	80056a8 <__multiply>
 800583c:	4639      	mov	r1, r7
 800583e:	4681      	mov	r9, r0
 8005840:	4630      	mov	r0, r6
 8005842:	f7ff fe88 	bl	8005556 <_Bfree>
 8005846:	464f      	mov	r7, r9
 8005848:	106d      	asrs	r5, r5, #1
 800584a:	d00b      	beq.n	8005864 <__pow5mult+0x90>
 800584c:	6820      	ldr	r0, [r4, #0]
 800584e:	b938      	cbnz	r0, 8005860 <__pow5mult+0x8c>
 8005850:	4622      	mov	r2, r4
 8005852:	4621      	mov	r1, r4
 8005854:	4630      	mov	r0, r6
 8005856:	f7ff ff27 	bl	80056a8 <__multiply>
 800585a:	6020      	str	r0, [r4, #0]
 800585c:	f8c0 8000 	str.w	r8, [r0]
 8005860:	4604      	mov	r4, r0
 8005862:	e7e4      	b.n	800582e <__pow5mult+0x5a>
 8005864:	4638      	mov	r0, r7
 8005866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800586a:	bf00      	nop
 800586c:	080065e8 	.word	0x080065e8

08005870 <__lshift>:
 8005870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005874:	460c      	mov	r4, r1
 8005876:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800587a:	6923      	ldr	r3, [r4, #16]
 800587c:	6849      	ldr	r1, [r1, #4]
 800587e:	eb0a 0903 	add.w	r9, sl, r3
 8005882:	68a3      	ldr	r3, [r4, #8]
 8005884:	4607      	mov	r7, r0
 8005886:	4616      	mov	r6, r2
 8005888:	f109 0501 	add.w	r5, r9, #1
 800588c:	42ab      	cmp	r3, r5
 800588e:	db32      	blt.n	80058f6 <__lshift+0x86>
 8005890:	4638      	mov	r0, r7
 8005892:	f7ff fe2c 	bl	80054ee <_Balloc>
 8005896:	2300      	movs	r3, #0
 8005898:	4680      	mov	r8, r0
 800589a:	f100 0114 	add.w	r1, r0, #20
 800589e:	461a      	mov	r2, r3
 80058a0:	4553      	cmp	r3, sl
 80058a2:	db2b      	blt.n	80058fc <__lshift+0x8c>
 80058a4:	6920      	ldr	r0, [r4, #16]
 80058a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80058aa:	f104 0314 	add.w	r3, r4, #20
 80058ae:	f016 021f 	ands.w	r2, r6, #31
 80058b2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80058b6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80058ba:	d025      	beq.n	8005908 <__lshift+0x98>
 80058bc:	f1c2 0e20 	rsb	lr, r2, #32
 80058c0:	2000      	movs	r0, #0
 80058c2:	681e      	ldr	r6, [r3, #0]
 80058c4:	468a      	mov	sl, r1
 80058c6:	4096      	lsls	r6, r2
 80058c8:	4330      	orrs	r0, r6
 80058ca:	f84a 0b04 	str.w	r0, [sl], #4
 80058ce:	f853 0b04 	ldr.w	r0, [r3], #4
 80058d2:	459c      	cmp	ip, r3
 80058d4:	fa20 f00e 	lsr.w	r0, r0, lr
 80058d8:	d814      	bhi.n	8005904 <__lshift+0x94>
 80058da:	6048      	str	r0, [r1, #4]
 80058dc:	b108      	cbz	r0, 80058e2 <__lshift+0x72>
 80058de:	f109 0502 	add.w	r5, r9, #2
 80058e2:	3d01      	subs	r5, #1
 80058e4:	4638      	mov	r0, r7
 80058e6:	f8c8 5010 	str.w	r5, [r8, #16]
 80058ea:	4621      	mov	r1, r4
 80058ec:	f7ff fe33 	bl	8005556 <_Bfree>
 80058f0:	4640      	mov	r0, r8
 80058f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f6:	3101      	adds	r1, #1
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	e7c7      	b.n	800588c <__lshift+0x1c>
 80058fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005900:	3301      	adds	r3, #1
 8005902:	e7cd      	b.n	80058a0 <__lshift+0x30>
 8005904:	4651      	mov	r1, sl
 8005906:	e7dc      	b.n	80058c2 <__lshift+0x52>
 8005908:	3904      	subs	r1, #4
 800590a:	f853 2b04 	ldr.w	r2, [r3], #4
 800590e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005912:	459c      	cmp	ip, r3
 8005914:	d8f9      	bhi.n	800590a <__lshift+0x9a>
 8005916:	e7e4      	b.n	80058e2 <__lshift+0x72>

08005918 <__mcmp>:
 8005918:	6903      	ldr	r3, [r0, #16]
 800591a:	690a      	ldr	r2, [r1, #16]
 800591c:	1a9b      	subs	r3, r3, r2
 800591e:	b530      	push	{r4, r5, lr}
 8005920:	d10c      	bne.n	800593c <__mcmp+0x24>
 8005922:	0092      	lsls	r2, r2, #2
 8005924:	3014      	adds	r0, #20
 8005926:	3114      	adds	r1, #20
 8005928:	1884      	adds	r4, r0, r2
 800592a:	4411      	add	r1, r2
 800592c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005930:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005934:	4295      	cmp	r5, r2
 8005936:	d003      	beq.n	8005940 <__mcmp+0x28>
 8005938:	d305      	bcc.n	8005946 <__mcmp+0x2e>
 800593a:	2301      	movs	r3, #1
 800593c:	4618      	mov	r0, r3
 800593e:	bd30      	pop	{r4, r5, pc}
 8005940:	42a0      	cmp	r0, r4
 8005942:	d3f3      	bcc.n	800592c <__mcmp+0x14>
 8005944:	e7fa      	b.n	800593c <__mcmp+0x24>
 8005946:	f04f 33ff 	mov.w	r3, #4294967295
 800594a:	e7f7      	b.n	800593c <__mcmp+0x24>

0800594c <__mdiff>:
 800594c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005950:	460d      	mov	r5, r1
 8005952:	4607      	mov	r7, r0
 8005954:	4611      	mov	r1, r2
 8005956:	4628      	mov	r0, r5
 8005958:	4614      	mov	r4, r2
 800595a:	f7ff ffdd 	bl	8005918 <__mcmp>
 800595e:	1e06      	subs	r6, r0, #0
 8005960:	d108      	bne.n	8005974 <__mdiff+0x28>
 8005962:	4631      	mov	r1, r6
 8005964:	4638      	mov	r0, r7
 8005966:	f7ff fdc2 	bl	80054ee <_Balloc>
 800596a:	2301      	movs	r3, #1
 800596c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005974:	bfa4      	itt	ge
 8005976:	4623      	movge	r3, r4
 8005978:	462c      	movge	r4, r5
 800597a:	4638      	mov	r0, r7
 800597c:	6861      	ldr	r1, [r4, #4]
 800597e:	bfa6      	itte	ge
 8005980:	461d      	movge	r5, r3
 8005982:	2600      	movge	r6, #0
 8005984:	2601      	movlt	r6, #1
 8005986:	f7ff fdb2 	bl	80054ee <_Balloc>
 800598a:	692b      	ldr	r3, [r5, #16]
 800598c:	60c6      	str	r6, [r0, #12]
 800598e:	6926      	ldr	r6, [r4, #16]
 8005990:	f105 0914 	add.w	r9, r5, #20
 8005994:	f104 0214 	add.w	r2, r4, #20
 8005998:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800599c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80059a0:	f100 0514 	add.w	r5, r0, #20
 80059a4:	f04f 0e00 	mov.w	lr, #0
 80059a8:	f852 ab04 	ldr.w	sl, [r2], #4
 80059ac:	f859 4b04 	ldr.w	r4, [r9], #4
 80059b0:	fa1e f18a 	uxtah	r1, lr, sl
 80059b4:	b2a3      	uxth	r3, r4
 80059b6:	1ac9      	subs	r1, r1, r3
 80059b8:	0c23      	lsrs	r3, r4, #16
 80059ba:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80059be:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80059c2:	b289      	uxth	r1, r1
 80059c4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80059c8:	45c8      	cmp	r8, r9
 80059ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80059ce:	4694      	mov	ip, r2
 80059d0:	f845 3b04 	str.w	r3, [r5], #4
 80059d4:	d8e8      	bhi.n	80059a8 <__mdiff+0x5c>
 80059d6:	45bc      	cmp	ip, r7
 80059d8:	d304      	bcc.n	80059e4 <__mdiff+0x98>
 80059da:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80059de:	b183      	cbz	r3, 8005a02 <__mdiff+0xb6>
 80059e0:	6106      	str	r6, [r0, #16]
 80059e2:	e7c5      	b.n	8005970 <__mdiff+0x24>
 80059e4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80059e8:	fa1e f381 	uxtah	r3, lr, r1
 80059ec:	141a      	asrs	r2, r3, #16
 80059ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059f8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80059fc:	f845 3b04 	str.w	r3, [r5], #4
 8005a00:	e7e9      	b.n	80059d6 <__mdiff+0x8a>
 8005a02:	3e01      	subs	r6, #1
 8005a04:	e7e9      	b.n	80059da <__mdiff+0x8e>

08005a06 <__d2b>:
 8005a06:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a0a:	460e      	mov	r6, r1
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	ec59 8b10 	vmov	r8, r9, d0
 8005a12:	4615      	mov	r5, r2
 8005a14:	f7ff fd6b 	bl	80054ee <_Balloc>
 8005a18:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a22:	bb34      	cbnz	r4, 8005a72 <__d2b+0x6c>
 8005a24:	9301      	str	r3, [sp, #4]
 8005a26:	f1b8 0300 	subs.w	r3, r8, #0
 8005a2a:	d027      	beq.n	8005a7c <__d2b+0x76>
 8005a2c:	a802      	add	r0, sp, #8
 8005a2e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005a32:	f7ff fe01 	bl	8005638 <__lo0bits>
 8005a36:	9900      	ldr	r1, [sp, #0]
 8005a38:	b1f0      	cbz	r0, 8005a78 <__d2b+0x72>
 8005a3a:	9a01      	ldr	r2, [sp, #4]
 8005a3c:	f1c0 0320 	rsb	r3, r0, #32
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	430b      	orrs	r3, r1
 8005a46:	40c2      	lsrs	r2, r0
 8005a48:	617b      	str	r3, [r7, #20]
 8005a4a:	9201      	str	r2, [sp, #4]
 8005a4c:	9b01      	ldr	r3, [sp, #4]
 8005a4e:	61bb      	str	r3, [r7, #24]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	bf14      	ite	ne
 8005a54:	2102      	movne	r1, #2
 8005a56:	2101      	moveq	r1, #1
 8005a58:	6139      	str	r1, [r7, #16]
 8005a5a:	b1c4      	cbz	r4, 8005a8e <__d2b+0x88>
 8005a5c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005a60:	4404      	add	r4, r0
 8005a62:	6034      	str	r4, [r6, #0]
 8005a64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a68:	6028      	str	r0, [r5, #0]
 8005a6a:	4638      	mov	r0, r7
 8005a6c:	b003      	add	sp, #12
 8005a6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a76:	e7d5      	b.n	8005a24 <__d2b+0x1e>
 8005a78:	6179      	str	r1, [r7, #20]
 8005a7a:	e7e7      	b.n	8005a4c <__d2b+0x46>
 8005a7c:	a801      	add	r0, sp, #4
 8005a7e:	f7ff fddb 	bl	8005638 <__lo0bits>
 8005a82:	9b01      	ldr	r3, [sp, #4]
 8005a84:	617b      	str	r3, [r7, #20]
 8005a86:	2101      	movs	r1, #1
 8005a88:	6139      	str	r1, [r7, #16]
 8005a8a:	3020      	adds	r0, #32
 8005a8c:	e7e5      	b.n	8005a5a <__d2b+0x54>
 8005a8e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005a92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a96:	6030      	str	r0, [r6, #0]
 8005a98:	6918      	ldr	r0, [r3, #16]
 8005a9a:	f7ff fdae 	bl	80055fa <__hi0bits>
 8005a9e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005aa2:	e7e1      	b.n	8005a68 <__d2b+0x62>

08005aa4 <_calloc_r>:
 8005aa4:	b538      	push	{r3, r4, r5, lr}
 8005aa6:	fb02 f401 	mul.w	r4, r2, r1
 8005aaa:	4621      	mov	r1, r4
 8005aac:	f000 f856 	bl	8005b5c <_malloc_r>
 8005ab0:	4605      	mov	r5, r0
 8005ab2:	b118      	cbz	r0, 8005abc <_calloc_r+0x18>
 8005ab4:	4622      	mov	r2, r4
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	f7fe f96c 	bl	8003d94 <memset>
 8005abc:	4628      	mov	r0, r5
 8005abe:	bd38      	pop	{r3, r4, r5, pc}

08005ac0 <_free_r>:
 8005ac0:	b538      	push	{r3, r4, r5, lr}
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	2900      	cmp	r1, #0
 8005ac6:	d045      	beq.n	8005b54 <_free_r+0x94>
 8005ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005acc:	1f0c      	subs	r4, r1, #4
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	bfb8      	it	lt
 8005ad2:	18e4      	addlt	r4, r4, r3
 8005ad4:	f000 fc4a 	bl	800636c <__malloc_lock>
 8005ad8:	4a1f      	ldr	r2, [pc, #124]	; (8005b58 <_free_r+0x98>)
 8005ada:	6813      	ldr	r3, [r2, #0]
 8005adc:	4610      	mov	r0, r2
 8005ade:	b933      	cbnz	r3, 8005aee <_free_r+0x2e>
 8005ae0:	6063      	str	r3, [r4, #4]
 8005ae2:	6014      	str	r4, [r2, #0]
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005aea:	f000 bc40 	b.w	800636e <__malloc_unlock>
 8005aee:	42a3      	cmp	r3, r4
 8005af0:	d90c      	bls.n	8005b0c <_free_r+0x4c>
 8005af2:	6821      	ldr	r1, [r4, #0]
 8005af4:	1862      	adds	r2, r4, r1
 8005af6:	4293      	cmp	r3, r2
 8005af8:	bf04      	itt	eq
 8005afa:	681a      	ldreq	r2, [r3, #0]
 8005afc:	685b      	ldreq	r3, [r3, #4]
 8005afe:	6063      	str	r3, [r4, #4]
 8005b00:	bf04      	itt	eq
 8005b02:	1852      	addeq	r2, r2, r1
 8005b04:	6022      	streq	r2, [r4, #0]
 8005b06:	6004      	str	r4, [r0, #0]
 8005b08:	e7ec      	b.n	8005ae4 <_free_r+0x24>
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	b10a      	cbz	r2, 8005b14 <_free_r+0x54>
 8005b10:	42a2      	cmp	r2, r4
 8005b12:	d9fa      	bls.n	8005b0a <_free_r+0x4a>
 8005b14:	6819      	ldr	r1, [r3, #0]
 8005b16:	1858      	adds	r0, r3, r1
 8005b18:	42a0      	cmp	r0, r4
 8005b1a:	d10b      	bne.n	8005b34 <_free_r+0x74>
 8005b1c:	6820      	ldr	r0, [r4, #0]
 8005b1e:	4401      	add	r1, r0
 8005b20:	1858      	adds	r0, r3, r1
 8005b22:	4282      	cmp	r2, r0
 8005b24:	6019      	str	r1, [r3, #0]
 8005b26:	d1dd      	bne.n	8005ae4 <_free_r+0x24>
 8005b28:	6810      	ldr	r0, [r2, #0]
 8005b2a:	6852      	ldr	r2, [r2, #4]
 8005b2c:	605a      	str	r2, [r3, #4]
 8005b2e:	4401      	add	r1, r0
 8005b30:	6019      	str	r1, [r3, #0]
 8005b32:	e7d7      	b.n	8005ae4 <_free_r+0x24>
 8005b34:	d902      	bls.n	8005b3c <_free_r+0x7c>
 8005b36:	230c      	movs	r3, #12
 8005b38:	602b      	str	r3, [r5, #0]
 8005b3a:	e7d3      	b.n	8005ae4 <_free_r+0x24>
 8005b3c:	6820      	ldr	r0, [r4, #0]
 8005b3e:	1821      	adds	r1, r4, r0
 8005b40:	428a      	cmp	r2, r1
 8005b42:	bf04      	itt	eq
 8005b44:	6811      	ldreq	r1, [r2, #0]
 8005b46:	6852      	ldreq	r2, [r2, #4]
 8005b48:	6062      	str	r2, [r4, #4]
 8005b4a:	bf04      	itt	eq
 8005b4c:	1809      	addeq	r1, r1, r0
 8005b4e:	6021      	streq	r1, [r4, #0]
 8005b50:	605c      	str	r4, [r3, #4]
 8005b52:	e7c7      	b.n	8005ae4 <_free_r+0x24>
 8005b54:	bd38      	pop	{r3, r4, r5, pc}
 8005b56:	bf00      	nop
 8005b58:	200001fc 	.word	0x200001fc

08005b5c <_malloc_r>:
 8005b5c:	b570      	push	{r4, r5, r6, lr}
 8005b5e:	1ccd      	adds	r5, r1, #3
 8005b60:	f025 0503 	bic.w	r5, r5, #3
 8005b64:	3508      	adds	r5, #8
 8005b66:	2d0c      	cmp	r5, #12
 8005b68:	bf38      	it	cc
 8005b6a:	250c      	movcc	r5, #12
 8005b6c:	2d00      	cmp	r5, #0
 8005b6e:	4606      	mov	r6, r0
 8005b70:	db01      	blt.n	8005b76 <_malloc_r+0x1a>
 8005b72:	42a9      	cmp	r1, r5
 8005b74:	d903      	bls.n	8005b7e <_malloc_r+0x22>
 8005b76:	230c      	movs	r3, #12
 8005b78:	6033      	str	r3, [r6, #0]
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	bd70      	pop	{r4, r5, r6, pc}
 8005b7e:	f000 fbf5 	bl	800636c <__malloc_lock>
 8005b82:	4a21      	ldr	r2, [pc, #132]	; (8005c08 <_malloc_r+0xac>)
 8005b84:	6814      	ldr	r4, [r2, #0]
 8005b86:	4621      	mov	r1, r4
 8005b88:	b991      	cbnz	r1, 8005bb0 <_malloc_r+0x54>
 8005b8a:	4c20      	ldr	r4, [pc, #128]	; (8005c0c <_malloc_r+0xb0>)
 8005b8c:	6823      	ldr	r3, [r4, #0]
 8005b8e:	b91b      	cbnz	r3, 8005b98 <_malloc_r+0x3c>
 8005b90:	4630      	mov	r0, r6
 8005b92:	f000 f97d 	bl	8005e90 <_sbrk_r>
 8005b96:	6020      	str	r0, [r4, #0]
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f000 f978 	bl	8005e90 <_sbrk_r>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d124      	bne.n	8005bee <_malloc_r+0x92>
 8005ba4:	230c      	movs	r3, #12
 8005ba6:	6033      	str	r3, [r6, #0]
 8005ba8:	4630      	mov	r0, r6
 8005baa:	f000 fbe0 	bl	800636e <__malloc_unlock>
 8005bae:	e7e4      	b.n	8005b7a <_malloc_r+0x1e>
 8005bb0:	680b      	ldr	r3, [r1, #0]
 8005bb2:	1b5b      	subs	r3, r3, r5
 8005bb4:	d418      	bmi.n	8005be8 <_malloc_r+0x8c>
 8005bb6:	2b0b      	cmp	r3, #11
 8005bb8:	d90f      	bls.n	8005bda <_malloc_r+0x7e>
 8005bba:	600b      	str	r3, [r1, #0]
 8005bbc:	50cd      	str	r5, [r1, r3]
 8005bbe:	18cc      	adds	r4, r1, r3
 8005bc0:	4630      	mov	r0, r6
 8005bc2:	f000 fbd4 	bl	800636e <__malloc_unlock>
 8005bc6:	f104 000b 	add.w	r0, r4, #11
 8005bca:	1d23      	adds	r3, r4, #4
 8005bcc:	f020 0007 	bic.w	r0, r0, #7
 8005bd0:	1ac3      	subs	r3, r0, r3
 8005bd2:	d0d3      	beq.n	8005b7c <_malloc_r+0x20>
 8005bd4:	425a      	negs	r2, r3
 8005bd6:	50e2      	str	r2, [r4, r3]
 8005bd8:	e7d0      	b.n	8005b7c <_malloc_r+0x20>
 8005bda:	428c      	cmp	r4, r1
 8005bdc:	684b      	ldr	r3, [r1, #4]
 8005bde:	bf16      	itet	ne
 8005be0:	6063      	strne	r3, [r4, #4]
 8005be2:	6013      	streq	r3, [r2, #0]
 8005be4:	460c      	movne	r4, r1
 8005be6:	e7eb      	b.n	8005bc0 <_malloc_r+0x64>
 8005be8:	460c      	mov	r4, r1
 8005bea:	6849      	ldr	r1, [r1, #4]
 8005bec:	e7cc      	b.n	8005b88 <_malloc_r+0x2c>
 8005bee:	1cc4      	adds	r4, r0, #3
 8005bf0:	f024 0403 	bic.w	r4, r4, #3
 8005bf4:	42a0      	cmp	r0, r4
 8005bf6:	d005      	beq.n	8005c04 <_malloc_r+0xa8>
 8005bf8:	1a21      	subs	r1, r4, r0
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	f000 f948 	bl	8005e90 <_sbrk_r>
 8005c00:	3001      	adds	r0, #1
 8005c02:	d0cf      	beq.n	8005ba4 <_malloc_r+0x48>
 8005c04:	6025      	str	r5, [r4, #0]
 8005c06:	e7db      	b.n	8005bc0 <_malloc_r+0x64>
 8005c08:	200001fc 	.word	0x200001fc
 8005c0c:	20000200 	.word	0x20000200

08005c10 <__sfputc_r>:
 8005c10:	6893      	ldr	r3, [r2, #8]
 8005c12:	3b01      	subs	r3, #1
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	b410      	push	{r4}
 8005c18:	6093      	str	r3, [r2, #8]
 8005c1a:	da08      	bge.n	8005c2e <__sfputc_r+0x1e>
 8005c1c:	6994      	ldr	r4, [r2, #24]
 8005c1e:	42a3      	cmp	r3, r4
 8005c20:	db01      	blt.n	8005c26 <__sfputc_r+0x16>
 8005c22:	290a      	cmp	r1, #10
 8005c24:	d103      	bne.n	8005c2e <__sfputc_r+0x1e>
 8005c26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c2a:	f000 b985 	b.w	8005f38 <__swbuf_r>
 8005c2e:	6813      	ldr	r3, [r2, #0]
 8005c30:	1c58      	adds	r0, r3, #1
 8005c32:	6010      	str	r0, [r2, #0]
 8005c34:	7019      	strb	r1, [r3, #0]
 8005c36:	4608      	mov	r0, r1
 8005c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <__sfputs_r>:
 8005c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c40:	4606      	mov	r6, r0
 8005c42:	460f      	mov	r7, r1
 8005c44:	4614      	mov	r4, r2
 8005c46:	18d5      	adds	r5, r2, r3
 8005c48:	42ac      	cmp	r4, r5
 8005c4a:	d101      	bne.n	8005c50 <__sfputs_r+0x12>
 8005c4c:	2000      	movs	r0, #0
 8005c4e:	e007      	b.n	8005c60 <__sfputs_r+0x22>
 8005c50:	463a      	mov	r2, r7
 8005c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c56:	4630      	mov	r0, r6
 8005c58:	f7ff ffda 	bl	8005c10 <__sfputc_r>
 8005c5c:	1c43      	adds	r3, r0, #1
 8005c5e:	d1f3      	bne.n	8005c48 <__sfputs_r+0xa>
 8005c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c64 <_vfiprintf_r>:
 8005c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c68:	460c      	mov	r4, r1
 8005c6a:	b09d      	sub	sp, #116	; 0x74
 8005c6c:	4617      	mov	r7, r2
 8005c6e:	461d      	mov	r5, r3
 8005c70:	4606      	mov	r6, r0
 8005c72:	b118      	cbz	r0, 8005c7c <_vfiprintf_r+0x18>
 8005c74:	6983      	ldr	r3, [r0, #24]
 8005c76:	b90b      	cbnz	r3, 8005c7c <_vfiprintf_r+0x18>
 8005c78:	f7ff fb8e 	bl	8005398 <__sinit>
 8005c7c:	4b7c      	ldr	r3, [pc, #496]	; (8005e70 <_vfiprintf_r+0x20c>)
 8005c7e:	429c      	cmp	r4, r3
 8005c80:	d158      	bne.n	8005d34 <_vfiprintf_r+0xd0>
 8005c82:	6874      	ldr	r4, [r6, #4]
 8005c84:	89a3      	ldrh	r3, [r4, #12]
 8005c86:	0718      	lsls	r0, r3, #28
 8005c88:	d55e      	bpl.n	8005d48 <_vfiprintf_r+0xe4>
 8005c8a:	6923      	ldr	r3, [r4, #16]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d05b      	beq.n	8005d48 <_vfiprintf_r+0xe4>
 8005c90:	2300      	movs	r3, #0
 8005c92:	9309      	str	r3, [sp, #36]	; 0x24
 8005c94:	2320      	movs	r3, #32
 8005c96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c9a:	2330      	movs	r3, #48	; 0x30
 8005c9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ca0:	9503      	str	r5, [sp, #12]
 8005ca2:	f04f 0b01 	mov.w	fp, #1
 8005ca6:	46b8      	mov	r8, r7
 8005ca8:	4645      	mov	r5, r8
 8005caa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005cae:	b10b      	cbz	r3, 8005cb4 <_vfiprintf_r+0x50>
 8005cb0:	2b25      	cmp	r3, #37	; 0x25
 8005cb2:	d154      	bne.n	8005d5e <_vfiprintf_r+0xfa>
 8005cb4:	ebb8 0a07 	subs.w	sl, r8, r7
 8005cb8:	d00b      	beq.n	8005cd2 <_vfiprintf_r+0x6e>
 8005cba:	4653      	mov	r3, sl
 8005cbc:	463a      	mov	r2, r7
 8005cbe:	4621      	mov	r1, r4
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	f7ff ffbc 	bl	8005c3e <__sfputs_r>
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	f000 80c2 	beq.w	8005e50 <_vfiprintf_r+0x1ec>
 8005ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cce:	4453      	add	r3, sl
 8005cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005cd2:	f898 3000 	ldrb.w	r3, [r8]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	f000 80ba 	beq.w	8005e50 <_vfiprintf_r+0x1ec>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ce6:	9304      	str	r3, [sp, #16]
 8005ce8:	9307      	str	r3, [sp, #28]
 8005cea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005cee:	931a      	str	r3, [sp, #104]	; 0x68
 8005cf0:	46a8      	mov	r8, r5
 8005cf2:	2205      	movs	r2, #5
 8005cf4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005cf8:	485e      	ldr	r0, [pc, #376]	; (8005e74 <_vfiprintf_r+0x210>)
 8005cfa:	f7fa fa71 	bl	80001e0 <memchr>
 8005cfe:	9b04      	ldr	r3, [sp, #16]
 8005d00:	bb78      	cbnz	r0, 8005d62 <_vfiprintf_r+0xfe>
 8005d02:	06d9      	lsls	r1, r3, #27
 8005d04:	bf44      	itt	mi
 8005d06:	2220      	movmi	r2, #32
 8005d08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d0c:	071a      	lsls	r2, r3, #28
 8005d0e:	bf44      	itt	mi
 8005d10:	222b      	movmi	r2, #43	; 0x2b
 8005d12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d16:	782a      	ldrb	r2, [r5, #0]
 8005d18:	2a2a      	cmp	r2, #42	; 0x2a
 8005d1a:	d02a      	beq.n	8005d72 <_vfiprintf_r+0x10e>
 8005d1c:	9a07      	ldr	r2, [sp, #28]
 8005d1e:	46a8      	mov	r8, r5
 8005d20:	2000      	movs	r0, #0
 8005d22:	250a      	movs	r5, #10
 8005d24:	4641      	mov	r1, r8
 8005d26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d2a:	3b30      	subs	r3, #48	; 0x30
 8005d2c:	2b09      	cmp	r3, #9
 8005d2e:	d969      	bls.n	8005e04 <_vfiprintf_r+0x1a0>
 8005d30:	b360      	cbz	r0, 8005d8c <_vfiprintf_r+0x128>
 8005d32:	e024      	b.n	8005d7e <_vfiprintf_r+0x11a>
 8005d34:	4b50      	ldr	r3, [pc, #320]	; (8005e78 <_vfiprintf_r+0x214>)
 8005d36:	429c      	cmp	r4, r3
 8005d38:	d101      	bne.n	8005d3e <_vfiprintf_r+0xda>
 8005d3a:	68b4      	ldr	r4, [r6, #8]
 8005d3c:	e7a2      	b.n	8005c84 <_vfiprintf_r+0x20>
 8005d3e:	4b4f      	ldr	r3, [pc, #316]	; (8005e7c <_vfiprintf_r+0x218>)
 8005d40:	429c      	cmp	r4, r3
 8005d42:	bf08      	it	eq
 8005d44:	68f4      	ldreq	r4, [r6, #12]
 8005d46:	e79d      	b.n	8005c84 <_vfiprintf_r+0x20>
 8005d48:	4621      	mov	r1, r4
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f000 f958 	bl	8006000 <__swsetup_r>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d09d      	beq.n	8005c90 <_vfiprintf_r+0x2c>
 8005d54:	f04f 30ff 	mov.w	r0, #4294967295
 8005d58:	b01d      	add	sp, #116	; 0x74
 8005d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d5e:	46a8      	mov	r8, r5
 8005d60:	e7a2      	b.n	8005ca8 <_vfiprintf_r+0x44>
 8005d62:	4a44      	ldr	r2, [pc, #272]	; (8005e74 <_vfiprintf_r+0x210>)
 8005d64:	1a80      	subs	r0, r0, r2
 8005d66:	fa0b f000 	lsl.w	r0, fp, r0
 8005d6a:	4318      	orrs	r0, r3
 8005d6c:	9004      	str	r0, [sp, #16]
 8005d6e:	4645      	mov	r5, r8
 8005d70:	e7be      	b.n	8005cf0 <_vfiprintf_r+0x8c>
 8005d72:	9a03      	ldr	r2, [sp, #12]
 8005d74:	1d11      	adds	r1, r2, #4
 8005d76:	6812      	ldr	r2, [r2, #0]
 8005d78:	9103      	str	r1, [sp, #12]
 8005d7a:	2a00      	cmp	r2, #0
 8005d7c:	db01      	blt.n	8005d82 <_vfiprintf_r+0x11e>
 8005d7e:	9207      	str	r2, [sp, #28]
 8005d80:	e004      	b.n	8005d8c <_vfiprintf_r+0x128>
 8005d82:	4252      	negs	r2, r2
 8005d84:	f043 0302 	orr.w	r3, r3, #2
 8005d88:	9207      	str	r2, [sp, #28]
 8005d8a:	9304      	str	r3, [sp, #16]
 8005d8c:	f898 3000 	ldrb.w	r3, [r8]
 8005d90:	2b2e      	cmp	r3, #46	; 0x2e
 8005d92:	d10e      	bne.n	8005db2 <_vfiprintf_r+0x14e>
 8005d94:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005d98:	2b2a      	cmp	r3, #42	; 0x2a
 8005d9a:	d138      	bne.n	8005e0e <_vfiprintf_r+0x1aa>
 8005d9c:	9b03      	ldr	r3, [sp, #12]
 8005d9e:	1d1a      	adds	r2, r3, #4
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	9203      	str	r2, [sp, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	bfb8      	it	lt
 8005da8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dac:	f108 0802 	add.w	r8, r8, #2
 8005db0:	9305      	str	r3, [sp, #20]
 8005db2:	4d33      	ldr	r5, [pc, #204]	; (8005e80 <_vfiprintf_r+0x21c>)
 8005db4:	f898 1000 	ldrb.w	r1, [r8]
 8005db8:	2203      	movs	r2, #3
 8005dba:	4628      	mov	r0, r5
 8005dbc:	f7fa fa10 	bl	80001e0 <memchr>
 8005dc0:	b140      	cbz	r0, 8005dd4 <_vfiprintf_r+0x170>
 8005dc2:	2340      	movs	r3, #64	; 0x40
 8005dc4:	1b40      	subs	r0, r0, r5
 8005dc6:	fa03 f000 	lsl.w	r0, r3, r0
 8005dca:	9b04      	ldr	r3, [sp, #16]
 8005dcc:	4303      	orrs	r3, r0
 8005dce:	f108 0801 	add.w	r8, r8, #1
 8005dd2:	9304      	str	r3, [sp, #16]
 8005dd4:	f898 1000 	ldrb.w	r1, [r8]
 8005dd8:	482a      	ldr	r0, [pc, #168]	; (8005e84 <_vfiprintf_r+0x220>)
 8005dda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005dde:	2206      	movs	r2, #6
 8005de0:	f108 0701 	add.w	r7, r8, #1
 8005de4:	f7fa f9fc 	bl	80001e0 <memchr>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	d037      	beq.n	8005e5c <_vfiprintf_r+0x1f8>
 8005dec:	4b26      	ldr	r3, [pc, #152]	; (8005e88 <_vfiprintf_r+0x224>)
 8005dee:	bb1b      	cbnz	r3, 8005e38 <_vfiprintf_r+0x1d4>
 8005df0:	9b03      	ldr	r3, [sp, #12]
 8005df2:	3307      	adds	r3, #7
 8005df4:	f023 0307 	bic.w	r3, r3, #7
 8005df8:	3308      	adds	r3, #8
 8005dfa:	9303      	str	r3, [sp, #12]
 8005dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfe:	444b      	add	r3, r9
 8005e00:	9309      	str	r3, [sp, #36]	; 0x24
 8005e02:	e750      	b.n	8005ca6 <_vfiprintf_r+0x42>
 8005e04:	fb05 3202 	mla	r2, r5, r2, r3
 8005e08:	2001      	movs	r0, #1
 8005e0a:	4688      	mov	r8, r1
 8005e0c:	e78a      	b.n	8005d24 <_vfiprintf_r+0xc0>
 8005e0e:	2300      	movs	r3, #0
 8005e10:	f108 0801 	add.w	r8, r8, #1
 8005e14:	9305      	str	r3, [sp, #20]
 8005e16:	4619      	mov	r1, r3
 8005e18:	250a      	movs	r5, #10
 8005e1a:	4640      	mov	r0, r8
 8005e1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e20:	3a30      	subs	r2, #48	; 0x30
 8005e22:	2a09      	cmp	r2, #9
 8005e24:	d903      	bls.n	8005e2e <_vfiprintf_r+0x1ca>
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0c3      	beq.n	8005db2 <_vfiprintf_r+0x14e>
 8005e2a:	9105      	str	r1, [sp, #20]
 8005e2c:	e7c1      	b.n	8005db2 <_vfiprintf_r+0x14e>
 8005e2e:	fb05 2101 	mla	r1, r5, r1, r2
 8005e32:	2301      	movs	r3, #1
 8005e34:	4680      	mov	r8, r0
 8005e36:	e7f0      	b.n	8005e1a <_vfiprintf_r+0x1b6>
 8005e38:	ab03      	add	r3, sp, #12
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	4622      	mov	r2, r4
 8005e3e:	4b13      	ldr	r3, [pc, #76]	; (8005e8c <_vfiprintf_r+0x228>)
 8005e40:	a904      	add	r1, sp, #16
 8005e42:	4630      	mov	r0, r6
 8005e44:	f7fe f842 	bl	8003ecc <_printf_float>
 8005e48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005e4c:	4681      	mov	r9, r0
 8005e4e:	d1d5      	bne.n	8005dfc <_vfiprintf_r+0x198>
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	065b      	lsls	r3, r3, #25
 8005e54:	f53f af7e 	bmi.w	8005d54 <_vfiprintf_r+0xf0>
 8005e58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e5a:	e77d      	b.n	8005d58 <_vfiprintf_r+0xf4>
 8005e5c:	ab03      	add	r3, sp, #12
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	4622      	mov	r2, r4
 8005e62:	4b0a      	ldr	r3, [pc, #40]	; (8005e8c <_vfiprintf_r+0x228>)
 8005e64:	a904      	add	r1, sp, #16
 8005e66:	4630      	mov	r0, r6
 8005e68:	f7fe fae6 	bl	8004438 <_printf_i>
 8005e6c:	e7ec      	b.n	8005e48 <_vfiprintf_r+0x1e4>
 8005e6e:	bf00      	nop
 8005e70:	080064b8 	.word	0x080064b8
 8005e74:	080065f4 	.word	0x080065f4
 8005e78:	080064d8 	.word	0x080064d8
 8005e7c:	08006498 	.word	0x08006498
 8005e80:	080065fa 	.word	0x080065fa
 8005e84:	080065fe 	.word	0x080065fe
 8005e88:	08003ecd 	.word	0x08003ecd
 8005e8c:	08005c3f 	.word	0x08005c3f

08005e90 <_sbrk_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4c06      	ldr	r4, [pc, #24]	; (8005eac <_sbrk_r+0x1c>)
 8005e94:	2300      	movs	r3, #0
 8005e96:	4605      	mov	r5, r0
 8005e98:	4608      	mov	r0, r1
 8005e9a:	6023      	str	r3, [r4, #0]
 8005e9c:	f7fd fdde 	bl	8003a5c <_sbrk>
 8005ea0:	1c43      	adds	r3, r0, #1
 8005ea2:	d102      	bne.n	8005eaa <_sbrk_r+0x1a>
 8005ea4:	6823      	ldr	r3, [r4, #0]
 8005ea6:	b103      	cbz	r3, 8005eaa <_sbrk_r+0x1a>
 8005ea8:	602b      	str	r3, [r5, #0]
 8005eaa:	bd38      	pop	{r3, r4, r5, pc}
 8005eac:	200002d0 	.word	0x200002d0

08005eb0 <__sread>:
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	460c      	mov	r4, r1
 8005eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eb8:	f000 fa5a 	bl	8006370 <_read_r>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	bfab      	itete	ge
 8005ec0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ec4:	181b      	addge	r3, r3, r0
 8005ec6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005eca:	bfac      	ite	ge
 8005ecc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005ece:	81a3      	strhlt	r3, [r4, #12]
 8005ed0:	bd10      	pop	{r4, pc}

08005ed2 <__swrite>:
 8005ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed6:	461f      	mov	r7, r3
 8005ed8:	898b      	ldrh	r3, [r1, #12]
 8005eda:	05db      	lsls	r3, r3, #23
 8005edc:	4605      	mov	r5, r0
 8005ede:	460c      	mov	r4, r1
 8005ee0:	4616      	mov	r6, r2
 8005ee2:	d505      	bpl.n	8005ef0 <__swrite+0x1e>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eec:	f000 f9b6 	bl	800625c <_lseek_r>
 8005ef0:	89a3      	ldrh	r3, [r4, #12]
 8005ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ef6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005efa:	81a3      	strh	r3, [r4, #12]
 8005efc:	4632      	mov	r2, r6
 8005efe:	463b      	mov	r3, r7
 8005f00:	4628      	mov	r0, r5
 8005f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f06:	f000 b869 	b.w	8005fdc <_write_r>

08005f0a <__sseek>:
 8005f0a:	b510      	push	{r4, lr}
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f12:	f000 f9a3 	bl	800625c <_lseek_r>
 8005f16:	1c43      	adds	r3, r0, #1
 8005f18:	89a3      	ldrh	r3, [r4, #12]
 8005f1a:	bf15      	itete	ne
 8005f1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f26:	81a3      	strheq	r3, [r4, #12]
 8005f28:	bf18      	it	ne
 8005f2a:	81a3      	strhne	r3, [r4, #12]
 8005f2c:	bd10      	pop	{r4, pc}

08005f2e <__sclose>:
 8005f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f32:	f000 b8d3 	b.w	80060dc <_close_r>
	...

08005f38 <__swbuf_r>:
 8005f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3a:	460e      	mov	r6, r1
 8005f3c:	4614      	mov	r4, r2
 8005f3e:	4605      	mov	r5, r0
 8005f40:	b118      	cbz	r0, 8005f4a <__swbuf_r+0x12>
 8005f42:	6983      	ldr	r3, [r0, #24]
 8005f44:	b90b      	cbnz	r3, 8005f4a <__swbuf_r+0x12>
 8005f46:	f7ff fa27 	bl	8005398 <__sinit>
 8005f4a:	4b21      	ldr	r3, [pc, #132]	; (8005fd0 <__swbuf_r+0x98>)
 8005f4c:	429c      	cmp	r4, r3
 8005f4e:	d12a      	bne.n	8005fa6 <__swbuf_r+0x6e>
 8005f50:	686c      	ldr	r4, [r5, #4]
 8005f52:	69a3      	ldr	r3, [r4, #24]
 8005f54:	60a3      	str	r3, [r4, #8]
 8005f56:	89a3      	ldrh	r3, [r4, #12]
 8005f58:	071a      	lsls	r2, r3, #28
 8005f5a:	d52e      	bpl.n	8005fba <__swbuf_r+0x82>
 8005f5c:	6923      	ldr	r3, [r4, #16]
 8005f5e:	b363      	cbz	r3, 8005fba <__swbuf_r+0x82>
 8005f60:	6923      	ldr	r3, [r4, #16]
 8005f62:	6820      	ldr	r0, [r4, #0]
 8005f64:	1ac0      	subs	r0, r0, r3
 8005f66:	6963      	ldr	r3, [r4, #20]
 8005f68:	b2f6      	uxtb	r6, r6
 8005f6a:	4283      	cmp	r3, r0
 8005f6c:	4637      	mov	r7, r6
 8005f6e:	dc04      	bgt.n	8005f7a <__swbuf_r+0x42>
 8005f70:	4621      	mov	r1, r4
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 f948 	bl	8006208 <_fflush_r>
 8005f78:	bb28      	cbnz	r0, 8005fc6 <__swbuf_r+0x8e>
 8005f7a:	68a3      	ldr	r3, [r4, #8]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	60a3      	str	r3, [r4, #8]
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	6022      	str	r2, [r4, #0]
 8005f86:	701e      	strb	r6, [r3, #0]
 8005f88:	6963      	ldr	r3, [r4, #20]
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	4283      	cmp	r3, r0
 8005f8e:	d004      	beq.n	8005f9a <__swbuf_r+0x62>
 8005f90:	89a3      	ldrh	r3, [r4, #12]
 8005f92:	07db      	lsls	r3, r3, #31
 8005f94:	d519      	bpl.n	8005fca <__swbuf_r+0x92>
 8005f96:	2e0a      	cmp	r6, #10
 8005f98:	d117      	bne.n	8005fca <__swbuf_r+0x92>
 8005f9a:	4621      	mov	r1, r4
 8005f9c:	4628      	mov	r0, r5
 8005f9e:	f000 f933 	bl	8006208 <_fflush_r>
 8005fa2:	b190      	cbz	r0, 8005fca <__swbuf_r+0x92>
 8005fa4:	e00f      	b.n	8005fc6 <__swbuf_r+0x8e>
 8005fa6:	4b0b      	ldr	r3, [pc, #44]	; (8005fd4 <__swbuf_r+0x9c>)
 8005fa8:	429c      	cmp	r4, r3
 8005faa:	d101      	bne.n	8005fb0 <__swbuf_r+0x78>
 8005fac:	68ac      	ldr	r4, [r5, #8]
 8005fae:	e7d0      	b.n	8005f52 <__swbuf_r+0x1a>
 8005fb0:	4b09      	ldr	r3, [pc, #36]	; (8005fd8 <__swbuf_r+0xa0>)
 8005fb2:	429c      	cmp	r4, r3
 8005fb4:	bf08      	it	eq
 8005fb6:	68ec      	ldreq	r4, [r5, #12]
 8005fb8:	e7cb      	b.n	8005f52 <__swbuf_r+0x1a>
 8005fba:	4621      	mov	r1, r4
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	f000 f81f 	bl	8006000 <__swsetup_r>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	d0cc      	beq.n	8005f60 <__swbuf_r+0x28>
 8005fc6:	f04f 37ff 	mov.w	r7, #4294967295
 8005fca:	4638      	mov	r0, r7
 8005fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	080064b8 	.word	0x080064b8
 8005fd4:	080064d8 	.word	0x080064d8
 8005fd8:	08006498 	.word	0x08006498

08005fdc <_write_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4c07      	ldr	r4, [pc, #28]	; (8005ffc <_write_r+0x20>)
 8005fe0:	4605      	mov	r5, r0
 8005fe2:	4608      	mov	r0, r1
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	6022      	str	r2, [r4, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f7fd fcec 	bl	80039c8 <_write>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_write_r+0x1e>
 8005ff4:	6823      	ldr	r3, [r4, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_write_r+0x1e>
 8005ff8:	602b      	str	r3, [r5, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	200002d0 	.word	0x200002d0

08006000 <__swsetup_r>:
 8006000:	4b32      	ldr	r3, [pc, #200]	; (80060cc <__swsetup_r+0xcc>)
 8006002:	b570      	push	{r4, r5, r6, lr}
 8006004:	681d      	ldr	r5, [r3, #0]
 8006006:	4606      	mov	r6, r0
 8006008:	460c      	mov	r4, r1
 800600a:	b125      	cbz	r5, 8006016 <__swsetup_r+0x16>
 800600c:	69ab      	ldr	r3, [r5, #24]
 800600e:	b913      	cbnz	r3, 8006016 <__swsetup_r+0x16>
 8006010:	4628      	mov	r0, r5
 8006012:	f7ff f9c1 	bl	8005398 <__sinit>
 8006016:	4b2e      	ldr	r3, [pc, #184]	; (80060d0 <__swsetup_r+0xd0>)
 8006018:	429c      	cmp	r4, r3
 800601a:	d10f      	bne.n	800603c <__swsetup_r+0x3c>
 800601c:	686c      	ldr	r4, [r5, #4]
 800601e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006022:	b29a      	uxth	r2, r3
 8006024:	0715      	lsls	r5, r2, #28
 8006026:	d42c      	bmi.n	8006082 <__swsetup_r+0x82>
 8006028:	06d0      	lsls	r0, r2, #27
 800602a:	d411      	bmi.n	8006050 <__swsetup_r+0x50>
 800602c:	2209      	movs	r2, #9
 800602e:	6032      	str	r2, [r6, #0]
 8006030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	f04f 30ff 	mov.w	r0, #4294967295
 800603a:	e03e      	b.n	80060ba <__swsetup_r+0xba>
 800603c:	4b25      	ldr	r3, [pc, #148]	; (80060d4 <__swsetup_r+0xd4>)
 800603e:	429c      	cmp	r4, r3
 8006040:	d101      	bne.n	8006046 <__swsetup_r+0x46>
 8006042:	68ac      	ldr	r4, [r5, #8]
 8006044:	e7eb      	b.n	800601e <__swsetup_r+0x1e>
 8006046:	4b24      	ldr	r3, [pc, #144]	; (80060d8 <__swsetup_r+0xd8>)
 8006048:	429c      	cmp	r4, r3
 800604a:	bf08      	it	eq
 800604c:	68ec      	ldreq	r4, [r5, #12]
 800604e:	e7e6      	b.n	800601e <__swsetup_r+0x1e>
 8006050:	0751      	lsls	r1, r2, #29
 8006052:	d512      	bpl.n	800607a <__swsetup_r+0x7a>
 8006054:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006056:	b141      	cbz	r1, 800606a <__swsetup_r+0x6a>
 8006058:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800605c:	4299      	cmp	r1, r3
 800605e:	d002      	beq.n	8006066 <__swsetup_r+0x66>
 8006060:	4630      	mov	r0, r6
 8006062:	f7ff fd2d 	bl	8005ac0 <_free_r>
 8006066:	2300      	movs	r3, #0
 8006068:	6363      	str	r3, [r4, #52]	; 0x34
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006070:	81a3      	strh	r3, [r4, #12]
 8006072:	2300      	movs	r3, #0
 8006074:	6063      	str	r3, [r4, #4]
 8006076:	6923      	ldr	r3, [r4, #16]
 8006078:	6023      	str	r3, [r4, #0]
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	f043 0308 	orr.w	r3, r3, #8
 8006080:	81a3      	strh	r3, [r4, #12]
 8006082:	6923      	ldr	r3, [r4, #16]
 8006084:	b94b      	cbnz	r3, 800609a <__swsetup_r+0x9a>
 8006086:	89a3      	ldrh	r3, [r4, #12]
 8006088:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800608c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006090:	d003      	beq.n	800609a <__swsetup_r+0x9a>
 8006092:	4621      	mov	r1, r4
 8006094:	4630      	mov	r0, r6
 8006096:	f000 f917 	bl	80062c8 <__smakebuf_r>
 800609a:	89a2      	ldrh	r2, [r4, #12]
 800609c:	f012 0301 	ands.w	r3, r2, #1
 80060a0:	d00c      	beq.n	80060bc <__swsetup_r+0xbc>
 80060a2:	2300      	movs	r3, #0
 80060a4:	60a3      	str	r3, [r4, #8]
 80060a6:	6963      	ldr	r3, [r4, #20]
 80060a8:	425b      	negs	r3, r3
 80060aa:	61a3      	str	r3, [r4, #24]
 80060ac:	6923      	ldr	r3, [r4, #16]
 80060ae:	b953      	cbnz	r3, 80060c6 <__swsetup_r+0xc6>
 80060b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80060b8:	d1ba      	bne.n	8006030 <__swsetup_r+0x30>
 80060ba:	bd70      	pop	{r4, r5, r6, pc}
 80060bc:	0792      	lsls	r2, r2, #30
 80060be:	bf58      	it	pl
 80060c0:	6963      	ldrpl	r3, [r4, #20]
 80060c2:	60a3      	str	r3, [r4, #8]
 80060c4:	e7f2      	b.n	80060ac <__swsetup_r+0xac>
 80060c6:	2000      	movs	r0, #0
 80060c8:	e7f7      	b.n	80060ba <__swsetup_r+0xba>
 80060ca:	bf00      	nop
 80060cc:	2000000c 	.word	0x2000000c
 80060d0:	080064b8 	.word	0x080064b8
 80060d4:	080064d8 	.word	0x080064d8
 80060d8:	08006498 	.word	0x08006498

080060dc <_close_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4c06      	ldr	r4, [pc, #24]	; (80060f8 <_close_r+0x1c>)
 80060e0:	2300      	movs	r3, #0
 80060e2:	4605      	mov	r5, r0
 80060e4:	4608      	mov	r0, r1
 80060e6:	6023      	str	r3, [r4, #0]
 80060e8:	f7fd fc84 	bl	80039f4 <_close>
 80060ec:	1c43      	adds	r3, r0, #1
 80060ee:	d102      	bne.n	80060f6 <_close_r+0x1a>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	b103      	cbz	r3, 80060f6 <_close_r+0x1a>
 80060f4:	602b      	str	r3, [r5, #0]
 80060f6:	bd38      	pop	{r3, r4, r5, pc}
 80060f8:	200002d0 	.word	0x200002d0

080060fc <__sflush_r>:
 80060fc:	898a      	ldrh	r2, [r1, #12]
 80060fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006102:	4605      	mov	r5, r0
 8006104:	0710      	lsls	r0, r2, #28
 8006106:	460c      	mov	r4, r1
 8006108:	d458      	bmi.n	80061bc <__sflush_r+0xc0>
 800610a:	684b      	ldr	r3, [r1, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	dc05      	bgt.n	800611c <__sflush_r+0x20>
 8006110:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006112:	2b00      	cmp	r3, #0
 8006114:	dc02      	bgt.n	800611c <__sflush_r+0x20>
 8006116:	2000      	movs	r0, #0
 8006118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800611c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800611e:	2e00      	cmp	r6, #0
 8006120:	d0f9      	beq.n	8006116 <__sflush_r+0x1a>
 8006122:	2300      	movs	r3, #0
 8006124:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006128:	682f      	ldr	r7, [r5, #0]
 800612a:	6a21      	ldr	r1, [r4, #32]
 800612c:	602b      	str	r3, [r5, #0]
 800612e:	d032      	beq.n	8006196 <__sflush_r+0x9a>
 8006130:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006132:	89a3      	ldrh	r3, [r4, #12]
 8006134:	075a      	lsls	r2, r3, #29
 8006136:	d505      	bpl.n	8006144 <__sflush_r+0x48>
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	1ac0      	subs	r0, r0, r3
 800613c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800613e:	b10b      	cbz	r3, 8006144 <__sflush_r+0x48>
 8006140:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006142:	1ac0      	subs	r0, r0, r3
 8006144:	2300      	movs	r3, #0
 8006146:	4602      	mov	r2, r0
 8006148:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800614a:	6a21      	ldr	r1, [r4, #32]
 800614c:	4628      	mov	r0, r5
 800614e:	47b0      	blx	r6
 8006150:	1c43      	adds	r3, r0, #1
 8006152:	89a3      	ldrh	r3, [r4, #12]
 8006154:	d106      	bne.n	8006164 <__sflush_r+0x68>
 8006156:	6829      	ldr	r1, [r5, #0]
 8006158:	291d      	cmp	r1, #29
 800615a:	d848      	bhi.n	80061ee <__sflush_r+0xf2>
 800615c:	4a29      	ldr	r2, [pc, #164]	; (8006204 <__sflush_r+0x108>)
 800615e:	40ca      	lsrs	r2, r1
 8006160:	07d6      	lsls	r6, r2, #31
 8006162:	d544      	bpl.n	80061ee <__sflush_r+0xf2>
 8006164:	2200      	movs	r2, #0
 8006166:	6062      	str	r2, [r4, #4]
 8006168:	04d9      	lsls	r1, r3, #19
 800616a:	6922      	ldr	r2, [r4, #16]
 800616c:	6022      	str	r2, [r4, #0]
 800616e:	d504      	bpl.n	800617a <__sflush_r+0x7e>
 8006170:	1c42      	adds	r2, r0, #1
 8006172:	d101      	bne.n	8006178 <__sflush_r+0x7c>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	b903      	cbnz	r3, 800617a <__sflush_r+0x7e>
 8006178:	6560      	str	r0, [r4, #84]	; 0x54
 800617a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800617c:	602f      	str	r7, [r5, #0]
 800617e:	2900      	cmp	r1, #0
 8006180:	d0c9      	beq.n	8006116 <__sflush_r+0x1a>
 8006182:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006186:	4299      	cmp	r1, r3
 8006188:	d002      	beq.n	8006190 <__sflush_r+0x94>
 800618a:	4628      	mov	r0, r5
 800618c:	f7ff fc98 	bl	8005ac0 <_free_r>
 8006190:	2000      	movs	r0, #0
 8006192:	6360      	str	r0, [r4, #52]	; 0x34
 8006194:	e7c0      	b.n	8006118 <__sflush_r+0x1c>
 8006196:	2301      	movs	r3, #1
 8006198:	4628      	mov	r0, r5
 800619a:	47b0      	blx	r6
 800619c:	1c41      	adds	r1, r0, #1
 800619e:	d1c8      	bne.n	8006132 <__sflush_r+0x36>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d0c5      	beq.n	8006132 <__sflush_r+0x36>
 80061a6:	2b1d      	cmp	r3, #29
 80061a8:	d001      	beq.n	80061ae <__sflush_r+0xb2>
 80061aa:	2b16      	cmp	r3, #22
 80061ac:	d101      	bne.n	80061b2 <__sflush_r+0xb6>
 80061ae:	602f      	str	r7, [r5, #0]
 80061b0:	e7b1      	b.n	8006116 <__sflush_r+0x1a>
 80061b2:	89a3      	ldrh	r3, [r4, #12]
 80061b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061b8:	81a3      	strh	r3, [r4, #12]
 80061ba:	e7ad      	b.n	8006118 <__sflush_r+0x1c>
 80061bc:	690f      	ldr	r7, [r1, #16]
 80061be:	2f00      	cmp	r7, #0
 80061c0:	d0a9      	beq.n	8006116 <__sflush_r+0x1a>
 80061c2:	0793      	lsls	r3, r2, #30
 80061c4:	680e      	ldr	r6, [r1, #0]
 80061c6:	bf08      	it	eq
 80061c8:	694b      	ldreq	r3, [r1, #20]
 80061ca:	600f      	str	r7, [r1, #0]
 80061cc:	bf18      	it	ne
 80061ce:	2300      	movne	r3, #0
 80061d0:	eba6 0807 	sub.w	r8, r6, r7
 80061d4:	608b      	str	r3, [r1, #8]
 80061d6:	f1b8 0f00 	cmp.w	r8, #0
 80061da:	dd9c      	ble.n	8006116 <__sflush_r+0x1a>
 80061dc:	4643      	mov	r3, r8
 80061de:	463a      	mov	r2, r7
 80061e0:	6a21      	ldr	r1, [r4, #32]
 80061e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80061e4:	4628      	mov	r0, r5
 80061e6:	47b0      	blx	r6
 80061e8:	2800      	cmp	r0, #0
 80061ea:	dc06      	bgt.n	80061fa <__sflush_r+0xfe>
 80061ec:	89a3      	ldrh	r3, [r4, #12]
 80061ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061f2:	81a3      	strh	r3, [r4, #12]
 80061f4:	f04f 30ff 	mov.w	r0, #4294967295
 80061f8:	e78e      	b.n	8006118 <__sflush_r+0x1c>
 80061fa:	4407      	add	r7, r0
 80061fc:	eba8 0800 	sub.w	r8, r8, r0
 8006200:	e7e9      	b.n	80061d6 <__sflush_r+0xda>
 8006202:	bf00      	nop
 8006204:	20400001 	.word	0x20400001

08006208 <_fflush_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	690b      	ldr	r3, [r1, #16]
 800620c:	4605      	mov	r5, r0
 800620e:	460c      	mov	r4, r1
 8006210:	b1db      	cbz	r3, 800624a <_fflush_r+0x42>
 8006212:	b118      	cbz	r0, 800621c <_fflush_r+0x14>
 8006214:	6983      	ldr	r3, [r0, #24]
 8006216:	b90b      	cbnz	r3, 800621c <_fflush_r+0x14>
 8006218:	f7ff f8be 	bl	8005398 <__sinit>
 800621c:	4b0c      	ldr	r3, [pc, #48]	; (8006250 <_fflush_r+0x48>)
 800621e:	429c      	cmp	r4, r3
 8006220:	d109      	bne.n	8006236 <_fflush_r+0x2e>
 8006222:	686c      	ldr	r4, [r5, #4]
 8006224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006228:	b17b      	cbz	r3, 800624a <_fflush_r+0x42>
 800622a:	4621      	mov	r1, r4
 800622c:	4628      	mov	r0, r5
 800622e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006232:	f7ff bf63 	b.w	80060fc <__sflush_r>
 8006236:	4b07      	ldr	r3, [pc, #28]	; (8006254 <_fflush_r+0x4c>)
 8006238:	429c      	cmp	r4, r3
 800623a:	d101      	bne.n	8006240 <_fflush_r+0x38>
 800623c:	68ac      	ldr	r4, [r5, #8]
 800623e:	e7f1      	b.n	8006224 <_fflush_r+0x1c>
 8006240:	4b05      	ldr	r3, [pc, #20]	; (8006258 <_fflush_r+0x50>)
 8006242:	429c      	cmp	r4, r3
 8006244:	bf08      	it	eq
 8006246:	68ec      	ldreq	r4, [r5, #12]
 8006248:	e7ec      	b.n	8006224 <_fflush_r+0x1c>
 800624a:	2000      	movs	r0, #0
 800624c:	bd38      	pop	{r3, r4, r5, pc}
 800624e:	bf00      	nop
 8006250:	080064b8 	.word	0x080064b8
 8006254:	080064d8 	.word	0x080064d8
 8006258:	08006498 	.word	0x08006498

0800625c <_lseek_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4c07      	ldr	r4, [pc, #28]	; (800627c <_lseek_r+0x20>)
 8006260:	4605      	mov	r5, r0
 8006262:	4608      	mov	r0, r1
 8006264:	4611      	mov	r1, r2
 8006266:	2200      	movs	r2, #0
 8006268:	6022      	str	r2, [r4, #0]
 800626a:	461a      	mov	r2, r3
 800626c:	f7fd fbe9 	bl	8003a42 <_lseek>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_lseek_r+0x1e>
 8006274:	6823      	ldr	r3, [r4, #0]
 8006276:	b103      	cbz	r3, 800627a <_lseek_r+0x1e>
 8006278:	602b      	str	r3, [r5, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	200002d0 	.word	0x200002d0

08006280 <__swhatbuf_r>:
 8006280:	b570      	push	{r4, r5, r6, lr}
 8006282:	460e      	mov	r6, r1
 8006284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006288:	2900      	cmp	r1, #0
 800628a:	b096      	sub	sp, #88	; 0x58
 800628c:	4614      	mov	r4, r2
 800628e:	461d      	mov	r5, r3
 8006290:	da07      	bge.n	80062a2 <__swhatbuf_r+0x22>
 8006292:	2300      	movs	r3, #0
 8006294:	602b      	str	r3, [r5, #0]
 8006296:	89b3      	ldrh	r3, [r6, #12]
 8006298:	061a      	lsls	r2, r3, #24
 800629a:	d410      	bmi.n	80062be <__swhatbuf_r+0x3e>
 800629c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062a0:	e00e      	b.n	80062c0 <__swhatbuf_r+0x40>
 80062a2:	466a      	mov	r2, sp
 80062a4:	f000 f884 	bl	80063b0 <_fstat_r>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	dbf2      	blt.n	8006292 <__swhatbuf_r+0x12>
 80062ac:	9a01      	ldr	r2, [sp, #4]
 80062ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80062b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80062b6:	425a      	negs	r2, r3
 80062b8:	415a      	adcs	r2, r3
 80062ba:	602a      	str	r2, [r5, #0]
 80062bc:	e7ee      	b.n	800629c <__swhatbuf_r+0x1c>
 80062be:	2340      	movs	r3, #64	; 0x40
 80062c0:	2000      	movs	r0, #0
 80062c2:	6023      	str	r3, [r4, #0]
 80062c4:	b016      	add	sp, #88	; 0x58
 80062c6:	bd70      	pop	{r4, r5, r6, pc}

080062c8 <__smakebuf_r>:
 80062c8:	898b      	ldrh	r3, [r1, #12]
 80062ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062cc:	079d      	lsls	r5, r3, #30
 80062ce:	4606      	mov	r6, r0
 80062d0:	460c      	mov	r4, r1
 80062d2:	d507      	bpl.n	80062e4 <__smakebuf_r+0x1c>
 80062d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062d8:	6023      	str	r3, [r4, #0]
 80062da:	6123      	str	r3, [r4, #16]
 80062dc:	2301      	movs	r3, #1
 80062de:	6163      	str	r3, [r4, #20]
 80062e0:	b002      	add	sp, #8
 80062e2:	bd70      	pop	{r4, r5, r6, pc}
 80062e4:	ab01      	add	r3, sp, #4
 80062e6:	466a      	mov	r2, sp
 80062e8:	f7ff ffca 	bl	8006280 <__swhatbuf_r>
 80062ec:	9900      	ldr	r1, [sp, #0]
 80062ee:	4605      	mov	r5, r0
 80062f0:	4630      	mov	r0, r6
 80062f2:	f7ff fc33 	bl	8005b5c <_malloc_r>
 80062f6:	b948      	cbnz	r0, 800630c <__smakebuf_r+0x44>
 80062f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062fc:	059a      	lsls	r2, r3, #22
 80062fe:	d4ef      	bmi.n	80062e0 <__smakebuf_r+0x18>
 8006300:	f023 0303 	bic.w	r3, r3, #3
 8006304:	f043 0302 	orr.w	r3, r3, #2
 8006308:	81a3      	strh	r3, [r4, #12]
 800630a:	e7e3      	b.n	80062d4 <__smakebuf_r+0xc>
 800630c:	4b0d      	ldr	r3, [pc, #52]	; (8006344 <__smakebuf_r+0x7c>)
 800630e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006310:	89a3      	ldrh	r3, [r4, #12]
 8006312:	6020      	str	r0, [r4, #0]
 8006314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006318:	81a3      	strh	r3, [r4, #12]
 800631a:	9b00      	ldr	r3, [sp, #0]
 800631c:	6163      	str	r3, [r4, #20]
 800631e:	9b01      	ldr	r3, [sp, #4]
 8006320:	6120      	str	r0, [r4, #16]
 8006322:	b15b      	cbz	r3, 800633c <__smakebuf_r+0x74>
 8006324:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006328:	4630      	mov	r0, r6
 800632a:	f000 f853 	bl	80063d4 <_isatty_r>
 800632e:	b128      	cbz	r0, 800633c <__smakebuf_r+0x74>
 8006330:	89a3      	ldrh	r3, [r4, #12]
 8006332:	f023 0303 	bic.w	r3, r3, #3
 8006336:	f043 0301 	orr.w	r3, r3, #1
 800633a:	81a3      	strh	r3, [r4, #12]
 800633c:	89a3      	ldrh	r3, [r4, #12]
 800633e:	431d      	orrs	r5, r3
 8006340:	81a5      	strh	r5, [r4, #12]
 8006342:	e7cd      	b.n	80062e0 <__smakebuf_r+0x18>
 8006344:	08005361 	.word	0x08005361

08006348 <__ascii_mbtowc>:
 8006348:	b082      	sub	sp, #8
 800634a:	b901      	cbnz	r1, 800634e <__ascii_mbtowc+0x6>
 800634c:	a901      	add	r1, sp, #4
 800634e:	b142      	cbz	r2, 8006362 <__ascii_mbtowc+0x1a>
 8006350:	b14b      	cbz	r3, 8006366 <__ascii_mbtowc+0x1e>
 8006352:	7813      	ldrb	r3, [r2, #0]
 8006354:	600b      	str	r3, [r1, #0]
 8006356:	7812      	ldrb	r2, [r2, #0]
 8006358:	1c10      	adds	r0, r2, #0
 800635a:	bf18      	it	ne
 800635c:	2001      	movne	r0, #1
 800635e:	b002      	add	sp, #8
 8006360:	4770      	bx	lr
 8006362:	4610      	mov	r0, r2
 8006364:	e7fb      	b.n	800635e <__ascii_mbtowc+0x16>
 8006366:	f06f 0001 	mvn.w	r0, #1
 800636a:	e7f8      	b.n	800635e <__ascii_mbtowc+0x16>

0800636c <__malloc_lock>:
 800636c:	4770      	bx	lr

0800636e <__malloc_unlock>:
 800636e:	4770      	bx	lr

08006370 <_read_r>:
 8006370:	b538      	push	{r3, r4, r5, lr}
 8006372:	4c07      	ldr	r4, [pc, #28]	; (8006390 <_read_r+0x20>)
 8006374:	4605      	mov	r5, r0
 8006376:	4608      	mov	r0, r1
 8006378:	4611      	mov	r1, r2
 800637a:	2200      	movs	r2, #0
 800637c:	6022      	str	r2, [r4, #0]
 800637e:	461a      	mov	r2, r3
 8006380:	f7fd fb04 	bl	800398c <_read>
 8006384:	1c43      	adds	r3, r0, #1
 8006386:	d102      	bne.n	800638e <_read_r+0x1e>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	b103      	cbz	r3, 800638e <_read_r+0x1e>
 800638c:	602b      	str	r3, [r5, #0]
 800638e:	bd38      	pop	{r3, r4, r5, pc}
 8006390:	200002d0 	.word	0x200002d0

08006394 <__ascii_wctomb>:
 8006394:	b149      	cbz	r1, 80063aa <__ascii_wctomb+0x16>
 8006396:	2aff      	cmp	r2, #255	; 0xff
 8006398:	bf85      	ittet	hi
 800639a:	238a      	movhi	r3, #138	; 0x8a
 800639c:	6003      	strhi	r3, [r0, #0]
 800639e:	700a      	strbls	r2, [r1, #0]
 80063a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80063a4:	bf98      	it	ls
 80063a6:	2001      	movls	r0, #1
 80063a8:	4770      	bx	lr
 80063aa:	4608      	mov	r0, r1
 80063ac:	4770      	bx	lr
	...

080063b0 <_fstat_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	4c07      	ldr	r4, [pc, #28]	; (80063d0 <_fstat_r+0x20>)
 80063b4:	2300      	movs	r3, #0
 80063b6:	4605      	mov	r5, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	4611      	mov	r1, r2
 80063bc:	6023      	str	r3, [r4, #0]
 80063be:	f7fd fb25 	bl	8003a0c <_fstat>
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	d102      	bne.n	80063cc <_fstat_r+0x1c>
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	b103      	cbz	r3, 80063cc <_fstat_r+0x1c>
 80063ca:	602b      	str	r3, [r5, #0]
 80063cc:	bd38      	pop	{r3, r4, r5, pc}
 80063ce:	bf00      	nop
 80063d0:	200002d0 	.word	0x200002d0

080063d4 <_isatty_r>:
 80063d4:	b538      	push	{r3, r4, r5, lr}
 80063d6:	4c06      	ldr	r4, [pc, #24]	; (80063f0 <_isatty_r+0x1c>)
 80063d8:	2300      	movs	r3, #0
 80063da:	4605      	mov	r5, r0
 80063dc:	4608      	mov	r0, r1
 80063de:	6023      	str	r3, [r4, #0]
 80063e0:	f7fd fb24 	bl	8003a2c <_isatty>
 80063e4:	1c43      	adds	r3, r0, #1
 80063e6:	d102      	bne.n	80063ee <_isatty_r+0x1a>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	b103      	cbz	r3, 80063ee <_isatty_r+0x1a>
 80063ec:	602b      	str	r3, [r5, #0]
 80063ee:	bd38      	pop	{r3, r4, r5, pc}
 80063f0:	200002d0 	.word	0x200002d0

080063f4 <_init>:
 80063f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f6:	bf00      	nop
 80063f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063fa:	bc08      	pop	{r3}
 80063fc:	469e      	mov	lr, r3
 80063fe:	4770      	bx	lr

08006400 <_fini>:
 8006400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006402:	bf00      	nop
 8006404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006406:	bc08      	pop	{r3}
 8006408:	469e      	mov	lr, r3
 800640a:	4770      	bx	lr
