Verilog implementation of 32-bit RISC_V processor.
Structural style used for top module.
Instantiated modules designed using Behavioural style.
