{"counter":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["user:ha",[-40,0,0]],["user:ha",[-72,0,0]],["user:ha",[-104,0,0]],["vdd",[-24,0,0]],["wire",[-104,-16,0,0,-8],{"signal":"OUT[2]"}],["wire",[-72,-16,0,0,-8],{"signal":"OUT[1]"}],["wire",[-40,-16,0,0,-8],{"signal":"OUT[0]"}],["wire",[-104,24,0,0,-8],{"signal":"NXT[2]"}],["wire",[-72,24,0,0,-8],{"signal":"NXT[1]"}],["wire",[-40,24,0,0,-8],{"signal":"NXT[0]"}],["wire",[-64,80,0,-8,0],{"signal":"CLK"}],["wire",[-104,72,0,-8,0],{"signal":"NXT[2:0]"}],["wire",[-24,64,0,8,0],{"signal":"OUT[2:0]"}],["gates:mux2",[-104,56,0],{"iterations":"3"}],["gates:dreg",[-64,64,0],{"iterations":"3"}],["wire",[-64,64,0,-24,0],{"signal":"din[2:0]"}],["wire",[-104,56,0,-8,0],{"signal":"0'3"}],["wire",[-96,88,0,0,8],{"signal":"RESET"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs RESET\n.group outputs OUT[2:0]\n\n.mode gate\n\n.cycle CLK=0 tran 0.5n CLK=1 tran 0.5n assert inputs tran 9n CLK=0 tran 9.5n sample outputs tran 0.5n\n1 ---\n0 LLL\n0 LLH\n0 LHL\n0 LHH\n0 HLL\n0 HLH\n0 HHL\n0 HHH\n0 LLL\n\n\n.plot CLK\n.plot RESET\n.plot b(NXT[2:0])\n.plot b(OUT[2:0])\n\n"]]},"ha":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:and2",[-16,-24,0]],["gates:xor2",[-16,8,0]],["port",[-40,-24,0],{"signal":"A"}],["wire",[-16,8,0,-8,0]],["wire",[-24,8,0,0,-32]],["wire",[-40,-24,0,16,0]],["wire",[-16,-24,0,-8,0]],["port",[32,-16,4],{"signal":"COUT","direction":"out"}],["port",[32,16,4],{"signal":"S","direction":"out"}],["port",[-40,-8,0],{"signal":"CIN"}],["wire",[-16,24,0,-16,0]],["wire",[-32,24,0,0,-32]],["wire",[-40,-8,0,8,0]],["wire",[-16,-8,0,-16,0]]],"icon":[["terminal",[-16,0,0],{"name":"COUT"}],["terminal",[16,0,4],{"name":"CIN"}],["terminal",[0,-16,1],{"name":"A"}],["terminal",[0,16,3],{"name":"S"}],["circle",[0,0,0,7.615773105863909]],["text",[0,0,0],{"text":"HA","align":"center"}]],"test":[["test",""]]}}
