v 20130925 2
C 40000 52200 1 0 0 spice-model-1.sym
{
T 40100 52900 5 10 0 1 0 0 1
device=model
T 40100 52800 5 10 1 1 0 0 1
refdes=A2
T 41300 52500 5 10 1 1 0 0 1
model-name=AD825
T 40500 52300 5 10 1 1 0 0 1
file=../models/ad825.cir
}
C 40200 41800 1 0 0 vdc-1.sym
{
T 40900 42450 5 10 1 1 0 0 1
refdes=V4
T 40900 42650 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 40900 42850 5 10 0 0 0 0 1
footprint=none
T 40900 42250 5 10 1 1 0 0 1
value=DC 12V
}
C 40400 44700 1 0 0 gnd-1.sym
C 40200 45300 1 0 0 vac-1.sym
{
T 40900 45950 5 10 1 1 0 0 1
refdes=V1
T 40900 46150 5 10 0 0 0 0 1
device=vac
T 40900 46350 5 10 0 0 0 0 1
footprint=none
T 40900 45750 5 10 1 1 0 0 1
value=dc 1650mv ac 1650mv 1khz
}
C 40000 51200 1 0 0 spice-model-1.sym
{
T 40100 51900 5 10 0 1 0 0 1
device=model
T 40100 51800 5 10 1 1 0 0 1
refdes=A3
T 41300 51500 5 10 1 1 0 0 1
model-name=LM258/NS
T 40500 51300 5 10 1 1 0 0 1
file=../models/LM258.MOD
}
C 44200 46300 1 0 0 aop-spice-1.sym
{
T 45250 46450 5 8 0 0 0 0 1
device=AOP-Standard
T 44900 47100 5 10 1 1 0 0 1
refdes=U1
T 44900 46200 5 10 1 1 0 0 1
model-name=ada4001
}
N 44200 46500 44100 46500 4
N 40500 46900 40500 46500 4
N 40500 45300 40500 45000 4
N 44700 47100 44700 48800 4
{
T 44400 47600 5 10 1 1 0 0 1
netname=vm
}
N 45200 46700 46500 46700 4
{
T 45800 46800 5 10 1 1 0 0 1
netname=Vint01
}
N 44100 45200 45900 45200 4
N 45900 45200 45900 46700 4
N 40500 43000 40500 43500 4
{
T 40500 43000 5 10 1 1 0 0 1
netname=vp
}
N 40500 41500 40500 41800 4
N 40500 39800 40500 40300 4
{
T 40500 39800 5 10 1 1 0 0 1
netname=vm
}
C 40900 41000 1 0 0 gnd-1.sym
N 41000 41300 41000 41700 4
N 41000 41700 40500 41700 4
C 47400 46800 1 180 0 resistor-1.sym
{
T 47100 46400 5 10 0 0 180 0 1
device=RESISTOR
T 46900 47000 5 10 1 1 180 0 1
refdes=R1
T 47500 47000 5 10 1 1 180 0 1
value=10k
}
C 56300 42600 1 0 0 gnd-1.sym
C 40200 40300 1 0 0 vdc-1.sym
{
T 39600 41050 5 10 1 1 0 0 1
refdes=V5
T 40900 41150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 40900 41350 5 10 0 0 0 0 1
footprint=none
T 39500 40750 5 10 1 1 0 0 1
value=DC 12V
}
C 38700 41900 1 0 0 vdc-1.sym
{
T 39400 42550 5 10 1 1 0 0 1
refdes=V3
T 39400 42750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 39400 42950 5 10 0 0 0 0 1
footprint=none
T 39400 42350 5 10 1 1 0 0 1
value=DC 3300MV
}
N 40500 41700 39000 41700 4
N 39000 41700 39000 41900 4
C 38800 44000 1 0 0 vdd-1.sym
N 39000 43100 39000 44000 4
{
T 39000 43100 5 10 1 1 0 0 1
netname=vdd
}
N 44700 46300 44700 45500 4
{
T 44700 46300 5 10 1 1 0 0 1
netname=vp
}
N 47400 46700 49000 46700 4
{
T 47900 46800 5 10 1 1 0 0 1
netname=Vout1
}
C 56300 44200 1 270 0 resistor-1.sym
{
T 56700 43900 5 10 0 0 270 0 1
device=RESISTOR
T 56100 43700 5 10 1 1 270 0 1
refdes=R8
T 56100 44200 5 10 1 1 270 0 1
value=10k
}
N 56400 43300 56400 42900 4
N 56400 45500 56400 44200 4
N 54500 44900 56400 44900 4
{
T 54500 44900 5 10 1 1 0 0 1
netname=Vres
}
C 57300 43300 1 90 0 capacitor-1.sym
{
T 56600 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 57300 43900 5 10 1 1 90 0 1
refdes=C1
T 56400 43500 5 10 0 0 90 0 1
symversion=0.1
T 57300 43300 5 10 1 1 90 0 1
value=1n
}
N 57100 44200 57100 44900 4
N 56400 44900 57700 44900 4
N 57100 43300 57100 43100 4
N 57100 43100 56400 43100 4
C 57700 44800 1 0 0 resistor-1.sym
{
T 58000 45200 5 10 0 0 0 0 1
device=RESISTOR
T 58200 44600 5 10 1 1 0 0 1
refdes=R7
T 57700 44600 5 10 1 1 0 0 1
value=1k
}
N 58600 44900 60000 44900 4
C 59700 43700 1 0 0 vpulse-1.sym
{
T 60400 44350 5 10 1 1 0 0 1
refdes=V2
T 60400 44550 5 10 0 0 0 0 1
device=vpulse
T 60400 44750 5 10 0 0 0 0 1
footprint=none
T 60400 44150 5 10 1 1 0 0 1
value=pulse -1 1 10n 10n 10n 1u 2u
}
C 59900 43100 1 0 0 gnd-1.sym
N 60000 43400 60000 43700 4
C 40000 50100 1 0 0 spice-model-1.sym
{
T 40100 50800 5 10 0 1 0 0 1
device=model
T 40100 50700 5 10 1 1 0 0 1
refdes=A4
T 41300 50400 5 10 1 1 0 0 1
model-name=INA126
T 40500 50200 5 10 1 1 0 0 1
file=../models/INA126.LIB
}
C 40000 53100 1 0 0 spice-model-1.sym
{
T 40100 53800 5 10 0 1 0 0 1
device=model
T 40100 53700 5 10 1 1 0 0 1
refdes=A1
T 41300 53400 5 10 1 1 0 0 1
model-name=OPA551
T 40500 53200 5 10 1 1 0 0 1
file=../models/OPA551.LIB
}
C 56300 46400 1 270 0 resistor-1.sym
{
T 56700 46100 5 10 0 0 270 0 1
device=RESISTOR
T 56100 45900 5 10 1 1 270 0 1
refdes=R2
T 56100 46400 5 10 1 1 270 0 1
value=10
}
C 43200 53100 1 0 0 spice-model-1.sym
{
T 43300 53800 5 10 0 1 0 0 1
device=model
T 43300 53700 5 10 1 1 0 0 1
refdes=A5
T 44500 53400 5 10 1 1 0 0 1
model-name=ada4001
T 43700 53200 5 10 1 1 0 0 1
file=../models/ada4001.cir
}
C 42600 46800 1 0 0 resistor-1.sym
{
T 42900 47200 5 10 0 0 0 0 1
device=RESISTOR
T 42800 47100 5 10 1 1 0 0 1
refdes=R2
T 42800 46600 5 10 1 1 0 0 1
value=26.1k
}
C 41000 46800 1 0 0 resistor-1.sym
{
T 41300 47200 5 10 0 0 0 0 1
device=RESISTOR
T 41200 47100 5 10 1 1 0 0 1
refdes=R?
}
C 41000 46800 1 0 0 resistor-1.sym
{
T 41300 47200 5 10 0 0 0 0 1
device=RESISTOR
T 41200 47100 5 10 1 1 0 0 1
refdes=R3
T 41000 46600 5 10 1 1 0 0 1
value=26.1k
}
N 42600 46900 41900 46900 4
N 43500 46900 44200 46900 4
N 41000 46900 40500 46900 4
{
T 40600 47000 5 10 1 1 0 0 1
netname=Vin
}
C 43900 49200 1 0 0 capacitor-1.sym
{
T 44100 49900 5 10 0 0 0 0 1
device=CAPACITOR
T 44500 49200 5 10 1 1 0 0 1
refdes=C1
T 44100 50100 5 10 0 0 0 0 1
symversion=0.1
T 43900 49200 5 10 1 1 0 0 1
value=100n
}
N 45900 46700 45900 49400 4
N 45900 49400 44800 49400 4
N 43900 49400 42300 49400 4
N 42300 49400 42300 46900 4
N 44100 45200 44100 46500 4
C 44100 43900 1 90 0 capacitor-1.sym
{
T 43400 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 44500 5 10 1 1 90 0 1
refdes=C2
T 43200 44100 5 10 0 0 90 0 1
symversion=0.1
T 44100 43900 5 10 1 1 90 0 1
value=2n
}
N 43900 44800 43900 46900 4
N 43900 43900 43900 43000 4
C 43800 42700 1 0 0 gnd-1.sym
