#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000299619ea550 .scope module, "testbench_and_gate_32bit" "testbench_and_gate_32bit" 2 3;
 .timescale 0 0;
v0000029961b1bda0_0 .var "test_a", 31 0;
v0000029961b1be40_0 .var "test_b", 31 0;
v0000029961b1bee0_0 .net "test_y", 31 0, L_0000029961b1a6f0;  1 drivers
S_00000299619eada0 .scope module, "uut_and_gate" "and_gate_32bit" 2 11, 3 3 0, S_00000299619ea550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
L_0000029961b1a6f0 .functor AND 32, v0000029961b1bda0_0, v0000029961b1be40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000299619eaf30_0 .net "a", 31 0, v0000029961b1bda0_0;  1 drivers
v00000299619b2f40_0 .net "b", 31 0, v0000029961b1be40_0;  1 drivers
v0000029961b1bd00_0 .net "y", 31 0, L_0000029961b1a6f0;  alias, 1 drivers
    .scope S_00000299619ea550;
T_0 ;
    %vpi_call 2 19 "$dumpfile", "and_gate_32bit.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000299619ea550 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000299619ea550;
T_1 ;
    %vpi_call 2 25 "$display", "Starting simulation for AND gate..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029961b1bda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029961b1be40_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 31 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000029961b1bda0_0, v0000029961b1be40_0, v0000029961b1bee0_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000029961b1bda0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000029961b1be40_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000029961b1bda0_0, v0000029961b1be40_0, v0000029961b1bee0_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000029961b1bda0_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0000029961b1be40_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 43 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000029961b1bda0_0, v0000029961b1be40_0, v0000029961b1bee0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029961b1bda0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000029961b1be40_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 49 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000029961b1bda0_0, v0000029961b1be40_0, v0000029961b1bee0_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000029961b1bda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029961b1be40_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 55 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000029961b1bda0_0, v0000029961b1be40_0, v0000029961b1bee0_0 {0 0 0};
    %vpi_call 2 57 "$display", "Finishing simulation for AND gate." {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_and_gate_32bit.v";
    "and_gate_32bit.v";
