Warning (10268): Verilog HDL information at registerFile.v(35): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Projetos/MIPS_GITHUB/MIPS_CPU/RegisterFile/registerFile.v Line: 35
