// Seed: 2990499658
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
    , id_7,
    input wand id_5
);
  wire id_8;
  assign module_1.id_2 = 0;
  wire id_9 = id_8;
endmodule
module module_1 (
    input  wor   id_0,
    output wand  id_1,
    output tri0  id_2,
    output logic id_3,
    input  tri   id_4
);
  always_latch @(-1 or posedge 1) begin : LABEL_0
    id_3 = 1;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_4,
      id_0,
      id_4
  );
endmodule
module module_0 (
    id_1,
    access,
    id_3,
    id_4,
    module_2,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd65,
    parameter id_3 = 32'd14
) (
    _id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  inout wire _id_1;
  logic [-1 : -1] id_4;
  parameter id_5 = 1;
  module_2 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
  logic id_6;
  ;
  wire id_7;
  wire [(  id_3  ) : id_1] id_8;
  wire id_9;
endmodule
