<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Young_08_CPU_R.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_ROM_64x32bit_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Inst_ROM_64x32bit_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Inst_ROM_64x32bit_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruction_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Instruction_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1622706646" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1622706646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622706824" xil_pn:in_ck="2087135105584153899" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622706824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Inst_ROM_64x32bit_M.v"/>
      <outfile xil_pn:name="Instruction.v"/>
      <outfile xil_pn:name="Instruction_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1622706650" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="637030824116230296" xil_pn:start_ts="1622706650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622706650" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4182780584778709322" xil_pn:start_ts="1622706650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622706651" xil_pn:in_ck="2892870336298136601" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5086697512409118911" xil_pn:start_ts="1622706650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.v"/>
    </transform>
    <transform xil_pn:end_ts="1622706827" xil_pn:in_ck="-3691838129932275120" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622706827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Inst_ROM_64x32bit_M.v"/>
      <outfile xil_pn:name="Instruction.v"/>
      <outfile xil_pn:name="Instruction_Test.v"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.v"/>
    </transform>
    <transform xil_pn:end_ts="1622706832" xil_pn:in_ck="-3691838129932275120" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1719611350737914591" xil_pn:start_ts="1622706827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Test_beh.prj"/>
      <outfile xil_pn:name="Instruction_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622706832" xil_pn:in_ck="4192977000963249008" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="960351846064355458" xil_pn:start_ts="1622706832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Instruction_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
