Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 26dd921ec1604845a7275c6a811fa575 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.gen_clk_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.gen_clk_clk_wiz_0_0
Compiling module xil_defaultlib.gen_clk
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.gen_branch_signal
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.load
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hazard_control
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.gen_clk_wrapper
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
