module memory(op, address, clk, ip, rd_wr);
output reg[3:0] op;
input[3:0] ip;
input[3:0] address;
input rd_wr,clk;
reg[3:0]memory[0:15];
always@(posedge clk)
begin
if(rd_wr)
op=memory[address];
else
memory[address]=ip;
end
endmodule
