

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_80_6'
================================================================
* Date:           Mon Aug 12 18:56:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_6  |    90122|    90122|        22|         11|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    185|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     242|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln80_fu_135_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln81_fu_145_p2     |         +|   0|  0|  14|          13|          13|
    |and_ln83_1_fu_232_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln83_fu_223_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln80_fu_129_p2    |      icmp|   0|  0|  20|          14|          15|
    |icmp_ln83_1_fu_184_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln83_2_fu_207_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln83_3_fu_213_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln83_fu_178_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln83_1_fu_228_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln83_2_fu_237_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln83_fu_219_p2      |        or|   0|  0|   2|           1|           1|
    |s_5_2_fu_247_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 185|         110|          74|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|   14|         28|
    |grp_fu_107_p0            |  14|          3|   32|         96|
    |j_fu_56                  |   9|          2|   14|         28|
    |s_5_fu_52                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 133|         27|   96|        234|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln81_reg_280                 |  13|   0|   13|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln80_reg_276                |   1|   0|    1|          0|
    |icmp_ln83_1_reg_314              |   1|   0|    1|          0|
    |icmp_ln83_2_reg_319              |   1|   0|    1|          0|
    |icmp_ln83_3_reg_324              |   1|   0|    1|          0|
    |icmp_ln83_reg_309                |   1|   0|    1|          0|
    |j_fu_56                          |  14|   0|   14|          0|
    |mul_reg_344                      |  32|   0|   32|          0|
    |or_ln83_2_reg_339                |   1|   0|    1|          0|
    |or_ln83_2_reg_339_pp0_iter1_reg  |   1|   0|    1|          0|
    |s_5_1_reg_355                    |  32|   0|   32|          0|
    |s_5_fu_52                        |  32|   0|   32|          0|
    |s_5_load_reg_349                 |  32|   0|   32|          0|
    |temp_a_reg_295                   |  32|   0|   32|          0|
    |temp_b_reg_302                   |  32|   0|   32|          0|
    |tmp_7_reg_329                    |   1|   0|    1|          0|
    |tmp_9_reg_334                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 242|   0|  242|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3484_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3484_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3484_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3484_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3488_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3488_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3488_p_opcode  |  out|    5|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3488_p_dout0   |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3488_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3492_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3492_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3492_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3492_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|grp_fu_3492_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_80_6|  return value|
|zext_ln40_1           |   in|    5|     ap_none|                          zext_ln40_1|        scalar|
|A_5_address0          |  out|   13|   ap_memory|                                  A_5|         array|
|A_5_ce0               |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_q0                |   in|   32|   ap_memory|                                  A_5|         array|
|B_0_address0          |  out|   13|   ap_memory|                                  B_0|         array|
|B_0_ce0               |  out|    1|   ap_memory|                                  B_0|         array|
|B_0_q0                |   in|   32|   ap_memory|                                  B_0|         array|
|s_5_out               |  out|   32|      ap_vld|                              s_5_out|       pointer|
|s_5_out_ap_vld        |  out|    1|      ap_vld|                              s_5_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 11, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_5 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:79]   --->   Operation 25 'alloca' 's_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln40_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln40_1"   --->   Operation 27 'read' 'zext_ln40_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast = zext i5 %zext_ln40_1_read"   --->   Operation 28 'zext' 'zext_ln40_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln80 = store i14 0, i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 29 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 0.1, i32 %s_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:79]   --->   Operation 30 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body137"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_3 = load i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 32 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%icmp_ln80 = icmp_eq  i14 %j_3, i14 8192" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 33 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln80 = add i14 %j_3, i14 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 34 'add' 'add_ln80' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body137.split, void %VITIS_LOOP_88_7.exitStub" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i14 %j_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 36 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.67ns)   --->   "%add_ln81 = add i13 %trunc_ln80, i13 %zext_ln40_1_cast" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:81]   --->   Operation 37 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln80 = store i14 %add_ln80, i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 38 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i13 %add_ln81" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:81]   --->   Operation 39 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln81" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:81]   --->   Operation 40 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%temp_a = load i13 %A_5_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:81]   --->   Operation 41 'load' 'temp_a' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln81" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:82]   --->   Operation 42 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%temp_b = load i13 %B_0_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:82]   --->   Operation 43 'load' 'temp_b' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%temp_a = load i13 %A_5_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:81]   --->   Operation 44 'load' 'temp_a' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%temp_b = load i13 %B_0_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:82]   --->   Operation 45 'load' 'temp_b' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i32 %temp_a" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 46 'bitcast' 'bitcast_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83, i32 23, i32 30" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %bitcast_ln83" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 48 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln83 = icmp_ne  i8 %tmp_s, i8 255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 49 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln80)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln83_1 = icmp_eq  i23 %trunc_ln83, i23 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 50 'icmp' 'icmp_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [4/4] (2.73ns)   --->   "%tmp_7 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 51 'fcmp' 'tmp_7' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [8/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 52 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 53 [3/4] (2.73ns)   --->   "%tmp_7 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 53 'fcmp' 'tmp_7' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 54 'bitcast' 'bitcast_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_1, i32 23, i32 30" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i32 %bitcast_ln83_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 56 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.91ns)   --->   "%icmp_ln83_2 = icmp_ne  i8 %tmp_8, i8 255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 57 'icmp' 'icmp_ln83_2' <Predicate = (!icmp_ln80)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.28ns)   --->   "%icmp_ln83_3 = icmp_eq  i23 %trunc_ln83_1, i23 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 58 'icmp' 'icmp_ln83_3' <Predicate = (!icmp_ln80)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [4/4] (2.73ns)   --->   "%tmp_9 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 59 'fcmp' 'tmp_9' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [7/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 61 [2/4] (2.73ns)   --->   "%tmp_7 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 61 'fcmp' 'tmp_7' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [3/4] (2.73ns)   --->   "%tmp_9 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 62 'fcmp' 'tmp_9' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [6/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.73>
ST_7 : Operation 64 [1/4] (2.73ns)   --->   "%tmp_7 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 64 'fcmp' 'tmp_7' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/4] (2.73ns)   --->   "%tmp_9 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 65 'fcmp' 'tmp_9' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [5/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 66 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 67 [1/4] (2.73ns)   --->   "%tmp_9 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 67 'fcmp' 'tmp_9' <Predicate = (!icmp_ln80)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [4/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 68 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_2)   --->   "%or_ln83 = or i1 %icmp_ln83_1, i1 %icmp_ln83" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 69 'or' 'or_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_2)   --->   "%and_ln83 = and i1 %or_ln83, i1 %tmp_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 70 'and' 'and_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_2)   --->   "%or_ln83_1 = or i1 %icmp_ln83_3, i1 %icmp_ln83_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 71 'or' 'or_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln83_2)   --->   "%and_ln83_1 = and i1 %or_ln83_1, i1 %tmp_9" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 72 'and' 'and_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln83_2 = or i1 %and_ln83, i1 %and_ln83_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 73 'or' 'or_ln83_2' <Predicate = (!icmp_ln80)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [3/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 74 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 75 [2/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 75 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 76 [1/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 76 'fmul' 'mul' <Predicate = (!icmp_ln80)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%s_5_load_1 = load i32 %s_5"   --->   Operation 94 'load' 's_5_load_1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_5_out, i32 %s_5_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%s_5_load = load i32 %s_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 77 'load' 's_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [10/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 78 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 79 [9/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 79 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 80 [8/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 80 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 81 [7/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 81 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 82 [6/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 82 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 83 [5/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 83 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 84 [4/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 84 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 85 [3/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 85 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 86 [2/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 86 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 87 [1/10] (3.35ns)   --->   "%s_5_1 = fadd i32 %s_5_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84]   --->   Operation 87 'fadd' 's_5_1' <Predicate = (!or_ln83_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 88 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 90 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%s_5_2 = select i1 %or_ln83_2, i32 %s_5_load, i32 %s_5_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83]   --->   Operation 91 'select' 's_5_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %s_5_2, i32 %s_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:79]   --->   Operation 92 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body137" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80]   --->   Operation 93 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln40_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_5                    (alloca           ) [ 01111111111111111111111]
j                      (alloca           ) [ 01000000000000000000000]
zext_ln40_1_read       (read             ) [ 00000000000000000000000]
zext_ln40_1_cast       (zext             ) [ 00000000000000000000000]
store_ln80             (store            ) [ 00000000000000000000000]
store_ln79             (store            ) [ 00000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000]
j_3                    (load             ) [ 00000000000000000000000]
icmp_ln80              (icmp             ) [ 01111111111100000000000]
add_ln80               (add              ) [ 00000000000000000000000]
br_ln80                (br               ) [ 00000000000000000000000]
trunc_ln80             (trunc            ) [ 00000000000000000000000]
add_ln81               (add              ) [ 00100000000000000000000]
store_ln80             (store            ) [ 00000000000000000000000]
zext_ln81              (zext             ) [ 00000000000000000000000]
A_5_addr               (getelementptr    ) [ 00010000000000000000000]
B_0_addr               (getelementptr    ) [ 00010000000000000000000]
temp_a                 (load             ) [ 00001111111100000000000]
temp_b                 (load             ) [ 00001111111100000000000]
bitcast_ln83           (bitcast          ) [ 00000000000000000000000]
tmp_s                  (partselect       ) [ 00000000000000000000000]
trunc_ln83             (trunc            ) [ 00000000000000000000000]
icmp_ln83              (icmp             ) [ 00000111110000000000000]
icmp_ln83_1            (icmp             ) [ 00000111110000000000000]
bitcast_ln83_1         (bitcast          ) [ 00000000000000000000000]
tmp_8                  (partselect       ) [ 00000000000000000000000]
trunc_ln83_1           (trunc            ) [ 00000000000000000000000]
icmp_ln83_2            (icmp             ) [ 00000011110000000000000]
icmp_ln83_3            (icmp             ) [ 00000011110000000000000]
tmp_7                  (fcmp             ) [ 00000000110000000000000]
tmp_9                  (fcmp             ) [ 00000000010000000000000]
or_ln83                (or               ) [ 00000000000000000000000]
and_ln83               (and              ) [ 00000000000000000000000]
or_ln83_1              (or               ) [ 00000000000000000000000]
and_ln83_1             (and              ) [ 00000000000000000000000]
or_ln83_2              (or               ) [ 01111111111111111111111]
mul                    (fmul             ) [ 01111111111011111111110]
s_5_load               (load             ) [ 00111111111101111111111]
s_5_1                  (fadd             ) [ 00000000000100000000001]
specpipeline_ln80      (specpipeline     ) [ 00000000000000000000000]
speclooptripcount_ln80 (speclooptripcount) [ 00000000000000000000000]
specloopname_ln80      (specloopname     ) [ 00000000000000000000000]
s_5_2                  (select           ) [ 00000000000000000000000]
store_ln79             (store            ) [ 00000000000000000000000]
br_ln80                (br               ) [ 00000000000000000000000]
s_5_load_1             (load             ) [ 00000000000000000000000]
write_ln0              (write            ) [ 00000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln40_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_5_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_5_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="s_5_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln40_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="73" class="1004" name="A_5_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="13" slack="0"/>
<pin id="77" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_a/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="B_0_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_b/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s_5_1/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/4 tmp_9/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln40_1_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln80_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln79_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_3_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln80_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="14" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln80_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln80_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln81_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln80_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="14" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln81_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bitcast_ln83_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln83_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln83_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln83_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="23" slack="0"/>
<pin id="186" dir="0" index="1" bw="23" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83_1/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bitcast_ln83_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_1/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_8_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln83_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_1/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln83_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83_2/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln83_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="23" slack="0"/>
<pin id="215" dir="0" index="1" bw="23" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83_3/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_ln83_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="5"/>
<pin id="221" dir="0" index="1" bw="1" slack="5"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln83_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="2"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln83_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="4"/>
<pin id="230" dir="0" index="1" bw="1" slack="4"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_1/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln83_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83_1/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln83_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_2/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="s_5_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="11"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_5_load/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="s_5_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="13"/>
<pin id="249" dir="0" index="1" bw="32" slack="10"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_5_2/22 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln79_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="21"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/22 "/>
</bind>
</comp>

<comp id="257" class="1004" name="s_5_load_1_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="10"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_5_load_1/11 "/>
</bind>
</comp>

<comp id="261" class="1005" name="s_5_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_5 "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln80_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="280" class="1005" name="add_ln81_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="1"/>
<pin id="282" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="285" class="1005" name="A_5_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="1"/>
<pin id="287" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="B_0_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="1"/>
<pin id="292" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="temp_a_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_a "/>
</bind>
</comp>

<comp id="302" class="1005" name="temp_b_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_b "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln83_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="5"/>
<pin id="311" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln83_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="5"/>
<pin id="316" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln83_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln83_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="4"/>
<pin id="321" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln83_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln83_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="4"/>
<pin id="326" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln83_3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_7_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="2"/>
<pin id="331" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_9_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="339" class="1005" name="or_ln83_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="3"/>
<pin id="341" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="or_ln83_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="mul_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="349" class="1005" name="s_5_load_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_5_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="s_5_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_5_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="60" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="112" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="135" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="161" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="164" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="174" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="193" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="203" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="223" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="256"><net_src comp="247" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="264"><net_src comp="52" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="56" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="279"><net_src comp="129" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="145" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="288"><net_src comp="73" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="293"><net_src comp="86" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="298"><net_src comp="80" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="305"><net_src comp="93" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="312"><net_src comp="178" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="317"><net_src comp="184" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="322"><net_src comp="207" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="327"><net_src comp="213" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="332"><net_src comp="107" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="337"><net_src comp="107" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="342"><net_src comp="237" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="347"><net_src comp="103" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="352"><net_src comp="243" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="358"><net_src comp="99" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="247" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_5 | {}
	Port: B_0 | {}
	Port: s_5_out | {11 }
 - Input state : 
	Port: matrixmult_Pipeline_VITIS_LOOP_80_6 : zext_ln40_1 | {1 }
	Port: matrixmult_Pipeline_VITIS_LOOP_80_6 : A_5 | {2 3 }
	Port: matrixmult_Pipeline_VITIS_LOOP_80_6 : B_0 | {2 3 }
  - Chain level:
	State 1
		store_ln80 : 1
		store_ln79 : 1
		j_3 : 1
		icmp_ln80 : 2
		add_ln80 : 2
		br_ln80 : 3
		trunc_ln80 : 2
		add_ln81 : 3
		store_ln80 : 3
	State 2
		A_5_addr : 1
		temp_a : 2
		B_0_addr : 1
		temp_b : 2
	State 3
	State 4
		tmp_s : 1
		trunc_ln83 : 1
		icmp_ln83 : 2
		icmp_ln83_1 : 2
	State 5
		tmp_8 : 1
		trunc_ln83_1 : 1
		icmp_ln83_2 : 2
		icmp_ln83_3 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
		s_5_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln79 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_99          |    2    |   365   |   421   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_103         |    3    |   199   |   324   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln80_fu_129      |    0    |    0    |    17   |
|          |       icmp_ln83_fu_178      |    0    |    0    |    15   |
|   icmp   |      icmp_ln83_1_fu_184     |    0    |    0    |    30   |
|          |      icmp_ln83_2_fu_207     |    0    |    0    |    15   |
|          |      icmp_ln83_3_fu_213     |    0    |    0    |    30   |
|----------|-----------------------------|---------|---------|---------|
|  select  |         s_5_2_fu_247        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln80_fu_135       |    0    |    0    |    17   |
|          |       add_ln81_fu_145       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln83_fu_219       |    0    |    0    |    2    |
|    or    |       or_ln83_1_fu_228      |    0    |    0    |    2    |
|          |       or_ln83_2_fu_237      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln83_fu_223       |    0    |    0    |    2    |
|          |      and_ln83_1_fu_232      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln40_1_read_read_fu_60 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_66    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_107         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |   zext_ln40_1_cast_fu_112   |    0    |    0    |    0    |
|          |       zext_ln81_fu_156      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln80_fu_141      |    0    |    0    |    0    |
|   trunc  |      trunc_ln83_fu_174      |    0    |    0    |    0    |
|          |     trunc_ln83_1_fu_203     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_s_fu_164        |    0    |    0    |    0    |
|          |         tmp_8_fu_193        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   564   |   925   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_5_addr_reg_285 |   13   |
|  B_0_addr_reg_290 |   13   |
|  add_ln81_reg_280 |   13   |
| icmp_ln80_reg_276 |    1   |
|icmp_ln83_1_reg_314|    1   |
|icmp_ln83_2_reg_319|    1   |
|icmp_ln83_3_reg_324|    1   |
| icmp_ln83_reg_309 |    1   |
|     j_reg_269     |   14   |
|    mul_reg_344    |   32   |
| or_ln83_2_reg_339 |    1   |
|   s_5_1_reg_355   |   32   |
|  s_5_load_reg_349 |   32   |
|    s_5_reg_261    |   32   |
|   temp_a_reg_295  |   32   |
|   temp_b_reg_302  |   32   |
|   tmp_7_reg_329   |    1   |
|   tmp_9_reg_334   |    1   |
+-------------------+--------+
|       Total       |   253  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_93 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_99    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_107    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   180  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   925  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   817  |   961  |
+-----------+--------+--------+--------+--------+
