# ########################################################################
# Copyright (C) 2020-2024 Advanced Micro Devices, Inc. All rights Reserved.
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.
#
# ########################################################################

---
include: rocsparse_common.yaml
include: known_bugs.yaml


Definitions:
  - &alpha_beta_range_quick
    - { alpha:   1.0, beta: -1.0, alphai:  1.0, betai: -0.5 }
    - { alpha:  -0.5, beta:  0.5, alphai: -0.5, betai:  1.0 }

  - &alpha_beta_range_checkin
    - { alpha:   0.0, beta:  1.0,  alphai:  1.5, betai:  0.5 }
    - { alpha:   3.0, beta:  1.0,  alphai:  2.0, betai: -0.5 }

  - &alpha_beta_range_nightly
    - { alpha:  -0.5, beta:  0.5,  alphai:  1.0, betai: -0.5 }
    - { alpha:  -1.0, beta: -0.5,  alphai:  0.0, betai:  0.0 }

  - &alpha_beta_range_stress
    - { alpha:   1.0, beta:  0.0, alphai:  0.0, betai:  0.0 }

Tests:
- name: spmm_csr_bad_arg
  category: pre_checkin
  function: spmm_csr_bad_arg
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex_real

##############################
# Quick
##############################
- name: spmm_csr
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: [223, 485, 647]
  N: [223]
  K: [223, 485, 647]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none, rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_column]

- name: spmm_csr
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex_real
  M: [0, 485]
  N: [0, 647]
  K: [0, 223]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_row_split, rocsparse_spmm_alg_csr_nnz_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_row]

- name: spmm_csr_file
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: 1
  N: [64]
  K: 1
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_column, rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [nos3,
             nos4]

- name: spmm_csr_file
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions
  M: 1
  N: [256]
  K: 1
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_column, rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [nos1,
             nos3,
             nos4,
             nos7]

- name: spmm_csr_file
  category: quick
  function: spmm_csr
  indextype: *i32_i64
  precision: *double_only_precisions
  M: 1
  N: [42]
  K: 1
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split, rocsparse_spmm_alg_csr_nnz_split]
  orderB: [rocsparse_order_column, rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [nos2,
             nos3,
             nos6,
             nos7]

- name: spmm_csr_file
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex
  M: 1
  N: [7]
  K: 1
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_row_split, rocsparse_spmm_alg_csr_nnz_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_row]
  filename: [Chevron2]

- name: spmm_csr
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *int8_int8_int32_int32_abct_precision
  M: [436]
  N: [214]
  K: [573]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none, rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_column]

- name: spmm_csr
  category: quick
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *int8_int8_float32_float32_abct_precision
  M: [374]
  N: [210]
  K: [457]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none, rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_column]

##############################
# Precheckin
##############################
- name: spmm_csr
  category: pre_checkin
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions
  M: [311]
  N: [441]
  K: [82]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_row_split, rocsparse_spmm_alg_csr_nnz_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_row, rocsparse_order_column]
  orderC: [rocsparse_order_column]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i32_i64
  precision: *double_only_precisions_complex
  M: 1
  N: [16]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_transpose]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [mplate]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: 1
  N: [54]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_row]
  filename: [bmwcra_1]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i64i32
  precision: *single_double_precisions_complex
  M: 1
  N: [44]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [mplate]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions
  M: 1
  N: [9]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [amazon0312]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i64i32
  precision: *double_only_precisions
  M: 1
  N: [47]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_column]
  filename: [bmwcra_1]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i64i32
  precision: *single_double_precisions_complex
  M: 1
  N: [4]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [Chevron3]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: 1
  N: [6]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_nnz_split]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [scircuit]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i64i32
  precision: *double_only_precisions
  M: 1
  N: [21]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_nnz_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_column]
  filename: [bibd_22_8]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i64i32
  precision: *double_only_precisions_complex
  M: 1
  N: [17]
  K: 1
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_nnz_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [Chebyshev4]

- name: spmm_csr_file
  category: pre_checkin
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *int8_int8_int32_int32_abct_precision
  M: 1
  N: [64]
  K: 1
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none, rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_nnz_split]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_row]
  filename: [nos3,
             nos4]

- name: spmm_csr_graph_test
  category: pre_checkin
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: [223, 485, 647]
  N: [223]
  K: [223, 485, 647]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none, rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_row]
  graph_test: true


##############################
# Nightly
##############################

- name: spmm_csr
  category: nightly
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex_real
  M: [431]
  N: [273]
  K: [97]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_column]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i64i32
  precision: *double_only_precisions
  M: 1
  N: [14]
  K: 1
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_column, rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [sme3Dc]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i32_i64
  precision: *double_only_precisions
  M: 1
  N: [48]
  K: 1
  tolm: 4
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [shipsec1]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i32_i64
  precision: *double_only_precisions
  M: 1
  N: [21]
  K: 1
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_nnz_split, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_column]
  filename: [ASIC_320k]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i32_i64
  precision: *single_double_precisions_complex
  M: 1
  N: [12]
  K: 1
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_column]
  filename: [Chevron3, Chevron4]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i32_i64
  precision: *single_double_precisions_complex
  M: 1
  N: [5]
  K: 1
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_column]
  orderC: [rocsparse_order_row]
  filename: [Chevron4]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i32_i64
  precision: *double_only_precisions
  M: 1
  N: [52]
  K: 1
  tolm: 4
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [shipsec1]

- name: spmm_csr_file
  category: nightly
  function: spmm_csr
  indextype: *i32i32_i64i32_i64i64
  precision: *int8_int8_float32_float32_abct_precision
  M: 1
  N: [77]
  K: 1
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none, rocsparse_operation_transpose]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_merge_path]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row]
  filename: [Chevron2]

##############################
# STRESS
##############################
- name: spmm_csr
  category: stress
  hardware: [gfx90a]
  function: spmm_csr
  indextype: *i32
  precision: *single_only_precisions
  M: [300000000]
  N: [2]
  K: [300000000]
  alpha_beta: *alpha_beta_range_stress
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_tridiagonal]
  spmm_alg: [rocsparse_spmm_alg_csr, rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row]

- name: spmm_csr_file
  category: stress
  hardware: [gfx90a]
  function: spmm_csr
  indextype: *i32
  precision: *double_only_precisions
  M: 1
  N: [2]
  K: 1
  ld_multiplier_B: [9354]
  ld_multiplier_C: [7523]
  alpha_beta: *alpha_beta_range_stress
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_row, rocsparse_order_column]
  orderC: [rocsparse_order_row, rocsparse_order_column]
  filename: [sme3Dc,
             bmwcra_1]

- name: spmm_csr_file
  category: stress
  hardware: [gfx90a]
  function: spmm_csr
  indextype: *i32
  precision: *double_only_precisions
  M: 1
  N: [2]
  K: 1
  ld_multiplier_B: [9354]
  ld_multiplier_C: [7523]
  alpha_beta: *alpha_beta_range_stress
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr_row_split]
  orderB: [rocsparse_order_row]
  orderC: [rocsparse_order_row, rocsparse_order_column]
  filename: [shipsec1]
