
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//654.roms_s-523B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 2890343 heartbeat IPC: 3.4598 cumulative IPC: 3.4598 (Simulation time: 0 hr 2 min 30 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5740028 heartbeat IPC: 3.50916 cumulative IPC: 3.4843 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9249243 heartbeat IPC: 2.84964 cumulative IPC: 3.24351 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12520275 heartbeat IPC: 3.05714 cumulative IPC: 3.19482 (Simulation time: 0 hr 9 min 48 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15602488 heartbeat IPC: 3.24442 cumulative IPC: 3.20462 (Simulation time: 0 hr 12 min 55 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 15602488 (Simulation time: 0 hr 12 min 55 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 26065555 heartbeat IPC: 0.955743 cumulative IPC: 0.955743 (Simulation time: 0 hr 16 min 58 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 35817585 heartbeat IPC: 1.02543 cumulative IPC: 0.98936 (Simulation time: 0 hr 20 min 47 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 45134427 heartbeat IPC: 1.07333 cumulative IPC: 1.01585 (Simulation time: 0 hr 24 min 15 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 56631665 heartbeat IPC: 0.869774 cumulative IPC: 0.974916 (Simulation time: 0 hr 27 min 11 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 68040132 heartbeat IPC: 0.876542 cumulative IPC: 0.953513 (Simulation time: 0 hr 29 min 49 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 81193254 heartbeat IPC: 0.760276 cumulative IPC: 0.914763 (Simulation time: 0 hr 33 min 46 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 94825346 heartbeat IPC: 0.733563 cumulative IPC: 0.883583 (Simulation time: 0 hr 37 min 20 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 105398702 heartbeat IPC: 0.945774 cumulative IPC: 0.890906 (Simulation time: 0 hr 40 min 31 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 115872024 heartbeat IPC: 0.954807 cumulative IPC: 0.897581 (Simulation time: 0 hr 43 min 56 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 125507207 heartbeat IPC: 1.03786 cumulative IPC: 0.909879 (Simulation time: 0 hr 46 min 56 sec) 
Finished CPU 0 instructions: 100000003 cycles: 109904720 cumulative IPC: 0.909879 (Simulation time: 0 hr 46 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.909879 instructions: 100000003 cycles: 109904720

CPU 0 Average Load ROB stall cycles: 2.46334e+07
CPU 0 Fraction of times ROB stalled by Loads: 34.5016
CPU 0 Percentage of Load stall cycles in Total stall cycles: 3.93248e+08
Issued all: 61311375
Issued LT all: 48981515
rob_not_full_when_issued_lt_all: 40135347
Issued LT one: 42041606
rob_not_full_when_issued_lt_one: 33899588
FVP critical_dynamic_instances_0: 34842248
FVP unique_critical_ips_0: 269
 Total stall cycles: 87038290
 Total load stall cycles: 342276211194121
Unique Load IPs: 551
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.00371747
Critical_IP_Detector_Accuracy_80: 0.00371747
Critical_IP_Detector_Accuracy_90: 0.00371747
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 368303
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709183313
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 33.4155
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 2.50798e-11
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2407532
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 1149823
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 185872
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 128138
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 157495
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 330400
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 434669
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_0_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_0_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 183644
Critical_ROB_Stalls_Percent_0_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 125007
Critical_ROB_Stalls_Percent_0_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 156052
Critical_ROB_Stalls_Percent_0_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 328976
Critical_ROB_Stalls_Percent_0_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 433430
Critical_ROB_Stalls_Percent_1_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_1_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_1_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 183644
Critical_ROB_Stalls_Percent_1_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 125007
Critical_ROB_Stalls_Percent_1_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 156052
Critical_ROB_Stalls_Percent_1_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 328976
Critical_ROB_Stalls_Percent_1_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 433430
Critical_ROB_Stalls_Percent_2_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_2_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_2_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 183644
Critical_ROB_Stalls_Percent_2_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 125007
Critical_ROB_Stalls_Percent_2_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 156052
Critical_ROB_Stalls_Percent_2_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 328976
Critical_ROB_Stalls_Percent_2_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 433430
Critical_ROB_Stalls_Percent_3_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_3_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_3_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 183644
Critical_ROB_Stalls_Percent_3_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 125007
Critical_ROB_Stalls_Percent_3_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 156052
Critical_ROB_Stalls_Percent_3_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 328976
Critical_ROB_Stalls_Percent_3_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 433430
Critical_ROB_Stalls_Percent_4_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_4_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_4_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 183644
Critical_ROB_Stalls_Percent_4_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 125007
Critical_ROB_Stalls_Percent_4_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 156052
Critical_ROB_Stalls_Percent_4_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 328976
Critical_ROB_Stalls_Percent_4_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 433430
Critical_ROB_Stalls_Percent_5_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_5_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_5_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 183644
Critical_ROB_Stalls_Percent_5_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 125007
Critical_ROB_Stalls_Percent_5_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 156052
Critical_ROB_Stalls_Percent_5_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 328976
Critical_ROB_Stalls_Percent_5_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 433430
Critical_ROB_Stalls_Percent_6_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_6_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_6_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 183644
Critical_ROB_Stalls_Percent_6_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 125007
Critical_ROB_Stalls_Percent_6_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 156052
Critical_ROB_Stalls_Percent_6_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 328976
Critical_ROB_Stalls_Percent_6_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 433430
Critical_ROB_Stalls_Percent_7_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_7_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_7_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 183644
Critical_ROB_Stalls_Percent_7_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 125007
Critical_ROB_Stalls_Percent_7_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 156052
Critical_ROB_Stalls_Percent_7_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 328976
Critical_ROB_Stalls_Percent_7_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 433430
Critical_ROB_Stalls_Percent_8_Bucket_0: 345319
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 2062213
Critical_ROB_Stalls_Percent_8_Bucket_1: 13519
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 1136304
Critical_ROB_Stalls_Percent_8_Bucket_2: 2228
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 183644
Critical_ROB_Stalls_Percent_8_Bucket_3: 3131
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 125007
Critical_ROB_Stalls_Percent_8_Bucket_4: 1443
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 156052
Critical_ROB_Stalls_Percent_8_Bucket_5: 1424
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 328976
Critical_ROB_Stalls_Percent_8_Bucket_6: 1239
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 433430
Average ROB occupancy Load Stall Begin: 89.6838
Average ROB occupancy Load Stall End: 99.0729
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 2802142
 ROB Load Stall End Bucket Count 0: 2407532
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 858272
 ROB Load Stall End Bucket Count 1: 1149823
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 142794
 ROB Load Stall End Bucket Count 2: 185872
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 123088
 ROB Load Stall End Bucket Count 3: 128138
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 176050
 ROB Load Stall End Bucket Count 4: 157495
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 372073
 ROB Load Stall End Bucket Count 5: 330400
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 319510
 ROB Load Stall End Bucket Count 6: 434669
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   15332412  HIT:   15332412  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   15332412  HIT:   15332412  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   18200964	FORWARD:          0	MERGED:    2868553	TO_CACHE:   15332411

DTLB TOTAL     ACCESS:   26210914  HIT:   26159554  MISS:      51360  HIT %:    99.8041  MISS %:   0.195949   MPKI: 0.5136
DTLB LOAD TRANSLATION ACCESS:   26210914  HIT:   26159554  MISS:      51360  HIT %:    99.8041  MISS %:   0.195949   MPKI: 0.5136
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 135.634 cycles
DTLB RQ	ACCESS:   29051461	FORWARD:          0	MERGED:    2790749	TO_CACHE:   26260712

STLB TOTAL     ACCESS:    2248148  HIT:    2197154  MISS:      50994  HIT %:    97.7317  MISS %:    2.26827   MPKI: 0.50994
STLB LOAD TRANSLATION ACCESS:      51360  HIT:        366  MISS:      50994  HIT %:   0.712617  MISS %:    99.2874   MPKI: 0.50994
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2196788  HIT:    2196788  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 127.415 cycles
STLB RQ	ACCESS:    4536534	FORWARD:          0	MERGED:    2288386	TO_CACHE:    2248148

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   29167201  HIT:   26817971  MISS:    2349230  HIT %:    91.9456  MISS %:    8.05436   MPKI: 23.4923
L1D LOAD      ACCESS:   22933513  HIT:   22826474  MISS:     107039  HIT %:    99.5333  MISS %:   0.466736   MPKI: 1.07039
L1D RFO       ACCESS:    1881168  HIT:    1248104  MISS:     633064  HIT %:    66.3473  MISS %:    33.6527   MPKI: 6.33064
L1D PREFETCH  ACCESS:    4352520  HIT:    2743393  MISS:    1609127  HIT %:      63.03  MISS %:      36.97   MPKI: 16.0913
L1D PREFETCH  REQUESTED:    9056922  ISSUED:    8970651  USEFUL:    1507898  USELESS:     101200
L1D USEFUL LOAD PREFETCHES:    1507898 PREFETCH ISSUED TO LOWER LEVEL:    1655613  ACCURACY: 91.0779
L1D TIMELY PREFETCHES:    1507898 LATE PREFETCHES: 46482 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1655613 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 1.52979e+06 cycles
L1D RQ	ACCESS:   37844478	FORWARD:          0	MERGED:   14745110	TO_CACHE:   23098839
L1D WQ	ACCESS:    5952622	FORWARD:        529	MERGED:          0	TO_CACHE:    5952622
L1D PQ	ACCESS:    4485477	FORWARD:          0	MERGED:        303	TO_CACHE:    4485174

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 5184624
L1D ROI Sum of L1D PQ occupancy: 86833476
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   18200949  HIT:   18200917  MISS:         32  HIT %:    99.9998  MISS %: 0.000175815   MPKI: 0.00032
L1I LOAD      ACCESS:   18200949  HIT:   18200917  MISS:         32  HIT %:    99.9998  MISS %: 0.000175815   MPKI: 0.00032
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 314.875 cycles
L1I RQ	ACCESS:   27868061	FORWARD:          0	MERGED:    9667097	TO_CACHE:   18200964

BTB TOTAL     ACCESS:    6884680  HIT:    6884634  MISS:         46  HIT %:    99.9993  MISS %: 0.00066815   MPKI: 0.00046
BTB BRANCH_DIRECT_JUMP	ACCESS:     801236  HIT:     801231  MISS:          5
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    6083444  HIT:    6083403  MISS:         41
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    3166708  HIT:     812145  MISS:    2354563  HIT %:    25.6463  MISS %:    74.3537   MPKI: 23.5456
L2C LOAD      ACCESS:      60583  HIT:       2366  MISS:      58217  HIT %:    3.90539  MISS %:    96.0946   MPKI: 0.58217
L2C DATA LOAD MPKI: 0.58185
L2C INSTRUCTION LOAD MPKI: 0.00032
L2C RFO       ACCESS:     633063  HIT:          0  MISS:     633063  HIT %:          0  MISS %:        100   MPKI: 6.33063
L2C PREFETCH  ACCESS:    1655608  HIT:       4795  MISS:    1650813  HIT %:   0.289622  MISS %:    99.7104   MPKI: 16.5081
L2C DATA PREFETCH MPKI: 16.5081
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     766374  HIT:     764619  MISS:       1755  HIT %:     99.771  MISS %:      0.229   MPKI: 0.01755
L2C LOAD TRANSLATION ACCESS:      51080  HIT:      40365  MISS:      10715  HIT %:    79.0231  MISS %:    20.9769   MPKI: 0.10715
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1421  USELESS:    1649556
L2C USEFUL LOAD PREFETCHES:       1421 PREFETCH ISSUED TO LOWER LEVEL:    1650817  ACCURACY: 0.0860786
L2C TIMELY PREFETCHES:       1421 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 288.445 cycles
L2C RQ	ACCESS:     744733	FORWARD:          0	MERGED:          0	TO_CACHE:     744727
L2C WQ	ACCESS:     766374	FORWARD:          7	MERGED:          0	TO_CACHE:     766374
L2C PQ	ACCESS:    1655613	FORWARD:          0	MERGED:          0	TO_CACHE:    1655612

L2C Instructions Evicting Data 32
L2C Translations Evicting Data 10683
L2C Data Evicting Data 2331324
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 32
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 32
L2C Data Evicting Translations 10705
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      50994  HIT:      50994  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      50994  HIT:      50994  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      50994  HIT:      50994  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      50994  HIT:      50994  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      50994  HIT:      50994  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      50994  HIT:      50994  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      50994  HIT:      50871  MISS:        123  HIT %:    99.7588  MISS %:   0.241205   MPKI: 0.00123
PSCL2 LOAD TRANSLATION ACCESS:      50994  HIT:      50871  MISS:        123  HIT %:    99.7588  MISS %:   0.241205   MPKI: 0.00123
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3116532  HIT:     751771  MISS:    2364761  HIT %:     24.122  MISS %:     75.878   MPKI: 23.6476
LLC LOAD      ACCESS:      58217  HIT:         79  MISS:      58138  HIT %:   0.135699  MISS %:    99.8643   MPKI: 0.58138
LLC RFO       ACCESS:     633063  HIT:          0  MISS:     633063  HIT %:          0  MISS %:        100   MPKI: 6.33063
LLC PREFETCH  ACCESS:    1650813  HIT:        376  MISS:    1650437  HIT %:  0.0227767  MISS %:    99.9772   MPKI: 16.5044
LLC WRITEBACK ACCESS:     763724  HIT:     751281  MISS:      12443  HIT %:    98.3707  MISS %:    1.62925   MPKI: 0.12443
LLC LOAD TRANSLATION ACCESS:      10715  HIT:         35  MISS:      10680  HIT %:   0.326645  MISS %:    99.6734   MPKI: 0.1068
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          4  USELESS:    1647821
LLC USEFUL LOAD PREFETCHES:          4 PREFETCH ISSUED TO LOWER LEVEL:    1650441  ACCURACY: 0.000242359
LLC TIMELY PREFETCHES:          4 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 256.907 cycles
LLC RQ	ACCESS:     701996	FORWARD:          0	MERGED:          0	TO_CACHE:     701996
LLC WQ	ACCESS:     763723	FORWARD:          0	MERGED:          0	TO_CACHE:     763723
LLC PQ	ACCESS:    1650817	FORWARD:          0	MERGED:          0	TO_CACHE:    1650817

LLC Dense regions hint to LLC: 0

RAW hits: 9530
Loads Generated: 37854009
Loads sent to L1D: 37844478
Stores Generated: 5952621
Stores sent to L1D: 5952622
Major fault: 0 Minor fault: 27917
Allocated PAGES: 27917

stream: 
stream:times selected: 3774745
stream:pref_filled: 2116725
stream:pref_useful: 1996900
stream:pref_late: 45384
stream:misses: 2385
stream:misses_by_poll: 0

CS: 
CS:times selected: 3383092
CS:pref_filled: 6837
CS:pref_useful: 6405
CS:pref_late: 922
CS:misses: 239100
CS:misses_by_poll: 40

CPLX: 
CPLX:times selected: 391378
CPLX:pref_filled: 26244
CPLX:pref_useful: 21084
CPLX:pref_late: 121
CPLX:misses: 25082
CPLX:misses_by_poll: 31

NL_L1: 
NL:times selected: 391
NL:pref_filled: 209
NL:pref_useful: 207
NL:pref_late: 14
NL:misses: 48
NL:misses_by_poll: 0

total selections: 7549606
total_filled: 1609127
total_useful: 1507898
total_late: 47908
total_polluted: 71
total_misses_after_warmup: 266347
conflicts: 122607
Degree Incremented Times: 183835
Degree Decremented Times: 0

L1 IP Table Write Accesses: 20972707
L1 IP Table Read Accesses: 20850100
L1 RST Write Accesses: 3573095
L1 RST Read Accesses: 7146190
L1 CSPT Write Accesses: 3573095
L1 CSPT Read Accesses: 4153087
L1 RR Filter Tag Write Accesses: 4571748
L1 RR Filter Tag Read Accesses: 686982276
L1 IP Table Tag Write Accesses: 21669078
L1 IP Table Tag Read Accesses: 21669078
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 32168258
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 30548953
test: 111606

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     215489  ROW_BUFFER_MISS:    2136827
 DBUS_CONGESTED:         33
 WQ ROW_BUFFER_HIT:     101016  ROW_BUFFER_MISS:     655681  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 73441
0banks busy for write cycles: 30
1banks busy for read cycles: 10112829
1banks busy for write cycles: 120491
2banks busy for read cycles: 17925430
2banks busy for write cycles: 123295
3banks busy for read cycles: 17446161
3banks busy for write cycles: 122551
4banks busy for read cycles: 14438362
4banks busy for write cycles: 122106
5banks busy for read cycles: 10160662
5banks busy for write cycles: 123127
6banks busy for read cycles: 7791750
6banks busy for write cycles: 143338
7banks busy for read cycles: 6676602
7banks busy for write cycles: 1295171
8banks busy for read cycles: 5511249
8banks busy for write cycles: 17718126

CPU 0 Branch Prediction Accuracy: 99.8514% MPKI: 0.10457 Average ROB Occupancy at Mispredict: 99.3722
Branch types
NOT_BRANCH: 92963856 92.9639%
BRANCH_DIRECT_JUMP: 801236 0.801236%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 6234623 6.23462%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 27917
