TimeQuest Timing Analyzer report for digital_clock
Mon Jun 22 11:14:05 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'clock_divider:clock_divider_1_hz|clock_out'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'clock_divider:clock_divider_1_hz|clock_out'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock_divider:clock_divider_1_hz|clock_out'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock'
 29. Fast Model Setup: 'clock_divider:clock_divider_1_hz|clock_out'
 30. Fast Model Hold: 'clock'
 31. Fast Model Hold: 'clock_divider:clock_divider_1_hz|clock_out'
 32. Fast Model Minimum Pulse Width: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock_divider:clock_divider_1_hz|clock_out'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; digital_clock                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; clock                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                      ;
; clock_divider:clock_divider_1_hz|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clock_divider_1_hz|clock_out } ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 263.85 MHz ; 263.85 MHz      ; clock                                      ;      ;
; 362.71 MHz ; 362.71 MHz      ; clock_divider:clock_divider_1_hz|clock_out ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock                                      ; -2.790 ; -58.718       ;
; clock_divider:clock_divider_1_hz|clock_out ; -1.757 ; -18.862       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock                                      ; -1.597 ; -1.597        ;
; clock_divider:clock_divider_1_hz|clock_out ; 0.391  ; 0.000         ;
+--------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock                                      ; -1.380 ; -34.380       ;
; clock_divider:clock_divider_1_hz|clock_out ; -0.500 ; -20.000       ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.790 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.830      ;
; -2.724 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.764      ;
; -2.719 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.759      ;
; -2.695 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.736      ;
; -2.653 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.693      ;
; -2.648 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.688      ;
; -2.643 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.683      ;
; -2.624 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.665      ;
; -2.616 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.657      ;
; -2.608 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.648      ;
; -2.582 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.622      ;
; -2.577 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.617      ;
; -2.572 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.612      ;
; -2.553 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.594      ;
; -2.549 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.590      ;
; -2.545 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.586      ;
; -2.537 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.577      ;
; -2.511 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.551      ;
; -2.506 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.546      ;
; -2.501 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.541      ;
; -2.482 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.523      ;
; -2.482 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.523      ;
; -2.478 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.519      ;
; -2.474 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.515      ;
; -2.466 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.506      ;
; -2.440 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.480      ;
; -2.435 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.475      ;
; -2.430 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.470      ;
; -2.411 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.452      ;
; -2.411 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.452      ;
; -2.407 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.448      ;
; -2.404 ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.443      ;
; -2.403 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.444      ;
; -2.395 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.435      ;
; -2.369 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.409      ;
; -2.364 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.404      ;
; -2.359 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.399      ;
; -2.349 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.388      ;
; -2.340 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.381      ;
; -2.340 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.381      ;
; -2.336 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.377      ;
; -2.332 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.373      ;
; -2.324 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.364      ;
; -2.315 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.356      ;
; -2.305 ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.344      ;
; -2.298 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.338      ;
; -2.293 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.333      ;
; -2.288 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.328      ;
; -2.288 ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.327      ;
; -2.277 ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.309      ;
; -2.269 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.310      ;
; -2.269 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.310      ;
; -2.265 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.306      ;
; -2.262 ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.294      ;
; -2.261 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.302      ;
; -2.256 ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.292      ;
; -2.253 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.293      ;
; -2.244 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.285      ;
; -2.232 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.268      ;
; -2.227 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.267      ;
; -2.217 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.257      ;
; -2.211 ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.250      ;
; -2.201 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.237      ;
; -2.198 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.239      ;
; -2.198 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.239      ;
; -2.197 ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.229      ;
; -2.194 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.235      ;
; -2.190 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.231      ;
; -2.182 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.222      ;
; -2.173 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.214      ;
; -2.166 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.202      ;
; -2.165 ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.197      ;
; -2.157 ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.193      ;
; -2.153 ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.185      ;
; -2.151 ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.183      ;
; -2.146 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.186      ;
; -2.140 ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.176      ;
; -2.139 ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; -0.001     ; 3.174      ;
; -2.134 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.174      ;
; -2.127 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.168      ;
; -2.124 ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; -0.001     ; 3.159      ;
; -2.123 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.164      ;
; -2.121 ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.153      ;
; -2.119 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.160      ;
; -2.111 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.151      ;
; -2.102 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.143      ;
; -2.093 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.004      ; 3.133      ;
; -2.090 ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.129      ;
; -2.084 ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.116      ;
; -2.069 ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.109      ;
; -2.068 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.108      ;
; -2.063 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock        ; clock       ; 1.000        ; 0.004      ; 3.103      ;
; -2.063 ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.099      ;
; -2.059 ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; -0.001     ; 3.094      ;
; -2.056 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.097      ;
; -2.052 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.093      ;
; -2.052 ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 3.084      ;
; -2.039 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.005      ; 3.080      ;
; -2.034 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.004      ; 3.074      ;
; -2.032 ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.003      ; 3.071      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_divider:clock_divider_1_hz|clock_out'                                                                                                                                                      ;
+--------+------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.757 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.800      ;
; -1.757 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.800      ;
; -1.757 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.800      ;
; -1.711 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.750      ;
; -1.711 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.750      ;
; -1.711 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.750      ;
; -1.708 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.751      ;
; -1.708 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.751      ;
; -1.708 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.751      ;
; -1.707 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.745      ;
; -1.707 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.745      ;
; -1.707 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.745      ;
; -1.694 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.731      ;
; -1.694 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.731      ;
; -1.694 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.731      ;
; -1.693 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.732      ;
; -1.693 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.732      ;
; -1.693 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.732      ;
; -1.689 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.727      ;
; -1.689 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.727      ;
; -1.689 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.727      ;
; -1.664 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.706      ;
; -1.664 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.706      ;
; -1.664 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.706      ;
; -1.638 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.675      ;
; -1.638 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.675      ;
; -1.638 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.675      ;
; -1.627 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.670      ;
; -1.627 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.670      ;
; -1.627 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.670      ;
; -1.615 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.657      ;
; -1.615 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.657      ;
; -1.615 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.657      ;
; -1.589 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.626      ;
; -1.589 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.626      ;
; -1.589 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.626      ;
; -1.542 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.581      ;
; -1.542 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.581      ;
; -1.542 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.581      ;
; -1.538 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.576      ;
; -1.538 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.576      ;
; -1.538 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.576      ;
; -1.534 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.576      ;
; -1.534 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.576      ;
; -1.534 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.576      ;
; -1.531 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.569      ;
; -1.529 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.567      ;
; -1.513 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.551      ;
; -1.511 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.549      ;
; -1.488 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.530      ;
; -1.486 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.528      ;
; -1.482 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.525      ;
; -1.482 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.525      ;
; -1.482 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.007      ; 2.525      ;
; -1.454 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.491      ;
; -1.454 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.491      ;
; -1.454 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 2.491      ;
; -1.439 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.481      ;
; -1.437 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.479      ;
; -1.422 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.461      ;
; -1.422 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.461      ;
; -1.422 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 2.461      ;
; -1.418 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.456      ;
; -1.418 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.456      ;
; -1.418 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.456      ;
; -1.389 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.431      ;
; -1.389 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.431      ;
; -1.389 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.431      ;
; -1.362 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.400      ;
; -1.360 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.398      ;
; -1.358 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.400      ;
; -1.356 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.398      ;
; -1.242 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.280      ;
; -1.240 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 2.278      ;
; -1.213 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.255      ;
; -1.211 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.006      ; 2.253      ;
; -1.086 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 2.126      ;
; -1.086 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 2.126      ;
; -1.086 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 2.126      ;
; -1.037 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 2.077      ;
; -1.037 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 2.077      ;
; -1.037 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 2.077      ;
; -0.956 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 1.992      ;
; -0.956 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.996      ;
; -0.956 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.996      ;
; -0.956 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.996      ;
; -0.948 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.988      ;
; -0.910 ; timer_00_59:timer|out_10min_BCD[2] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; -0.001     ; 1.945      ;
; -0.900 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 1.936      ;
; -0.899 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.939      ;
; -0.881 ; timer_00_59:timer|out_10min_BCD[1] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; -0.001     ; 1.916      ;
; -0.851 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 1.887      ;
; -0.818 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.858      ;
; -0.811 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.851      ;
; -0.811 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.851      ;
; -0.811 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.851      ;
; -0.716 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 1.752      ;
; -0.673 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.713      ;
; -0.590 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 1.626      ;
; -0.576 ; timer_00_59:timer|out_10min_BCD[0] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; -0.001     ; 1.611      ;
+--------+------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.597 ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out ; clock       ; 0.000        ; 2.677      ; 1.596      ;
; -1.097 ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out ; clock       ; -0.500       ; 2.677      ; 1.596      ;
; 0.531  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.795  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.800  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.805  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.828  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.094      ;
; 0.835  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 1.178  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.444      ;
; 1.178  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.444      ;
; 1.183  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.449      ;
; 1.188  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.221  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.249  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.259  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.259  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.277  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 1.547      ;
; 1.281  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.547      ;
; 1.292  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.558      ;
; 1.292  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.320  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.586      ;
; 1.325  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.591      ;
; 1.330  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 1.601      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.348  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 1.618      ;
; 1.352  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.618      ;
; 1.363  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.629      ;
; 1.363  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.629      ;
; 1.364  ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock                                      ; clock       ; 0.000        ; 0.001      ; 1.631      ;
; 1.366  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.384  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.650      ;
; 1.391  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.657      ;
; 1.401  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.667      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 1.672      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 1.672      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.419  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 1.689      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_divider:clock_divider_1_hz|clock_out'                                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1sec_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1min_BCD[3]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10min_BCD[2]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10min_BCD[3]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer_00_59:timer|out_10min_BCD[1]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; ring_counter_4_bit:ring_counter|out[1] ; ring_counter_4_bit:ring_counter|out[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.785      ;
; 0.524 ; ring_counter_4_bit:ring_counter|out[3] ; ring_counter_4_bit:ring_counter|out[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.790      ;
; 0.528 ; ring_counter_4_bit:ring_counter|out[2] ; ring_counter_4_bit:ring_counter|out[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; ring_counter_4_bit:ring_counter|out[0] ; ring_counter_4_bit:ring_counter|out[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.795      ;
; 0.532 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.798      ;
; 0.541 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.808      ;
; 0.577 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.843      ;
; 0.606 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.872      ;
; 0.792 ; timer_00_59:timer|out_10min_BCD[3]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.059      ;
; 0.813 ; timer_00_59:timer|out_1min_BCD[3]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.079      ;
; 0.842 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.110      ;
; 0.860 ; timer_00_59:timer|out_10min_BCD[1]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.126      ;
; 0.884 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.150      ;
; 0.892 ; timer_00_59:timer|out_10min_BCD[2]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.158      ;
; 0.898 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.164      ;
; 0.905 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.171      ;
; 0.994 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.260      ;
; 1.010 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.276      ;
; 1.027 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.293      ;
; 1.029 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.295      ;
; 1.040 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1sec_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.306      ;
; 1.043 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.309      ;
; 1.068 ; timer_00_59:timer|out_10min_BCD[3]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.335      ;
; 1.094 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.360      ;
; 1.112 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.378      ;
; 1.195 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.462      ;
; 1.246 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.512      ;
; 1.308 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.574      ;
; 1.323 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.589      ;
; 1.324 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.590      ;
; 1.336 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.602      ;
; 1.346 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; -0.001     ; 1.611      ;
; 1.360 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.626      ;
; 1.443 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.713      ;
; 1.486 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.752      ;
; 1.581 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.851      ;
; 1.581 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.851      ;
; 1.581 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.851      ;
; 1.588 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.858      ;
; 1.621 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.887      ;
; 1.651 ; timer_00_59:timer|out_10min_BCD[1]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; -0.001     ; 1.916      ;
; 1.669 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.939      ;
; 1.670 ; timer_00_59:timer|out_1min_BCD[3]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.936      ;
; 1.680 ; timer_00_59:timer|out_10min_BCD[2]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; -0.001     ; 1.945      ;
; 1.718 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.988      ;
; 1.726 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 1.992      ;
; 1.726 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.996      ;
; 1.726 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.996      ;
; 1.726 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.996      ;
; 1.807 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 2.077      ;
; 1.807 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 2.077      ;
; 1.807 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 2.077      ;
; 1.856 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 2.126      ;
; 1.856 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 2.126      ;
; 1.856 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 2.126      ;
; 1.981 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.253      ;
; 1.983 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.255      ;
; 2.010 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.278      ;
; 2.012 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.280      ;
; 2.126 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.398      ;
; 2.128 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.400      ;
; 2.130 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.398      ;
; 2.132 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.400      ;
; 2.159 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.431      ;
; 2.159 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.431      ;
; 2.159 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.431      ;
; 2.188 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.456      ;
; 2.188 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.456      ;
; 2.188 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 2.456      ;
; 2.192 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 2.461      ;
; 2.192 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 2.461      ;
; 2.192 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 2.461      ;
; 2.207 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.479      ;
; 2.209 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.481      ;
; 2.224 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 2.491      ;
; 2.224 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 2.491      ;
; 2.224 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 2.491      ;
; 2.252 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.007      ; 2.525      ;
; 2.252 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.007      ; 2.525      ;
; 2.252 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.007      ; 2.525      ;
; 2.256 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.006      ; 2.528      ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|clock_out          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|clock_out          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|clock_out|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|clock_out|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[20]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[20]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[21]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[21]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[22]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[22]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[23]|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_divider:clock_divider_1_hz|clock_out'                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[3]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[3]|clk                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port        ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; FND0[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.695 ; 7.695 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.312 ; 7.312 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.304 ; 7.304 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.633 ; 7.633 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.328 ; 7.328 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.645 ; 7.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.695 ; 7.695 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.679 ; 7.679 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.605 ; 7.605 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.472 ; 7.472 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.485 ; 7.485 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.465 ; 7.465 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.447 ; 7.447 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.481 ; 7.481 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.605 ; 7.605 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.461 ; 7.461 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.195 ; 7.195 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.984 ; 6.984 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.195 ; 7.195 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.980 ; 6.980 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.167 ; 7.167 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.171 ; 7.171 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.106 ; 7.106 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.945 ; 6.945 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.206 ; 7.206 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.060 ; 7.060 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.079 ; 7.079 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.086 ; 7.086 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.846 ; 6.846 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.206 ; 7.206 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.843 ; 6.843 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.844 ; 6.844 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.265 ; 6.265 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.073 ; 6.073 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.517 ; 6.517 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.243 ; 6.243 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.517 ; 6.517 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.457 ; 6.457 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.479 ; 6.479 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.498 ; 6.498 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.498 ; 6.498 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.295 ; 6.295 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.099 ; 6.099 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.111 ; 6.111 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.677 ; 6.677 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.287 ; 6.287 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.597 ; 6.597 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.474 ; 6.474 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.677 ; 6.677 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                           ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port        ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; FND0[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 6.973 ; 6.973 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.979 ; 6.979 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.973 ; 6.973 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.300 ; 7.300 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.994 ; 6.994 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.299 ; 7.299 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.350 ; 7.350 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.336 ; 7.336 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 6.918 ; 6.918 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.927 ; 6.927 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.941 ; 6.941 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.922 ; 6.922 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.918 ; 6.918 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.928 ; 6.928 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.050 ; 7.050 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.926 ; 6.926 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 6.531 ; 6.531 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.539 ; 6.539 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.748 ; 6.748 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.533 ; 6.533 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.723 ; 6.723 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.727 ; 6.727 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.700 ; 6.700 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.531 ; 6.531 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 6.706 ; 6.706 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.927 ; 6.927 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.938 ; 6.938 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.957 ; 6.957 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.719 ; 6.719 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.077 ; 7.077 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.711 ; 6.711 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.706 ; 6.706 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.073 ; 6.073 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.265 ; 6.265 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.073 ; 6.073 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.243 ; 6.243 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.243 ; 6.243 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.517 ; 6.517 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.457 ; 6.457 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.479 ; 6.479 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.099 ; 6.099 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.498 ; 6.498 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.295 ; 6.295 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.099 ; 6.099 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.111 ; 6.111 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.287 ; 6.287 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.287 ; 6.287 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.597 ; 6.597 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.474 ; 6.474 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.677 ; 6.677 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.410 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.420 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.427 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.447 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.427 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.018 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.260 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.263 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.220 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.271 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.453 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.410 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.420 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.427 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.447 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.427 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.018 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.260 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.263 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.220 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.271 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.453 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.410     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.420     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.427     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.447     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.427     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.018     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.260     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.263     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.220     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.271     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.453     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.410     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.410     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.420     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.533     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.573     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.427     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.447     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.550     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.427     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.018     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.260     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.263     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.018     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.220     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.273     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.271     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.483     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.453     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.039     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock                                      ; -0.831 ; -11.259       ;
; clock_divider:clock_divider_1_hz|clock_out ; -0.337 ; -2.316        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock                                      ; -1.207 ; -1.207        ;
; clock_divider:clock_divider_1_hz|clock_out ; 0.215  ; 0.000         ;
+--------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock                                      ; -1.380 ; -34.380       ;
; clock_divider:clock_divider_1_hz|clock_out ; -0.500 ; -20.000       ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.831 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.867      ;
; -0.798 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.834      ;
; -0.796 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.832      ;
; -0.776 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.813      ;
; -0.763 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.799      ;
; -0.761 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.797      ;
; -0.760 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.796      ;
; -0.741 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.778      ;
; -0.738 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.774      ;
; -0.735 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.772      ;
; -0.728 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.764      ;
; -0.726 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.762      ;
; -0.725 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.761      ;
; -0.706 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.743      ;
; -0.705 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.742      ;
; -0.703 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.739      ;
; -0.700 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.737      ;
; -0.693 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.729      ;
; -0.691 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.727      ;
; -0.690 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.726      ;
; -0.671 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.708      ;
; -0.670 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.707      ;
; -0.668 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.704      ;
; -0.666 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.703      ;
; -0.665 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.702      ;
; -0.658 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.694      ;
; -0.656 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.692      ;
; -0.655 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.691      ;
; -0.636 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.673      ;
; -0.635 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.672      ;
; -0.633 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.669      ;
; -0.631 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.668      ;
; -0.630 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.667      ;
; -0.623 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.659      ;
; -0.621 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.657      ;
; -0.620 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.656      ;
; -0.601 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.638      ;
; -0.600 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.637      ;
; -0.598 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.634      ;
; -0.596 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.633      ;
; -0.595 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.632      ;
; -0.588 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.624      ;
; -0.586 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.622      ;
; -0.585 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.621      ;
; -0.573 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.610      ;
; -0.566 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.603      ;
; -0.565 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.602      ;
; -0.563 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.599      ;
; -0.561 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.598      ;
; -0.560 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.597      ;
; -0.553 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.589      ;
; -0.550 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.586      ;
; -0.538 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.575      ;
; -0.531 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.568      ;
; -0.530 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.567      ;
; -0.528 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.564      ;
; -0.526 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.563      ;
; -0.525 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.562      ;
; -0.516 ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.002      ; 1.550      ;
; -0.515 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.551      ;
; -0.503 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.540      ;
; -0.497 ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.002      ; 1.531      ;
; -0.495 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.532      ;
; -0.495 ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.002      ; 1.529      ;
; -0.493 ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.529      ;
; -0.492 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.528      ;
; -0.491 ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.519      ;
; -0.491 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.528      ;
; -0.490 ; clock_divider:clock_divider_1_hz|internal_count[5]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.527      ;
; -0.488 ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.516      ;
; -0.487 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.002      ; 1.521      ;
; -0.480 ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.508      ;
; -0.471 ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.503      ;
; -0.468 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.505      ;
; -0.466 ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.494      ;
; -0.465 ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.493      ;
; -0.460 ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.496      ;
; -0.460 ; clock_divider:clock_divider_1_hz|internal_count[6]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.497      ;
; -0.459 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.495      ;
; -0.457 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.493      ;
; -0.456 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.493      ;
; -0.452 ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.484      ;
; -0.450 ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.482      ;
; -0.446 ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.474      ;
; -0.443 ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.471      ;
; -0.442 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.474      ;
; -0.441 ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.469      ;
; -0.437 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.474      ;
; -0.436 ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.472      ;
; -0.436 ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|clock_out          ; clock        ; clock       ; 1.000        ; 0.002      ; 1.470      ;
; -0.433 ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.470      ;
; -0.433 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.465      ;
; -0.425 ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.461      ;
; -0.424 ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.460      ;
; -0.422 ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.458      ;
; -0.421 ; clock_divider:clock_divider_1_hz|internal_count[7]  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.458      ;
; -0.421 ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock        ; clock       ; 1.000        ; 0.004      ; 1.457      ;
; -0.421 ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.449      ;
; -0.410 ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock        ; clock       ; 1.000        ; -0.004     ; 1.438      ;
; -0.402 ; clock_divider:clock_divider_1_hz|internal_count[4]  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock        ; clock       ; 1.000        ; 0.005      ; 1.439      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_divider:clock_divider_1_hz|clock_out'                                                                                                                                                      ;
+--------+------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.337 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.374      ;
; -0.337 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.374      ;
; -0.337 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.374      ;
; -0.322 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.359      ;
; -0.322 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.359      ;
; -0.322 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.359      ;
; -0.311 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.345      ;
; -0.311 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.345      ;
; -0.311 ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.345      ;
; -0.309 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.345      ;
; -0.309 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.345      ;
; -0.309 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.345      ;
; -0.303 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.339      ;
; -0.300 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.334      ;
; -0.300 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.334      ;
; -0.294 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.328      ;
; -0.294 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.328      ;
; -0.294 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.328      ;
; -0.289 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.323      ;
; -0.289 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.323      ;
; -0.289 ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.323      ;
; -0.288 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.323      ;
; -0.288 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.323      ;
; -0.288 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.323      ;
; -0.286 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.323      ;
; -0.286 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.323      ;
; -0.286 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.323      ;
; -0.273 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.308      ;
; -0.273 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.308      ;
; -0.273 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.308      ;
; -0.251 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.285      ;
; -0.251 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.285      ;
; -0.251 ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.285      ;
; -0.237 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.272      ;
; -0.237 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.272      ;
; -0.237 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.272      ;
; -0.229 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.265      ;
; -0.229 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.265      ;
; -0.229 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.265      ;
; -0.220 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.254      ;
; -0.220 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.254      ;
; -0.220 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.254      ;
; -0.204 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.241      ;
; -0.204 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.241      ;
; -0.204 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.005      ; 1.241      ;
; -0.199 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.233      ;
; -0.199 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.233      ;
; -0.199 ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.233      ;
; -0.184 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.220      ;
; -0.184 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.220      ;
; -0.184 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.004      ; 1.220      ;
; -0.175 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.209      ;
; -0.175 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.209      ;
; -0.175 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.209      ;
; -0.155 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[0]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.190      ;
; -0.155 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[3]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.190      ;
; -0.155 ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[1]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.190      ;
; -0.134 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.168      ;
; -0.133 ; timer_00_59:timer|out_10sec_BCD[0] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.167      ;
; -0.128 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.162      ;
; -0.127 ; timer_00_59:timer|out_10sec_BCD[2] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.161      ;
; -0.122 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.157      ;
; -0.121 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.156      ;
; -0.107 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.142      ;
; -0.106 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.141      ;
; -0.071 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.106      ;
; -0.070 ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.105      ;
; -0.054 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.088      ;
; -0.053 ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.087      ;
; -0.046 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.079      ;
; -0.046 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.079      ;
; -0.046 ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.079      ;
; -0.031 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.064      ;
; -0.031 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.064      ;
; -0.031 ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.064      ;
; -0.009 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.043      ;
; -0.008 ; timer_00_59:timer|out_10sec_BCD[3] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.002      ; 1.042      ;
; 0.005  ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.028      ;
; 0.005  ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.028      ;
; 0.005  ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 1.028      ;
; 0.011  ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_1min_BCD[2]  ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.024      ;
; 0.012  ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.003      ; 1.023      ;
; 0.087  ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.946      ;
; 0.105  ; timer_00_59:timer|out_1sec_BCD[2]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.928      ;
; 0.112  ; timer_00_59:timer|out_1min_BCD[2]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 0.920      ;
; 0.117  ; timer_00_59:timer|out_10min_BCD[2] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; -0.002     ; 0.913      ;
; 0.120  ; timer_00_59:timer|out_1sec_BCD[1]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.913      ;
; 0.127  ; timer_00_59:timer|out_10min_BCD[1] ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; -0.002     ; 0.903      ;
; 0.134  ; timer_00_59:timer|out_1min_BCD[3]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 0.898      ;
; 0.156  ; timer_00_59:timer|out_1sec_BCD[0]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.877      ;
; 0.172  ; timer_00_59:timer|out_1min_BCD[1]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 0.860      ;
; 0.224  ; timer_00_59:timer|out_1min_BCD[0]  ; timer_00_59:timer|out_10min_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 0.808      ;
; 0.238  ; timer_00_59:timer|out_1sec_BCD[3]  ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.001      ; 0.795      ;
; 0.260  ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10sec_BCD[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 0.772      ;
; 0.269  ; timer_00_59:timer|out_10sec_BCD[1] ; timer_00_59:timer|out_10sec_BCD[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 1.000        ; 0.000      ; 0.763      ;
+--------+------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.207 ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out ; clock       ; 0.000        ; 1.654      ; 0.740      ;
; -0.707 ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out          ; clock_divider:clock_divider_1_hz|clock_out ; clock       ; -0.500       ; 1.654      ; 0.740      ;
; 0.243  ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.355  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.493  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; clock_divider:clock_divider_1_hz|internal_count[2]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.509  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.528  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.532  ; clock_divider:clock_divider_1_hz|internal_count[1]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.532  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.542  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 0.698      ;
; 0.544  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.554  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.563  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.715      ;
; 0.565  ; clock_divider:clock_divider_1_hz|internal_count[0]  ; clock_divider:clock_divider_1_hz|internal_count[3]  ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.717      ;
; 0.567  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[30] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.721      ;
; 0.576  ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock                                      ; clock       ; 0.000        ; 0.001      ; 0.729      ;
; 0.577  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 0.733      ;
; 0.579  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; clock_divider:clock_divider_1_hz|internal_count[12] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.581  ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_divider:clock_divider_1_hz|internal_count[26] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_divider:clock_divider_1_hz|internal_count[19] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; clock_divider:clock_divider_1_hz|internal_count[28] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.734      ;
; 0.582  ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 0.738      ;
; 0.589  ; clock_divider:clock_divider_1_hz|internal_count[23] ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.598  ; clock_divider:clock_divider_1_hz|internal_count[16] ; clock_divider:clock_divider_1_hz|internal_count[20] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.602  ; clock_divider:clock_divider_1_hz|internal_count[17] ; clock_divider:clock_divider_1_hz|internal_count[21] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; clock_divider:clock_divider_1_hz|internal_count[9]  ; clock_divider:clock_divider_1_hz|internal_count[13] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; clock_divider:clock_divider_1_hz|internal_count[11] ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; clock_divider:clock_divider_1_hz|internal_count[25] ; clock_divider:clock_divider_1_hz|internal_count[29] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; clock_divider:clock_divider_1_hz|internal_count[27] ; clock_divider:clock_divider_1_hz|internal_count[31] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; clock_divider:clock_divider_1_hz|internal_count[22] ; clock_divider:clock_divider_1_hz|internal_count[24] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.611  ; clock_divider:clock_divider_1_hz|internal_count[8]  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock                                      ; clock       ; 0.000        ; 0.001      ; 0.764      ;
; 0.612  ; clock_divider:clock_divider_1_hz|internal_count[15] ; clock_divider:clock_divider_1_hz|internal_count[18] ; clock                                      ; clock       ; 0.000        ; 0.004      ; 0.768      ;
; 0.614  ; clock_divider:clock_divider_1_hz|internal_count[10] ; clock_divider:clock_divider_1_hz|internal_count[14] ; clock                                      ; clock       ; 0.000        ; 0.000      ; 0.766      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_divider:clock_divider_1_hz|clock_out'                                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1sec_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1min_BCD[3]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10min_BCD[2]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10min_BCD[3]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer_00_59:timer|out_10min_BCD[1]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; ring_counter_4_bit:ring_counter|out[1] ; ring_counter_4_bit:ring_counter|out[0] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.389      ;
; 0.244 ; ring_counter_4_bit:ring_counter|out[2] ; ring_counter_4_bit:ring_counter|out[1] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.397      ;
; 0.250 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.403      ;
; 0.259 ; ring_counter_4_bit:ring_counter|out[3] ; ring_counter_4_bit:ring_counter|out[2] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.411      ;
; 0.263 ; ring_counter_4_bit:ring_counter|out[0] ; ring_counter_4_bit:ring_counter|out[3] ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.415      ;
; 0.272 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.424      ;
; 0.287 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.439      ;
; 0.363 ; timer_00_59:timer|out_1min_BCD[3]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.515      ;
; 0.377 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; timer_00_59:timer|out_10min_BCD[3]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 0.531      ;
; 0.391 ; timer_00_59:timer|out_10min_BCD[1]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.543      ;
; 0.400 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.552      ;
; 0.401 ; timer_00_59:timer|out_10min_BCD[2]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.553      ;
; 0.402 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.554      ;
; 0.406 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.558      ;
; 0.412 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.564      ;
; 0.448 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.600      ;
; 0.454 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1sec_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.606      ;
; 0.464 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.616      ;
; 0.467 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.619      ;
; 0.485 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1sec_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.637      ;
; 0.486 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.638      ;
; 0.491 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.643      ;
; 0.496 ; timer_00_59:timer|out_10min_BCD[3]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 0.650      ;
; 0.505 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1sec_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.684      ;
; 0.565 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.717      ;
; 0.587 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1sec_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.739      ;
; 0.597 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.749      ;
; 0.598 ; timer_00_59:timer|out_10min_BCD[0]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; -0.002     ; 0.748      ;
; 0.599 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.751      ;
; 0.611 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.763      ;
; 0.620 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.772      ;
; 0.642 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.795      ;
; 0.656 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.808      ;
; 0.708 ; timer_00_59:timer|out_1min_BCD[1]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.860      ;
; 0.724 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.877      ;
; 0.746 ; timer_00_59:timer|out_1min_BCD[3]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.898      ;
; 0.753 ; timer_00_59:timer|out_10min_BCD[1]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; -0.002     ; 0.903      ;
; 0.760 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.913      ;
; 0.763 ; timer_00_59:timer|out_10min_BCD[2]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; -0.002     ; 0.913      ;
; 0.768 ; timer_00_59:timer|out_1min_BCD[2]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.000      ; 0.920      ;
; 0.775 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.928      ;
; 0.793 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 0.946      ;
; 0.868 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.023      ;
; 0.869 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.024      ;
; 0.875 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.028      ;
; 0.875 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.028      ;
; 0.875 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.028      ;
; 0.888 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.042      ;
; 0.889 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.043      ;
; 0.911 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.064      ;
; 0.911 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.064      ;
; 0.911 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.064      ;
; 0.926 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.079      ;
; 0.926 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.079      ;
; 0.926 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10sec_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.001      ; 1.079      ;
; 0.933 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.087      ;
; 0.934 ; timer_00_59:timer|out_10sec_BCD[1]     ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.088      ;
; 0.950 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.105      ;
; 0.951 ; timer_00_59:timer|out_1sec_BCD[0]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.106      ;
; 0.986 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.141      ;
; 0.987 ; timer_00_59:timer|out_1sec_BCD[1]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.142      ;
; 1.001 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.156      ;
; 1.002 ; timer_00_59:timer|out_1sec_BCD[2]      ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.157      ;
; 1.007 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.161      ;
; 1.008 ; timer_00_59:timer|out_10sec_BCD[2]     ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.162      ;
; 1.013 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_10min_BCD[3]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.167      ;
; 1.014 ; timer_00_59:timer|out_10sec_BCD[0]     ; timer_00_59:timer|out_1min_BCD[2]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.168      ;
; 1.035 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.190      ;
; 1.035 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.190      ;
; 1.035 ; timer_00_59:timer|out_1sec_BCD[3]      ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.003      ; 1.190      ;
; 1.055 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[0]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.209      ;
; 1.055 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[3]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.209      ;
; 1.055 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_1min_BCD[1]      ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.209      ;
; 1.064 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.220      ;
; 1.064 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[2]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.220      ;
; 1.064 ; timer_00_59:timer|out_10sec_BCD[3]     ; timer_00_59:timer|out_10min_BCD[1]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.004      ; 1.220      ;
; 1.079 ; timer_00_59:timer|out_1min_BCD[0]      ; timer_00_59:timer|out_10min_BCD[0]     ; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 0.000        ; 0.002      ; 1.233      ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|clock_out          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|clock_out          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider:clock_divider_1_hz|internal_count[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|clock_out|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|clock_out|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[20]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[20]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[21]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[21]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[22]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock_divider_1_hz|internal_count[22]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock_divider_1_hz|internal_count[23]|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_divider:clock_divider_1_hz|clock_out'                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter_4_bit:ring_counter|out[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10min_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_10sec_BCD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1min_BCD[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer_00_59:timer|out_1sec_BCD[3]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; clock_divider_1_hz|clock_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; ring_counter|out[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10min_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_10sec_BCD[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1min_BCD[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:clock_divider_1_hz|clock_out ; Rise       ; timer|out_1sec_BCD[3]|clk                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port        ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; FND0[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 4.130 ; 4.130 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.926 ; 3.926 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.919 ; 3.919 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.077 ; 4.077 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.940 ; 3.940 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.090 ; 4.090 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.130 ; 4.130 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.128 ; 4.128 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 4.127 ; 4.127 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.037 ; 4.037 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.032 ; 4.032 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.022 ; 4.022 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.018 ; 4.018 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.017 ; 4.017 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.127 ; 4.127 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 4.019 ; 4.019 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.939 ; 3.939 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.849 ; 3.849 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.939 ; 3.939 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.843 ; 3.843 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.912 ; 3.912 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.915 ; 3.915 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.892 ; 3.892 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.840 ; 3.840 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.945 ; 3.945 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.879 ; 3.879 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.850 ; 3.850 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.855 ; 3.855 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.787 ; 3.787 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.945 ; 3.945 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.784 ; 3.784 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.784 ; 3.784 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.643 ; 3.643 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.643 ; 3.643 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.531 ; 3.531 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.450 ; 3.450 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.499 ; 3.499 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.590 ; 3.590 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.614 ; 3.614 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ; 3.505 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.402 ; 3.402 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.425 ; 3.425 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.693 ; 3.693 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.538 ; 3.538 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.628 ; 3.628 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.598 ; 3.598 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.693 ; 3.693 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                           ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port        ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; FND0[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.789 ; 3.789 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.791 ; 3.791 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.789 ; 3.789 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.947 ; 3.947 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.804 ; 3.804 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.949 ; 3.949 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.990 ; 3.990 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.984 ; 3.984 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.771 ; 3.771 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.788 ; 3.788 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.794 ; 3.794 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.784 ; 3.784 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.779 ; 3.779 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.771 ; 3.771 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.872 ; 3.872 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.772 ; 3.772 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.653 ; 3.653 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.742 ; 3.742 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.715 ; 3.715 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.720 ; 3.720 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.695 ; 3.695 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.646 ; 3.646 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.727 ; 3.727 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.825 ; 3.825 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.794 ; 3.794 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.805 ; 3.805 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.736 ; 3.736 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.894 ; 3.894 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.730 ; 3.730 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.727 ; 3.727 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.450 ; 3.450 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.643 ; 3.643 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.531 ; 3.531 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.450 ; 3.450 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.499 ; 3.499 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.499 ; 3.499 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.590 ; 3.590 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.614 ; 3.614 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.402 ; 3.402 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ; 3.505 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.402 ; 3.402 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.425 ; 3.425 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.538 ; 3.538 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.538 ; 3.538 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.628 ; 3.628 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.598 ; 3.598 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.693 ; 3.693 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.515 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.527 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.547 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.394 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.513 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.514 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.473 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; Rise  ; Fall ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.515 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.527 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.547 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.394 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.513 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.514 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.473 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.520 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415 ;      ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-------+------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.505     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.515     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.527     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.547     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.394     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.513     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.514     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.473     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; Data Port ; Clock Port                                 ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                            ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+
; FND0[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.505     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.505     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.515     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.577     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.617     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.527     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.547     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.599     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.569     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.394     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.513     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.514     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.394     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.473     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.524     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]   ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.520     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.557     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.527     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.415     ;           ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+-----------+--------------------------------------------+-----------+-----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+---------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                            ; -2.790  ; -1.597 ; N/A      ; N/A     ; -1.380              ;
;  clock                                      ; -2.790  ; -1.597 ; N/A      ; N/A     ; -1.380              ;
;  clock_divider:clock_divider_1_hz|clock_out ; -1.757  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                             ; -77.58  ; -1.597 ; 0.0      ; 0.0     ; -54.38              ;
;  clock                                      ; -58.718 ; -1.597 ; N/A      ; N/A     ; -34.380             ;
;  clock_divider:clock_divider_1_hz|clock_out ; -18.862 ; 0.000  ; N/A      ; N/A     ; -20.000             ;
+---------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port        ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; FND0[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.695 ; 7.695 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.312 ; 7.312 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.304 ; 7.304 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.633 ; 7.633 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.328 ; 7.328 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.645 ; 7.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.695 ; 7.695 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.679 ; 7.679 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.605 ; 7.605 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.472 ; 7.472 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.485 ; 7.485 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.465 ; 7.465 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.447 ; 7.447 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.481 ; 7.481 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.605 ; 7.605 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.461 ; 7.461 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.195 ; 7.195 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.984 ; 6.984 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.195 ; 7.195 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.980 ; 6.980 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.167 ; 7.167 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.171 ; 7.171 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.106 ; 7.106 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.945 ; 6.945 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 7.206 ; 7.206 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.060 ; 7.060 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.079 ; 7.079 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.086 ; 7.086 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.846 ; 6.846 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 7.206 ; 7.206 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.843 ; 6.843 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 6.844 ; 6.844 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.265 ; 6.265 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.073 ; 6.073 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.530 ; 6.530 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.517 ; 6.517 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.243 ; 6.243 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.517 ; 6.517 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.457 ; 6.457 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.479 ; 6.479 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.498 ; 6.498 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.498 ; 6.498 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.295 ; 6.295 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.099 ; 6.099 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.111 ; 6.111 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 6.677 ; 6.677 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 6.287 ; 6.287 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 6.597 ; 6.597 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 6.474 ; 6.474 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 6.677 ; 6.677 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                           ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port        ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; FND0[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.789 ; 3.789 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.791 ; 3.791 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.789 ; 3.789 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.947 ; 3.947 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.804 ; 3.804 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.949 ; 3.949 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.990 ; 3.990 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND0[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.984 ; 3.984 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND1[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.771 ; 3.771 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.788 ; 3.788 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.794 ; 3.794 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.784 ; 3.784 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.779 ; 3.779 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.771 ; 3.771 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.872 ; 3.872 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND1[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.772 ; 3.772 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND2[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.653 ; 3.653 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.742 ; 3.742 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.715 ; 3.715 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.720 ; 3.720 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.695 ; 3.695 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND2[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.646 ; 3.646 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; FND3[*]          ; clock_divider:clock_divider_1_hz|clock_out ; 3.727 ; 3.727 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[0]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.825 ; 3.825 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[1]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.794 ; 3.794 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[2]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.805 ; 3.805 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[3]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.736 ; 3.736 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[4]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.894 ; 3.894 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[5]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.730 ; 3.730 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  FND3[6]         ; clock_divider:clock_divider_1_hz|clock_out ; 3.727 ; 3.727 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.450 ; 3.450 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.643 ; 3.643 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.531 ; 3.531 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.450 ; 3.450 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_min_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.499 ; 3.499 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.499 ; 3.499 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.645 ; 3.645 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.590 ; 3.590 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_min_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.614 ; 3.614 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_ones[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.402 ; 3.402 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.588 ; 3.588 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.505 ; 3.505 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.402 ; 3.402 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_ones[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.425 ; 3.425 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
; out_sec_tens[*]  ; clock_divider:clock_divider_1_hz|clock_out ; 3.538 ; 3.538 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[0] ; clock_divider:clock_divider_1_hz|clock_out ; 3.538 ; 3.538 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[1] ; clock_divider:clock_divider_1_hz|clock_out ; 3.628 ; 3.628 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[2] ; clock_divider:clock_divider_1_hz|clock_out ; 3.598 ; 3.598 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
;  out_sec_tens[3] ; clock_divider:clock_divider_1_hz|clock_out ; 3.693 ; 3.693 ; Rise       ; clock_divider:clock_divider_1_hz|clock_out ;
+------------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clock                                      ; clock                                      ; 784      ; 0        ; 0        ; 0        ;
; clock_divider:clock_divider_1_hz|clock_out ; clock                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 150      ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clock                                      ; clock                                      ; 784      ; 0        ; 0        ; 0        ;
; clock_divider:clock_divider_1_hz|clock_out ; clock                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clock_divider_1_hz|clock_out ; clock_divider:clock_divider_1_hz|clock_out ; 150      ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 53    ; 53   ;
; Unconstrained Output Ports      ; 44    ; 44   ;
; Unconstrained Output Port Paths ; 156   ; 156  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 22 11:14:04 2020
Info: Command: quartus_sta digital_clock -c digital_clock
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name clock_divider:clock_divider_1_hz|clock_out clock_divider:clock_divider_1_hz|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.790
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.790       -58.718 clock 
    Info (332119):    -1.757       -18.862 clock_divider:clock_divider_1_hz|clock_out 
Info (332146): Worst-case hold slack is -1.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.597        -1.597 clock 
    Info (332119):     0.391         0.000 clock_divider:clock_divider_1_hz|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -34.380 clock 
    Info (332119):    -0.500       -20.000 clock_divider:clock_divider_1_hz|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.831
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.831       -11.259 clock 
    Info (332119):    -0.337        -2.316 clock_divider:clock_divider_1_hz|clock_out 
Info (332146): Worst-case hold slack is -1.207
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.207        -1.207 clock 
    Info (332119):     0.215         0.000 clock_divider:clock_divider_1_hz|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -34.380 clock 
    Info (332119):    -0.500       -20.000 clock_divider:clock_divider_1_hz|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4552 megabytes
    Info: Processing ended: Mon Jun 22 11:14:05 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


