

================================================================
== Vitis HLS Report for 'load_mat'
================================================================
* Date:           Sat Sep 27 23:15:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589838|   589838|  2.359 ms|  2.359 ms|  589838|  589838|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73  |load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1  |   589826|   589826|  2.359 ms|  2.359 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       66|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       23|      102|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      163|     -|
|Register             |        -|      -|       77|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      100|      331|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73  |load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1  |        0|   0|  23|  102|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                          |        0|   0|  23|  102|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_94_p2  |         +|   0|  0|  64|          64|          64|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  66|          65|          65|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   5|         14|    1|         14|
    |ap_done                 |   1|          2|    1|          2|
    |gmem1_blk_n_AR          |   1|          2|    1|          2|
    |m_axi_gmem1_0_ARADDR    |  64|          3|   64|        192|
    |m_axi_gmem1_0_ARBURST   |   8|          2|    2|          4|
    |m_axi_gmem1_0_ARCACHE   |   8|          2|    4|          8|
    |m_axi_gmem1_0_ARID      |   1|          2|    1|          2|
    |m_axi_gmem1_0_ARLEN     |  32|          3|   32|         96|
    |m_axi_gmem1_0_ARLOCK    |   8|          2|    2|          4|
    |m_axi_gmem1_0_ARPROT    |   8|          2|    3|          6|
    |m_axi_gmem1_0_ARQOS     |   8|          2|    4|          8|
    |m_axi_gmem1_0_ARREGION  |   8|          2|    4|          8|
    |m_axi_gmem1_0_ARSIZE    |   8|          2|    3|          6|
    |m_axi_gmem1_0_ARUSER    |   1|          2|    1|          2|
    |m_axi_gmem1_0_ARVALID   |   1|          3|    1|          3|
    |m_axi_gmem1_0_RREADY    |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 163|         47|  125|        359|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  13|   0|   13|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_129                                                 |  62|   0|   62|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  77|   0|   77|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|       load_mat|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|       load_mat|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|       load_mat|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|       load_mat|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|       load_mat|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|       load_mat|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|       load_mat|  return value|
|m_axi_gmem1_0_AWVALID         |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWREADY         |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWADDR          |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWID            |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWLEN           |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWBURST         |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK          |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE         |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWPROT          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWQOS           |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWREGION        |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWUSER          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WVALID          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WREADY          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WDATA           |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WSTRB           |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WLAST           |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WID             |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WUSER           |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARVALID         |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARREADY         |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARADDR          |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARID            |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARLEN           |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARBURST         |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK          |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE         |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARPROT          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARQOS           |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARREGION        |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARUSER          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RVALID          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RREADY          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RDATA           |   in|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RLAST           |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RID             |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM        |   in|   13|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RUSER           |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RRESP           |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BVALID          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BREADY          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BRESP           |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BID             |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BUSER           |   in|    1|       m_axi|          gmem1|       pointer|
|i_mat                         |   in|   64|   ap_stable|          i_mat|        scalar|
|matrix_stream_din             |  out|   32|     ap_fifo|  matrix_stream|       pointer|
|matrix_stream_full_n          |   in|    1|     ap_fifo|  matrix_stream|       pointer|
|matrix_stream_write           |  out|    1|     ap_fifo|  matrix_stream|       pointer|
|matrix_stream_num_data_valid  |   in|    7|     ap_fifo|  matrix_stream|       pointer|
|matrix_stream_fifo_cap        |   in|    7|     ap_fifo|  matrix_stream|       pointer|
|idx                           |   in|   25|   ap_stable|            idx|        scalar|
+------------------------------+-----+-----+------------+---------------+--------------+

