

================================================================
== Vitis HLS Report for 'compute_Pipeline_UPDATE_UPDATE_INNER'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UPDATE_UPDATE_INNER  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      155|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|       36|      247|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_51_1_1_U16  |mul_32s_32s_51_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln196_1_fu_146_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln196_fu_120_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln199_fu_188_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln200_fu_176_p2       |         +|   0|  0|  17|          10|          10|
    |ret_V_fu_227_p2           |         +|   0|  0|  58|          51|          51|
    |icmp_ln196_fu_114_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln199_fu_132_p2      |      icmp|   0|  0|  10|           6|           7|
    |select_ln196_1_fu_152_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln196_fu_138_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 155|         104|          92|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |i_fu_58                                 |   9|          2|    6|         12|
    |indvar_flatten19_fu_62                  |   9|          2|   11|         22|
    |j_fu_54                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |i_fu_58                     |   6|   0|    6|          0|
    |indvar_flatten19_fu_62      |  11|   0|   11|          0|
    |j_fu_54                     |   6|   0|    6|          0|
    |theta_local_V_addr_reg_273  |  10|   0|   10|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  36|   0|   36|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|gradient_V_address0     |  out|   10|   ap_memory|                            gradient_V|         array|
|gradient_V_ce0          |  out|    1|   ap_memory|                            gradient_V|         array|
|gradient_V_q0           |   in|   32|   ap_memory|                            gradient_V|         array|
|theta_local_V_address0  |  out|   10|   ap_memory|                         theta_local_V|         array|
|theta_local_V_ce0       |  out|    1|   ap_memory|                         theta_local_V|         array|
|theta_local_V_we0       |  out|    1|   ap_memory|                         theta_local_V|         array|
|theta_local_V_d0        |  out|   32|   ap_memory|                         theta_local_V|         array|
|theta_local_V_address1  |  out|   10|   ap_memory|                         theta_local_V|         array|
|theta_local_V_ce1       |  out|    1|   ap_memory|                         theta_local_V|         array|
|theta_local_V_q1        |   in|   32|   ap_memory|                         theta_local_V|         array|
+------------------------+-----+-----+------------+--------------------------------------+--------------+

