# ---------------------------------------------------------------------------
# Created on Thu Jan 09 23:24:51 -0500 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.500ns/net=0.350ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                                                                                                                                                              | Info                                                                                                                                                                                                                                                                                      |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -3.532 | 8.000       | -0.039 | 0.035       | 11.558         | 6.251                | 5.307              | 20           | 7          | 4 (*)      | 15         | -0.675        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                        | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D}       |
#  | ap_clk | -3.480 | 8.000       | -0.039 | 0.035       | 11.506         | 6.023                | 5.483              | 20           | 7          | 5 (*)      | 15         | -0.447        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(13) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/D}       |
#  | ap_clk | -3.477 | 8.000       | -0.039 | 0.035       | 11.503         | 6.196                | 5.307              | 20           | 7          | 4 (*)      | 15         | -0.620        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                        | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/D}       |
#  | ap_clk | -3.472 | 8.000       | -0.039 | 0.035       | 11.498         | 6.015                | 5.483              | 20           | 7          | 5 (*)      | 15         | -0.439        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(13) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/D}       |
#  | ap_clk | -3.452 | 8.000       | -0.039 | 0.035       | 11.478         | 6.171                | 5.307              | 20           | 7          | 5 (*)      | 15         | -0.595        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                        | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/D}       |
#  | ap_clk | -3.440 | 8.000       | -0.039 | 0.035       | 11.466         | 6.159                | 5.307              | 19           | 7          | 5 (*)      | 15         | -0.583        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/D}       |
#  | ap_clk | -3.432 | 8.000       | -0.039 | 0.035       | 11.458         | 6.151                | 5.307              | 19           | 7          | 5 (*)      | 15         | -0.575        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/D}       |
#  | ap_clk | -3.417 | 8.000       | -0.039 | 0.035       | 11.443         | 5.960                | 5.483              | 20           | 7          | 5 (*)      | 15         | -0.384        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(13) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/D}       |
#  | ap_clk | -3.392 | 8.000       | -0.039 | 0.035       | 11.418         | 5.935                | 5.483              | 20           | 7          | 5 (*)      | 15         | -0.359        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(13) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/D}       |
#  | ap_clk | -3.377 | 8.000       | -0.039 | 0.035       | 11.403         | 6.096                | 5.307              | 19           | 7          | 5 (*)      | 15         | -0.520        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/D}       |
#  | ap_clk | -3.368 | 8.000       | -0.039 | 0.035       | 11.394         | 6.040                | 5.354              | 19           | 7          | 5 (*)      | 15         | -0.464        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]/D}       |
#  | ap_clk | -3.360 | 8.000       | -0.039 | 0.035       | 11.386         | 6.032                | 5.354              | 19           | 7          | 5 (*)      | 15         | -0.456        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]/D}       |
#  | ap_clk | -3.360 | 8.000       | -0.039 | 0.035       | 11.386         | 6.210                | 5.176              | 22           | 6          | 4 (*)      | 15         | -0.284        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0/D} |
#  | ap_clk | -3.360 | 8.000       | -0.039 | 0.035       | 11.386         | 6.210                | 5.176              | 22           | 6          | 4 (*)      | 15         | -0.284        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0/D}    |
#  | ap_clk | -3.352 | 8.000       | -0.039 | 0.035       | 11.378         | 6.071                | 5.307              | 19           | 7          | 5 (*)      | 15         | -0.495        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[24]/D}       |
#  | ap_clk | -3.352 | 8.000       | -0.039 | 0.035       | 11.378         | 6.202                | 5.176              | 22           | 6          | 4 (*)      | 15         | -0.276        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[45]__0/D} |
#  | ap_clk | -3.352 | 8.000       | -0.039 | 0.035       | 11.378         | 6.202                | 5.176              | 22           | 6          | 4 (*)      | 15         | -0.276        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]__0/D}    |
#  | ap_clk | -3.340 | 8.000       | -0.039 | 0.035       | 11.366         | 6.059                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.483        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]/D}       |
#  | ap_clk | -3.332 | 8.000       | -0.039 | 0.035       | 11.358         | 6.051                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.475        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[21]/D}       |
#  | ap_clk | -3.305 | 8.000       | -0.039 | 0.035       | 11.331         | 5.977                | 5.354              | 19           | 7          | 5 (*)      | 15         | -0.401        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]/D}       |
#  | ap_clk | -3.297 | 8.000       | -0.039 | 0.035       | 11.323         | 6.147                | 5.176              | 22           | 6          | 5 (*)      | 15         | -0.221        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[46]__0/D} |
#  | ap_clk | -3.297 | 8.000       | -0.039 | 0.035       | 11.323         | 6.147                | 5.176              | 22           | 6          | 5 (*)      | 15         | -0.221        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]__0/D}    |
#  | ap_clk | -3.280 | 8.000       | -0.039 | 0.035       | 11.306         | 5.952                | 5.354              | 19           | 7          | 5 (*)      | 15         | -0.376        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                  | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]/D}       |
#  | ap_clk | -3.277 | 8.000       | -0.039 | 0.035       | 11.303         | 5.996                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.420        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[22]/D}       |
#  | ap_clk | -3.272 | 8.000       | -0.039 | 0.035       | 11.298         | 6.122                | 5.176              | 22           | 6          | 5 (*)      | 15         | -0.196        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[44]__0/D} |
#  | ap_clk | -3.272 | 8.000       | -0.039 | 0.035       | 11.298         | 6.122                | 5.176              | 22           | 6          | 5 (*)      | 15         | -0.196        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]__0/D}    |
#  | ap_clk | -3.268 | 8.000       | -0.039 | 0.035       | 11.294         | 5.940                | 5.354              | 18           | 7          | 5 (*)      | 15         | -0.364        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]/D}       |
#  | ap_clk | -3.260 | 8.000       | -0.039 | 0.035       | 11.286         | 5.932                | 5.354              | 18           | 7          | 5 (*)      | 15         | -0.356        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]/D}       |
#  | ap_clk | -3.260 | 8.000       | -0.039 | 0.035       | 11.286         | 6.110                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.184        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0/D} |
#  | ap_clk | -3.260 | 8.000       | -0.039 | 0.035       | 11.286         | 6.110                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.184        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0/D}    |
#  | ap_clk | -3.252 | 8.000       | -0.039 | 0.035       | 11.278         | 5.971                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.395        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[20]/D}       |
#  | ap_clk | -3.252 | 8.000       | -0.039 | 0.035       | 11.278         | 6.102                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.176        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[41]__0/D} |
#  | ap_clk | -3.252 | 8.000       | -0.039 | 0.035       | 11.278         | 6.102                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.176        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]__0/D}    |
#  | ap_clk | -3.213 | 8.000       | -0.039 | 0.035       | 11.239         | 5.932                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.356        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]/D}       |
#  | ap_clk | -3.205 | 8.000       | -0.039 | 0.035       | 11.231         | 5.877                | 5.354              | 18           | 7          | 5 (*)      | 15         | -0.301        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]/D}       |
#  | ap_clk | -3.205 | 8.000       | -0.039 | 0.035       | 11.231         | 5.924                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.348        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[17]/D}       |
#  | ap_clk | -3.197 | 8.000       | -0.039 | 0.035       | 11.223         | 6.047                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.121        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[42]__0/D} |
#  | ap_clk | -3.197 | 8.000       | -0.039 | 0.035       | 11.223         | 6.047                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.121        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]__0/D}    |
#  | ap_clk | -3.180 | 8.000       | -0.039 | 0.035       | 11.206         | 5.852                | 5.354              | 18           | 7          | 5 (*)      | 15         | -0.276        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[36]/D}       |
#  | ap_clk | -3.172 | 8.000       | -0.039 | 0.035       | 11.198         | 6.022                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.096        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[40]__0/D} |
#  | ap_clk | -3.172 | 8.000       | -0.039 | 0.035       | 11.198         | 6.022                | 5.176              | 21           | 6          | 5 (*)      | 15         | -0.096        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT2(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]__0/D}    |
#  | ap_clk | -3.153 | 8.000       | -0.039 | 0.035       | 11.179         | 6.010                | 5.169              | 20           | 6          | 5 (*)      | 15         | -0.084        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0/D} |
#  | ap_clk | -3.153 | 8.000       | -0.039 | 0.035       | 11.179         | 6.010                | 5.169              | 20           | 6          | 5 (*)      | 15         | -0.084        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0/D}    |
#  | ap_clk | -3.150 | 8.000       | -0.039 | 0.035       | 11.176         | 5.869                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.293        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[18]/D}       |
#  | ap_clk | -3.145 | 8.000       | -0.039 | 0.035       | 11.171         | 6.002                | 5.169              | 20           | 6          | 5 (*)      | 15         | -0.076        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[37]__0/D} |
#  | ap_clk | -3.145 | 8.000       | -0.039 | 0.035       | 11.171         | 6.002                | 5.169              | 20           | 6          | 5 (*)      | 15         | -0.076        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]__0/D}    |
#  | ap_clk | -3.141 | 8.000       | -0.039 | 0.035       | 11.167         | 5.813                | 5.354              | 18           | 7          | 6 (*)      | 15         | -0.237        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]/D}       |
#  | ap_clk | -3.133 | 8.000       | -0.039 | 0.035       | 11.159         | 5.805                | 5.354              | 18           | 7          | 6 (*)      | 15         | -0.229        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[33]/D}       |
#  | ap_clk | -3.125 | 8.000       | -0.039 | 0.035       | 11.151         | 5.844                | 5.307              | 18           | 7          | 5 (*)      | 15         | -0.268        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]__0/D}    |
#  | ap_clk | -3.090 | 8.000       | -0.039 | 0.035       | 11.116         | 5.947                | 5.169              | 20           | 6          | 5 (*)      | 15         | -0.021        | 5.026         | FDRE(104) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[38]__0/D} |
#  | ap_clk | -3.090 | 8.000       | -0.039 | 0.035       | 11.116         | 5.947                | 5.169              | 20           | 6          | 5 (*)      | 15         | -0.021        | 5.026         | FDRE(107) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]__0/D}    |
#  | ap_clk | -3.078 | 8.000       | -0.039 | 0.035       | 11.104         | 5.750                | 5.354              | 18           | 7          | 6 (*)      | 15         | -0.174        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[34]/D}       |
#  | ap_clk | -3.053 | 8.000       | -0.039 | 0.035       | 11.079         | 5.725                | 5.354              | 18           | 7          | 6 (*)      | 15         | -0.149        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                            | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[32]/D}       |
#  | ap_clk | -2.954 | 8.000       | -0.039 | 0.035       | 10.980         | 5.626                | 5.354              | 17           | 7          | 6 (*)      | 15         | -0.050        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                                      | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]/D}       |
#  | ap_clk | -2.946 | 8.000       | -0.039 | 0.035       | 10.972         | 5.618                | 5.354              | 17           | 7          | 6 (*)      | 15         | -0.042        | 4.526         | FDRE(102) LUT6(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(3) LUT3(3) LUT5(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) FDRE                                                      | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]__0/D}    |
#  | ap_clk | -2.650 | 8.000       | -0.039 | 0.035       | 10.676         | 6.087                | 4.589              | 22           | 7          | 5 (*)      | 15         | -0.511        | 4.526         | FDRE(111) LUT6(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]/D}                       |
#  | ap_clk | -2.642 | 8.000       | -0.039 | 0.035       | 10.668         | 6.079                | 4.589              | 22           | 7          | 5 (*)      | 15         | -0.503        | 4.526         | FDRE(111) LUT6(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[45]/D}                       |
#  | ap_clk | -2.587 | 8.000       | -0.039 | 0.035       | 10.613         | 6.024                | 4.589              | 22           | 7          | 5 (*)      | 15         | -0.448        | 4.526         | FDRE(111) LUT6(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(11) CARRY4(1) CARRY4(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C --> bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[46]/D}                       |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 6.251ns (54.084%)  route 5.307ns (45.916%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.345 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.345    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                 -3.532    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 6.023ns (52.347%)  route 5.483ns (47.653%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.293 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.293    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 -3.480    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.503ns  (logic 6.196ns (53.864%)  route 5.307ns (46.136%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.290 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.290    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 -3.477    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 6.015ns (52.313%)  route 5.483ns (47.687%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.285 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.285    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                 -3.472    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.478ns  (logic 6.171ns (53.764%)  route 5.307ns (46.236%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.265 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.265    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 -3.452    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 6.159ns (53.715%)  route 5.307ns (46.285%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.253 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.253    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 -3.440    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.458ns  (logic 6.151ns (53.683%)  route 5.307ns (46.317%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.245 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.245    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[25]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                 -3.432    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.443ns  (logic 5.960ns (52.084%)  route 5.483ns (47.916%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.230 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.230    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 -3.417    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.418ns  (logic 5.935ns (51.979%)  route 5.483ns (48.021%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     3.480    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.669 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159/O[0]
                         net (fo=3, unplaced)         0.617     4.286    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_159_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.524 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108/O
                         net (fo=1, unplaced)         0.537     5.061    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_108_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.491 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.491    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.768 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.305    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.555 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54/O
                         net (fo=3, unplaced)         0.365     6.920    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     7.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26/O
                         net (fo=1, unplaced)         0.258     7.283    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.740 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     8.017 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13/O[3]
                         net (fo=13, unplaced)        0.693     8.710    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.564     9.274 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.274    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.551 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7/O[3]
                         net (fo=2, unplaced)         0.530    10.081    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8/O
                         net (fo=1, unplaced)         0.000    10.331    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.645 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.645    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.922 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.452    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.702 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3/O
                         net (fo=1, unplaced)         0.000    11.702    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[43]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.016 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_1[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.205 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.205    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 -3.392    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 6.096ns (53.460%)  route 5.307ns (46.540%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.190 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.190    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[26]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                 -3.377    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 6.040ns (53.010%)  route 5.354ns (46.990%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.439 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.969    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.219 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/O
                         net (fo=1, unplaced)         0.000    10.219    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.533 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.533    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.810 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.340    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.590 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/O
                         net (fo=1, unplaced)         0.000    11.590    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.904 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.904    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.181 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.181    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[43]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                 -3.368    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.386ns  (logic 6.032ns (52.977%)  route 5.354ns (47.023%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.439 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.969    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.219 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/O
                         net (fo=1, unplaced)         0.000    10.219    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.533 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.533    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.810 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.340    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.590 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/O
                         net (fo=1, unplaced)         0.000    11.590    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.904 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.904    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.173 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.173    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[41]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 -3.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.386ns  (logic 6.210ns (54.541%)  route 5.176ns (45.459%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.173 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.173    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 -3.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.386ns  (logic 6.210ns (54.541%)  route 5.176ns (45.459%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.173 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.173    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 -3.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[24]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 6.071ns (53.357%)  route 5.307ns (46.643%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.880 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.410    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.660 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4/O
                         net (fo=1, unplaced)         0.000    11.660    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.976    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.165 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.165    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[24]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[24]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 -3.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[45]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[45]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 6.202ns (54.509%)  route 5.176ns (45.491%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.165 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.165    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[45]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[45]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[45]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 -3.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 6.202ns (54.509%)  route 5.176ns (45.491%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.165 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.165    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[45]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                 -3.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.340ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 6.059ns (53.308%)  route 5.307ns (46.692%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.814    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.059 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/O
                         net (fo=1, unplaced)         0.000    10.059    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.780 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.310    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.560 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/O
                         net (fo=1, unplaced)         0.000    11.560    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.876 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.876    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.153 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.153    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                 -3.340    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[21]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 6.051ns (53.275%)  route 5.307ns (46.725%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.814    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.059 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/O
                         net (fo=1, unplaced)         0.000    10.059    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.780 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.310    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.560 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/O
                         net (fo=1, unplaced)         0.000    11.560    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.876 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.876    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.145 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.145    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[21]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[21]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                 -3.332    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.331ns  (logic 5.977ns (52.749%)  route 5.354ns (47.251%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.439 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.969    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.219 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/O
                         net (fo=1, unplaced)         0.000    10.219    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.533 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.533    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.810 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.340    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.590 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/O
                         net (fo=1, unplaced)         0.000    11.590    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.904 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.904    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.118 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.118    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[42]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                 -3.305    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[46]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.297ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[46]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.323ns  (logic 6.147ns (54.288%)  route 5.176ns (45.712%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.110 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.110    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[46]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[46]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[46]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 -3.297    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.297ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.323ns  (logic 6.147ns (54.288%)  route 5.176ns (45.712%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.110 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.110    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[46]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 -3.297    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.306ns  (logic 5.952ns (52.645%)  route 5.354ns (47.355%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_161_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_105_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.439 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.969    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.219 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8/O
                         net (fo=1, unplaced)         0.000    10.219    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.533 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.533    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.810 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.340    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[39]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.590 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3/O
                         net (fo=1, unplaced)         0.000    11.590    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[39]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.904 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.904    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.093 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.093    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[40]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                 -3.280    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[22]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.277ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.303ns  (logic 5.996ns (53.048%)  route 5.307ns (46.952%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.814    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.059 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/O
                         net (fo=1, unplaced)         0.000    10.059    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.780 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.310    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.560 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/O
                         net (fo=1, unplaced)         0.000    11.560    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.876 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.876    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.090 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.090    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[22]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[22]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[22]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                 -3.277    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[44]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[44]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 6.122ns (54.187%)  route 5.176ns (45.813%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.085 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.085    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[47]__0_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[44]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[44]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[44]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 -3.272    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 6.122ns (54.187%)  route 5.176ns (45.813%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.518 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.518    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.795 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_3/O[3]
                         net (fo=3, unplaced)         0.537    11.332    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[43]
                                                                      r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.582 r  bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0/O
                         net (fo=1, unplaced)         0.000    11.582    bd_0_i/hls_inst/inst/buff0[43]__0_i_3__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.896 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_3[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.085 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.085    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[47]__0_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[44]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 -3.272    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 5.940ns (52.594%)  route 5.354ns (47.406%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.339 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.869    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.119 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/O
                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.710 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.240    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.490 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/O
                         net (fo=1, unplaced)         0.000    11.490    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.804 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.804    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.081 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[39]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                 -3.268    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 5.932ns (52.561%)  route 5.354ns (47.439%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.339 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.869    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.119 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/O
                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.710 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.240    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.490 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/O
                         net (fo=1, unplaced)         0.000    11.490    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.804 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.804    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.073 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.073    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[37]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                 -3.260    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 6.110ns (54.138%)  route 5.176ns (45.862%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.073 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.073    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                 -3.260    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 6.110ns (54.138%)  route 5.176ns (45.862%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.073 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.073    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                 -3.260    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[20]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 5.971ns (52.944%)  route 5.307ns (47.056%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[7]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.331 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.814    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    10.059 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10/O
                         net (fo=1, unplaced)         0.000    10.059    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.780 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.310    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.560 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4/O
                         net (fo=1, unplaced)         0.000    11.560    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.876 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.876    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    12.065 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.065    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[20]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[20]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[20]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 -3.252    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[41]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[41]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 6.102ns (54.105%)  route 5.176ns (45.895%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.065 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.065    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[41]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[41]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[41]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 -3.252    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 6.102ns (54.105%)  route 5.176ns (45.895%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.065 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.065    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[41]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 -3.252    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 5.932ns (52.781%)  route 5.307ns (47.220%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.204 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.687    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245     9.932 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/O
                         net (fo=1, unplaced)         0.000     9.932    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.376 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.376    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.653 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.183    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/O
                         net (fo=1, unplaced)         0.000    11.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.749 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.749    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    12.026 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.026    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[19]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 -3.213    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 5.877ns (52.328%)  route 5.354ns (47.672%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.339 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.869    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.119 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/O
                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.710 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.240    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.490 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/O
                         net (fo=1, unplaced)         0.000    11.490    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.804 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.804    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.018 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.018    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[38]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 -3.205    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 5.924ns (52.747%)  route 5.307ns (47.253%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.204 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.687    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245     9.932 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/O
                         net (fo=1, unplaced)         0.000     9.932    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.376 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.376    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.653 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.183    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/O
                         net (fo=1, unplaced)         0.000    11.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.749 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.749    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.018 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.018    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[17]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 -3.205    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[42]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[42]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 6.047ns (53.880%)  route 5.176ns (46.120%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.010 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.010    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[42]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[42]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[42]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                 -3.197    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 6.047ns (53.880%)  route 5.176ns (46.120%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.010 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.010    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[42]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                 -3.197    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[36]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.206ns  (logic 5.852ns (52.222%)  route 5.354ns (47.778%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.568 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.105    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/I1
                         LUT3 (Prop_lut3_I1_O)        0.250     6.355 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.720    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_54_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.825 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.083    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.540 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.540    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.809 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.373    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.062 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.339 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.869    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.119 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8/O
                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.710 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.240    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.490 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3/O
                         net (fo=1, unplaced)         0.000    11.490    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.804 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.804    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    11.993 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.993    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[36]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[36]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[36]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 -3.180    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[40]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[40]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.198ns  (logic 6.022ns (53.777%)  route 5.176ns (46.223%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    11.985 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.985    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[40]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[40]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[40]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 -3.172    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.198ns  (logic 6.022ns (53.777%)  route 5.176ns (46.223%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.418 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.418    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.695 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_2/O[3]
                         net (fo=3, unplaced)         0.537    11.232    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[39]
                                                                      r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/I1
                         LUT2 (Prop_lut2_I1_O)        0.250    11.482 r  bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1/O
                         net (fo=1, unplaced)         0.000    11.482    bd_0_i/hls_inst/inst/buff0[39]__0_i_4__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.796 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.796    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    11.985 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.985    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[40]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 -3.172    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:50 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 6.010ns (53.762%)  route 5.169ns (46.238%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.595 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.125    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.375 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.375    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.689 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.689    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    11.966 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.966    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                 -3.153    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 6.010ns (53.762%)  route 5.169ns (46.238%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.595 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.125    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.375 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.375    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.689 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.689    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    11.966 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.966    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                 -3.153    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.150ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 5.869ns (52.514%)  route 5.307ns (47.486%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.204 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.687    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245     9.932 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/O
                         net (fo=1, unplaced)         0.000     9.932    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.376 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.376    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.653 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.183    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/O
                         net (fo=1, unplaced)         0.000    11.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.749 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.749    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    11.963 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.963    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[18]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[18]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 -3.150    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[37]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.145ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[37]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 6.002ns (53.728%)  route 5.169ns (46.272%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.595 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.125    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.375 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.375    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.689 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.689    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    11.958 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.958    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[37]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[37]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[37]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                 -3.145    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.145ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 6.002ns (53.728%)  route 5.169ns (46.272%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.595 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.125    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.375 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.375    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.689 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.689    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    11.958 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.958    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[37]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                 -3.145    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.167ns  (logic 5.813ns (52.055%)  route 5.354ns (47.945%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.212 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.742    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.992 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.992    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.306 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.306    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.583 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.113    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.363 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/O
                         net (fo=1, unplaced)         0.000    11.363    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.677 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.677    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    11.954 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.954    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[35]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                 -3.141    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[33]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.133ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.159ns  (logic 5.805ns (52.021%)  route 5.354ns (47.979%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.212 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.742    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.992 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.992    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.306 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.306    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.583 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.113    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.363 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/O
                         net (fo=1, unplaced)         0.000    11.363    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.677 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.677    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    11.946 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.946    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[33]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[33]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[33]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 -3.133    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.125ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 5.844ns (52.408%)  route 5.307ns (47.592%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_95_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_34_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[7]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.204 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7/O[1]
                         net (fo=2, unplaced)         0.483     9.687    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_7_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.245     9.932 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10/O
                         net (fo=1, unplaced)         0.000     9.932    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.376 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.376    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.653 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.183    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.433 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4/O
                         net (fo=1, unplaced)         0.000    11.433    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[15]__0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    11.749 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.749    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    11.938 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.938    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_2[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                 -3.125    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[38]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[38]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 5.947ns (53.499%)  route 5.169ns (46.501%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/din1_reg_reg[14]/Q
                         net (fo=104, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/exp_Z2P_m_1_reg_3643_pp0_iter70_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_5315
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__6[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[27]__0_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.595 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.125    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__12[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.375 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.375    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0[35]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.689 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.689    bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    11.903 r  bd_0_i/hls_inst/inst/mul_49ns_44ns_93_3_0_U10/buff0_reg[39]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.903    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[43]__0_0[22]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[38]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[38]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_49ns_44ns_93_3_0_U10/buff0_reg[38]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.090    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 5.947ns (53.499%)  route 5.169ns (46.501%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[22]/Q
                         net (fo=107, unplaced)       0.880     2.082    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[14]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.314 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_693/O
                         net (fo=2, unplaced)         0.548     2.862    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8059
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.292 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574/CO[3]
                         net (fo=1, unplaced)         0.000     3.292    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_574_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.392 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458/CO[3]
                         net (fo=1, unplaced)         0.000     3.392    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_458_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.492 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342/CO[3]
                         net (fo=1, unplaced)         0.000     3.492    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_342_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.681 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91/O[0]
                         net (fo=3, unplaced)         0.617     4.298    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_91_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.536 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199/O
                         net (fo=1, unplaced)         0.537     5.073    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_199_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.503 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_123_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.692 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29/O[0]
                         net (fo=3, unplaced)         0.380     6.072    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_29_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     6.310 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66/O
                         net (fo=1, unplaced)         0.537     6.847    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__1_i_66_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.277 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     7.277    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__1_i_32_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.546 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14/O[1]
                         net (fo=11, unplaced)        0.610     8.156    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_14_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.845 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.845    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.122 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.652    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__2__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.902 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9/O
                         net (fo=1, unplaced)         0.000     9.902    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__1_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.218 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.218    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.318 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.318    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.595 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.125    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__4__0[35]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.375 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.375    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[35]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.689 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.689    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    11.903 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[39]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.903    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]__0_0[22]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[38]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.090    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[34]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 5.750ns (51.783%)  route 5.354ns (48.217%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.212 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.742    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.992 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.992    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.306 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.306    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.583 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.113    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.363 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/O
                         net (fo=1, unplaced)         0.000    11.363    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.677 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.677    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    11.891 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.891    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[34]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[34]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[34]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 -3.078    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[32]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 5.725ns (51.674%)  route 5.354ns (48.326%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     8.935 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.935    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.212 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.742    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.992 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.992    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.306 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.306    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.583 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.113    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[31]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.363 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3/O
                         net (fo=1, unplaced)         0.000    11.363    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[31]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.677 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.677    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    11.866 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[35]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.866    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[32]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[32]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[32]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                 -3.053    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.980ns  (logic 5.626ns (51.239%)  route 5.354ns (48.761%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.779     9.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.555    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.805 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.805    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.119 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.396 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    10.926    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[27]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.176 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.176    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.490 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.490    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    11.767 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.767    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                 -2.954    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]__0/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.946ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.972ns  (logic 5.618ns (51.203%)  route 5.354ns (48.797%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_177/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_7229
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_133_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.469 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156/O[0]
                         net (fo=3, unplaced)         0.617     4.086    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_156_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/I0
                         LUT3 (Prop_lut3_I0_O)        0.238     4.324 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96/O
                         net (fo=1, unplaced)         0.537     4.861    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_96_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.291 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52/CO[3]
                         net (fo=1, unplaced)         0.000     5.291    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_52_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.480 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52/O[0]
                         net (fo=3, unplaced)         0.258     5.738    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_52_n_7
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/I1
                         LUT3 (Prop_lut3_I1_O)        0.238     5.976 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49/O
                         net (fo=3, unplaced)         0.365     6.341    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     6.446 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25/O
                         net (fo=1, unplaced)         0.537     6.983    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]__0_i_25_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.413 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.413    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]__0_i_13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.682 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.246    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_13_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.779     9.025 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7/O[3]
                         net (fo=2, unplaced)         0.530     9.555    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_7_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250     9.805 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_8/O
                         net (fo=1, unplaced)         0.000     9.805    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[23]__0_i_8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.119 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.396 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.530    10.926    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__3__0[27]
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    11.176 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_3/O
                         net (fo=1, unplaced)         0.000    11.176    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]__0_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.490 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.490    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    11.759 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.759    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[43]_0[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]__0/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]__0
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                 -2.946    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.650ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 6.087ns (57.016%)  route 4.589ns (42.984%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/Q
                         net (fo=111, unplaced)       0.881     2.101    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/tmp_20_reg_3272[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_152/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.333 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_152/O
                         net (fo=1, unplaced)         0.537     2.870    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8670
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.519     3.389 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77/O[3]
                         net (fo=2, unplaced)         0.530     3.919    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42/I2
                         LUT3 (Prop_lut3_I2_O)        0.253     4.172 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42/O
                         net (fo=2, unplaced)         0.677     4.849    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46/I0
                         LUT4 (Prop_lut4_I0_O)        0.286     5.135 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46/O
                         net (fo=1, unplaced)         0.000     5.135    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     5.640 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14/O[3]
                         net (fo=2, unplaced)         0.337     5.977    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.272     6.249 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6/O
                         net (fo=2, unplaced)         0.487     6.736    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10/I0
                         LUT4 (Prop_lut4_I0_O)        0.286     7.022 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10/O
                         net (fo=1, unplaced)         0.000     7.022    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.445 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.545 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.545    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.645 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.645    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.745 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.745    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.845 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.845    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     8.114 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8/O[1]
                         net (fo=11, unplaced)        0.610     8.724    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.413 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.413    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.690 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_2/O[3]
                         net (fo=2, unplaced)         0.530    10.220    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__1__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.470 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4/O
                         net (fo=1, unplaced)         0.000    10.470    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.786 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.786    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.886 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.886    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.986 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.986    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.086 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.086    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.186 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.186    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    11.463 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.463    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                 -2.650    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[45]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.668ns  (logic 6.079ns (56.984%)  route 4.589ns (43.016%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/Q
                         net (fo=111, unplaced)       0.881     2.101    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/tmp_20_reg_3272[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_152/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.333 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_152/O
                         net (fo=1, unplaced)         0.537     2.870    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8670
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.519     3.389 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77/O[3]
                         net (fo=2, unplaced)         0.530     3.919    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42/I2
                         LUT3 (Prop_lut3_I2_O)        0.253     4.172 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42/O
                         net (fo=2, unplaced)         0.677     4.849    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46/I0
                         LUT4 (Prop_lut4_I0_O)        0.286     5.135 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46/O
                         net (fo=1, unplaced)         0.000     5.135    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     5.640 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14/O[3]
                         net (fo=2, unplaced)         0.337     5.977    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.272     6.249 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6/O
                         net (fo=2, unplaced)         0.487     6.736    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10/I0
                         LUT4 (Prop_lut4_I0_O)        0.286     7.022 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10/O
                         net (fo=1, unplaced)         0.000     7.022    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.445 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.545 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.545    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.645 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.645    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.745 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.745    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.845 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.845    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     8.114 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8/O[1]
                         net (fo=11, unplaced)        0.610     8.724    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.413 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.413    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.690 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_2/O[3]
                         net (fo=2, unplaced)         0.530    10.220    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__1__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.470 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4/O
                         net (fo=1, unplaced)         0.000    10.470    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.786 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.786    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.886 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.886    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.986 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.986    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.086 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.086    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.186 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.186    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    11.455 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.455    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[45]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[45]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                 -2.642    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:24:51 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[46]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 6.024ns (56.761%)  route 4.589ns (43.239%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/tmp_20_reg_3272_reg[34]/Q
                         net (fo=111, unplaced)       0.881     2.101    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/tmp_20_reg_3272[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_152/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     2.333 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_152/O
                         net (fo=1, unplaced)         0.537     2.870    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_8670
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.519     3.389 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77/O[3]
                         net (fo=2, unplaced)         0.530     3.919    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_77_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42/I2
                         LUT3 (Prop_lut3_I2_O)        0.253     4.172 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42/O
                         net (fo=2, unplaced)         0.677     4.849    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_42_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46/I0
                         LUT4 (Prop_lut4_I0_O)        0.286     5.135 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46/O
                         net (fo=1, unplaced)         0.000     5.135    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_46_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     5.640 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14/O[3]
                         net (fo=2, unplaced)         0.337     5.977    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_14_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.272     6.249 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6/O
                         net (fo=2, unplaced)         0.487     6.736    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10/I0
                         LUT4 (Prop_lut4_I0_O)        0.286     7.022 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10/O
                         net (fo=1, unplaced)         0.000     7.022    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[16]__0_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.445 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.445    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[16]__0_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.545 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.545    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[7]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.645 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.645    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[11]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.745 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.745    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[15]__3_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.845 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     7.845    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[19]__1_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     8.114 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8/O[1]
                         net (fo=11, unplaced)        0.610     8.724    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_8_n_6
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.413 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.413    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[23]__1_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     9.690 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_2/O[3]
                         net (fo=2, unplaced)         0.530    10.220    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__1__0[43]
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    10.470 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4/O
                         net (fo=1, unplaced)         0.000    10.470    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0[27]__1_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.786 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.786    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[27]__1_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.886 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.886    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[31]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.986 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.986    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[35]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.086 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.086    bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[39]__0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[43]__0_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.186 r  bd_0_i/hls_inst/inst/mul_40ns_40ns_79_2_0_U8/buff0_reg[43]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.186    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    11.400 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.400    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[47]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[46]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_40ns_40ns_79_2_0_U8/buff0_reg[46]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 -2.587    






