 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Mon Sep 25 08:02:20 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.36       0.36 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX1M)                    0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX1M)                     0.39       0.39 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/U116/Y (AOI22X1M)                                0.11       0.48 f
  U0_ALU/U115/Y (NAND2X2M)                                0.06       0.54 r
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                    0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/U114/Y (AOI22X1M)                                0.11       0.48 f
  U0_ALU/U113/Y (NAND2X2M)                                0.06       0.54 r
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                    0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.37       0.37 r
  U0_ALU/U118/Y (AOI22X1M)                                0.11       0.48 f
  U0_ALU/U117/Y (NAND2X2M)                                0.06       0.54 r
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                    0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.37       0.37 r
  U0_ALU/U112/Y (AOI22X1M)                                0.11       0.48 f
  U0_ALU/U111/Y (NAND2X2M)                                0.06       0.54 r
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RST_SYNC_1/sychronizer_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: RST_SYNC_1/sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_1/sychronizer_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  RST_SYNC_1/sychronizer_reg[1]/Q (SDFFRQX2M)             0.34       0.34 r
  RST_SYNC_1/sychronizer_reg[0]/D (SDFFRQX2M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sychronizer_reg[0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: RST_SYNC_2/sychronizer_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: RX_ClkDiv/clk_en_reg_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/sychronizer_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  RST_SYNC_2/sychronizer_reg[1]/Q (SDFFRQX2M)             0.34       0.34 r
  RST_SYNC_2/test_so (RST_SYNC_NUM_STAGES2_test_1)        0.00       0.34 r
  RX_ClkDiv/test_si (ClkDiv_DIV_RATIO_WIDTH4_test_1)      0.00       0.34 r
  RX_ClkDiv/clk_en_reg_reg/SI (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_ClkDiv/clk_en_reg_reg/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_DATA_SYNC/en_sychronizer_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/en_sychronizer_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_DATA_SYNC/en_sychronizer_reg[1]/Q (SDFFRQX2M)        0.34       0.34 r
  U0_DATA_SYNC/enable_pulse_reg/SI (SDFFRQX2M)            0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: RST_SYNC_1/sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/test_so1 (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00       0.34 r
  CTRL_2_TX_FIFO/test_so2 (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.34 r
  RST_SYNC_1/test_si (RST_SYNC_NUM_STAGES2_test_0)        0.00       0.34 r
  RST_SYNC_1/sychronizer_reg[0]/SI (SDFFRQX2M)            0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sychronizer_reg[0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  CTRL_2_TX_FIFO/R2W_SYNC/test_so (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.34 r
  CTRL_2_TX_FIFO/U0_FIFO_MEM/test_si (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.34 r
  CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_FIFO_MEM/FIFO_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: RST_SYNC_2/sychronizer_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: RST_SYNC_2/sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/sychronizer_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  RST_SYNC_2/sychronizer_reg[1]/Q (SDFFRQX2M)             0.34       0.34 r
  RST_SYNC_2/sychronizer_reg[0]/D (SDFFRQX1M)             0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sychronizer_reg[0]/CK (SDFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


1
