
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[7/8] powerpc/8xx: Remove _PAGE_USER and handle user access at PMD level - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [7/8] powerpc/8xx: Remove _PAGE_USER and handle user access at PMD level</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 12, 2018, 12:45 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;7161e90cacc94ef5d124f11636cf3ea2a4b9b950.1515759812.git.christophe.leroy@c-s.fr&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10160707/mbox/"
   >mbox</a>
|
   <a href="/patch/10160707/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10160707/">/patch/10160707/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	752CF602D8 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:46:44 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 63480289C7
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:46:44 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 55B97289DC; Fri, 12 Jan 2018 12:46:44 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 22F76289C7
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:46:43 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S933877AbeALMq3 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 12 Jan 2018 07:46:29 -0500
Received: from pegase1.c-s.fr ([93.17.236.30]:7936 &quot;EHLO pegase1.c-s.fr&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S933571AbeALMpd (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 12 Jan 2018 07:45:33 -0500
Received: from localhost (mailhub1-int [192.168.12.234])
	by localhost (Postfix) with ESMTP id 3zJ2XD3FHDz9tvPT;
	Fri, 12 Jan 2018 13:45:16 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at c-s.fr
Received: from pegase1.c-s.fr ([192.168.12.234])
	by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new,
	port 10024)
	with ESMTP id H7NNcwGz8AGh; Fri, 12 Jan 2018 13:45:16 +0100 (CET)
Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192])
	by pegase1.c-s.fr (Postfix) with ESMTP id 3zJ2XD1m87z9ttw5;
	Fri, 12 Jan 2018 13:45:16 +0100 (CET)
Received: from localhost (localhost [127.0.0.1])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id AC2798BE58;
	Fri, 12 Jan 2018 13:45:31 +0100 (CET)
X-Virus-Scanned: amavisd-new at c-s.fr
Received: from messagerie.si.c-s.fr ([127.0.0.1])
	by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new,
	port 10023)
	with ESMTP id 9tjQ2FDFbmsu; Fri, 12 Jan 2018 13:45:31 +0100 (CET)
Received: from PO15451.localdomain (po15451.idsi0.si.c-s.fr [172.25.231.40])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id 7B3638BE4E;
	Fri, 12 Jan 2018 13:45:31 +0100 (CET)
Received: by localhost.localdomain (Postfix, from userid 0)
	id 6372A6EE7C; Fri, 12 Jan 2018 13:45:31 +0100 (CET)
Message-Id: &lt;7161e90cacc94ef5d124f11636cf3ea2a4b9b950.1515759812.git.christophe.leroy@c-s.fr&gt;
In-Reply-To: &lt;bb30d80cc985d7307fa1286c9e6824230698919b.1515759812.git.christophe.leroy@c-s.fr&gt;
References: &lt;bb30d80cc985d7307fa1286c9e6824230698919b.1515759812.git.christophe.leroy@c-s.fr&gt;
From: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;
Subject: [PATCH 7/8] powerpc/8xx: Remove _PAGE_USER and handle user access at
	PMD level
To: Benjamin Herrenschmidt &lt;benh@kernel.crashing.org&gt;,
	Paul Mackerras &lt;paulus@samba.org&gt;, Michael Ellerman &lt;mpe@ellerman.id.au&gt;,
	Scott Wood &lt;oss@buserror.net&gt;
Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org
Date: Fri, 12 Jan 2018 13:45:31 +0100 (CET)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a> - Jan. 12, 2018, 12:45 p.m.</div>
<pre class="content">
As Linux kernel separates KERNEL and USER address spaces, there is
therefore no need to flag USER access at page level.

Today, the 8xx TLB handlers already handle user access in the L1 entry
through Access Protection Groups, it is then natural to move the user
access handling at PMD level once _PAGE_NA allows to handle PAGE_NONE
protection without _PAGE_USER

In the mean time, as we free up one bit in the PTE, we can use it to
include SPS (page size flag) in the PTE and avoid handling it at every
TLB miss hence removing special handling based on compiled page size.

For _PAGE_EXEC, we rework it to use PP PTE bits, avoiding the copy
of _PAGE_EXEC bit into the L1 entry. Unfortunatly we are not
able to put it at the correct location as it conflicts with
NA/RO/RW bits for data entries.

Upper bits of APG in L1 entry overlap with PMD base address. In
order to avoid having to filter that out, we set up all groups so that
upper bits can have any value.
<span class="signed-off-by">
Signed-off-by: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;</span>
---
 arch/powerpc/include/asm/hugetlb.h           |  3 +-
 arch/powerpc/include/asm/mmu-8xx.h           | 34 ++++++++++----------
 arch/powerpc/include/asm/nohash/32/pgalloc.h |  3 +-
 arch/powerpc/include/asm/nohash/32/pte-8xx.h | 14 ++++++---
 arch/powerpc/include/asm/nohash/pgtable.h    |  2 +-
 arch/powerpc/include/asm/pte-common.h        |  6 ++++
 arch/powerpc/kernel/head_8xx.S               | 46 ++++++----------------------
 arch/powerpc/mm/hugetlbpage.c                |  2 +-
 8 files changed, 48 insertions(+), 62 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/powerpc/include/asm/hugetlb.h b/arch/powerpc/include/asm/hugetlb.h</span>
<span class="p_header">index 14c9d44f355b..1a4847f67ea8 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/hugetlb.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/hugetlb.h</span>
<span class="p_chunk">@@ -47,8 +47,7 @@</span> <span class="p_context"> static inline pte_t *hugepd_page(hugepd_t hpd)</span>
 {
 	BUG_ON(!hugepd_ok(hpd));
 #ifdef CONFIG_PPC_8xx
<span class="p_del">-	return (pte_t *)__va(hpd_val(hpd) &amp;</span>
<span class="p_del">-			     ~(_PMD_PAGE_MASK | _PMD_PRESENT_MASK));</span>
<span class="p_add">+	return (pte_t *)__va(hpd_val(hpd) &amp; ~HUGEPD_SHIFT_MASK);</span>
 #else
 	return (pte_t *)((hpd_val(hpd) &amp;
 			  ~HUGEPD_SHIFT_MASK) | PD_HUGE);
<span class="p_header">diff --git a/arch/powerpc/include/asm/mmu-8xx.h b/arch/powerpc/include/asm/mmu-8xx.h</span>
<span class="p_header">index 40aa7b0cd0dc..ae68f6c848d3 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/mmu-8xx.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/mmu-8xx.h</span>
<span class="p_chunk">@@ -29,17 +29,17 @@</span> <span class="p_context"></span>
 #define MI_Kp		0x40000000	/* Should always be set */
 
 /*
<span class="p_del">- * All pages&#39; PP exec bits are set to 000, which means Execute for Supervisor</span>
<span class="p_del">- * and no Execute for User.</span>
<span class="p_del">- * Then we use the APG to say whether accesses are according to Page rules,</span>
<span class="p_del">- * &quot;all Supervisor&quot; rules (Exec for all) and &quot;all User&quot; rules (Exec for noone)</span>
<span class="p_del">- * Therefore, we define 4 APG groups. msb is _PAGE_EXEC, lsb is _PAGE_USER</span>
<span class="p_del">- * 0 (00) =&gt; Not User, no exec =&gt; 11 (all accesses performed as user)</span>
<span class="p_del">- * 1 (01) =&gt; User but no exec =&gt; 11 (all accesses performed as user)</span>
<span class="p_del">- * 2 (10) =&gt; Not User, exec =&gt; 01 (rights according to page definition)</span>
<span class="p_del">- * 3 (11) =&gt; User, exec =&gt; 00 (all accesses performed as supervisor)</span>
<span class="p_del">- */</span>
<span class="p_del">-#define MI_APG_INIT	0xf4ffffff</span>
<span class="p_add">+ * All pages&#39; PP data bits are set to either 001 or 011 by copying _PAGE_EXEC</span>
<span class="p_add">+ * into bit 21 in the ITLBmiss handler (bit 21 is the middle bit), which means</span>
<span class="p_add">+ * respectively NA for All or X for Supervisor and no access for User.</span>
<span class="p_add">+ * Then we use the APG to say whether accesses are according to Page rules or</span>
<span class="p_add">+ * &quot;all Supervisor&quot; rules (Access to all)</span>
<span class="p_add">+ * Therefore, we define 2 APG groups. lsb is _PMD_USER</span>
<span class="p_add">+ * 0 =&gt; No user =&gt; 01 (all accesses performed according to page definition)</span>
<span class="p_add">+ * 1 =&gt; User =&gt; 00 (all accesses performed as supervisor iaw page definition)</span>
<span class="p_add">+ * We define all 16 groups so that all other bits of APG can take any value</span>
<span class="p_add">+ */</span>
<span class="p_add">+#define MI_APG_INIT	0x44444444</span>
 
 /* The effective page number register.  When read, contains the information
  * about the last instruction TLB miss.  When MI_RPN is written, bits in
<span class="p_chunk">@@ -102,17 +102,17 @@</span> <span class="p_context"></span>
 #define MD_Kp		0x40000000	/* Should always be set */
 
 /*
<span class="p_del">- * All pages&#39; PP data bits are set to either 000 or 011, which means</span>
<span class="p_add">+ * All pages&#39; PP data bits are set to either 000 or 011 or 001, which means</span>
  * respectively RW for Supervisor and no access for User, or RO for
<span class="p_del">- * Supervisor and no access for user.</span>
<span class="p_add">+ * Supervisor and no access for user and NA for ALL.</span>
  * Then we use the APG to say whether accesses are according to Page rules or
  * &quot;all Supervisor&quot; rules (Access to all)
<span class="p_del">- * Therefore, we define 2 APG groups. lsb is _PAGE_USER</span>
<span class="p_add">+ * Therefore, we define 2 APG groups. lsb is _PMD_USER</span>
  * 0 =&gt; No user =&gt; 01 (all accesses performed according to page definition)
<span class="p_del">- * 1 =&gt; User =&gt; 00 (all accesses performed as supervisor</span>
<span class="p_del">- *                                 according to page definition)</span>
<span class="p_add">+ * 1 =&gt; User =&gt; 00 (all accesses performed as supervisor iaw page definition)</span>
<span class="p_add">+ * We define all 16 groups so that all other bits of APG can take any value</span>
  */
<span class="p_del">-#define MD_APG_INIT	0x4fffffff</span>
<span class="p_add">+#define MD_APG_INIT	0x44444444</span>
 
 /* The effective page number register.  When read, contains the information
  * about the last instruction TLB miss.  When MD_RPN is written, bits in
<span class="p_header">diff --git a/arch/powerpc/include/asm/nohash/32/pgalloc.h b/arch/powerpc/include/asm/nohash/32/pgalloc.h</span>
<span class="p_header">index d072139ff2e5..29d37bd1f3b3 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/nohash/32/pgalloc.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/nohash/32/pgalloc.h</span>
<span class="p_chunk">@@ -61,7 +61,8 @@</span> <span class="p_context"> static inline void pmd_populate_kernel(struct mm_struct *mm, pmd_t *pmdp,</span>
 static inline void pmd_populate(struct mm_struct *mm, pmd_t *pmdp,
 				pgtable_t pte_page)
 {
<span class="p_del">-	*pmdp = __pmd((page_to_pfn(pte_page) &lt;&lt; PAGE_SHIFT) | _PMD_PRESENT);</span>
<span class="p_add">+	*pmdp = __pmd((page_to_pfn(pte_page) &lt;&lt; PAGE_SHIFT) | _PMD_USER |</span>
<span class="p_add">+		      _PMD_PRESENT);</span>
 }
 
 #define pmd_pgtable(pmd) pmd_page(pmd)
<span class="p_header">diff --git a/arch/powerpc/include/asm/nohash/32/pte-8xx.h b/arch/powerpc/include/asm/nohash/32/pte-8xx.h</span>
<span class="p_header">index 7c7040f015e2..f04cb46ae8a1 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/nohash/32/pte-8xx.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/nohash/32/pte-8xx.h</span>
<span class="p_chunk">@@ -32,27 +32,33 @@</span> <span class="p_context"></span>
 #define _PAGE_PRESENT	0x0001	/* Page is valid */
 #define _PAGE_NO_CACHE	0x0002	/* I: cache inhibit */
 #define _PAGE_PRIVILEGED	0x0004	/* No ASID (context) compare */
<span class="p_del">-#define _PAGE_SPECIAL	0x0008	/* SW entry, forced to 0 by the TLB miss */</span>
<span class="p_add">+#define _PAGE_HUGE	0x0008	/* SPS: Small Page Size (1 if 16k, 512k or 8M)*/</span>
 #define _PAGE_DIRTY	0x0100	/* C: page changed */
 
 /* These 4 software bits must be masked out when the L2 entry is loaded
  * into the TLB.
  */
 #define _PAGE_GUARDED	0x0010	/* Copied to L1 G entry in DTLB */
<span class="p_del">-#define _PAGE_USER	0x0020	/* Copied to L1 APG lsb */</span>
<span class="p_del">-#define _PAGE_EXEC	0x0040	/* Copied to L1 APG */</span>
<span class="p_add">+#define _PAGE_SPECIAL	0x0020	/* SW entry */</span>
<span class="p_add">+#define _PAGE_EXEC	0x0040	/* Copied to PP (bit 21) in ITLB */</span>
 #define _PAGE_ACCESSED	0x0080	/* software: page referenced */
 
<span class="p_add">+#define _PAGE_NA	0x0200	/* Supervisor NA, User no access */</span>
 #define _PAGE_RO	0x0600	/* Supervisor RO, User no access */
 
 #define _PMD_PRESENT	0x0001
<span class="p_del">-#define _PMD_BAD	0x0ff0</span>
<span class="p_add">+#define _PMD_BAD	0x0fd0</span>
 #define _PMD_PAGE_MASK	0x000c
 #define _PMD_PAGE_8M	0x000c
 #define _PMD_PAGE_512K	0x0004
<span class="p_add">+#define _PMD_USER	0x0020	/* APG 1 */</span>
 
 /* Until my rework is finished, 8xx still needs atomic PTE updates */
 #define PTE_ATOMIC_UPDATES	1
 
<span class="p_add">+#ifdef CONFIG_PPC_16K_PAGES</span>
<span class="p_add">+#define _PAGE_PSIZE	_PAGE_HUGE</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 #endif /* __KERNEL__ */
 #endif /*  _ASM_POWERPC_NOHASH_32_PTE_8xx_H */
<span class="p_header">diff --git a/arch/powerpc/include/asm/nohash/pgtable.h b/arch/powerpc/include/asm/nohash/pgtable.h</span>
<span class="p_header">index 84120d65d0e9..2fda3b291d9e 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/nohash/pgtable.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/nohash/pgtable.h</span>
<span class="p_chunk">@@ -103,7 +103,7 @@</span> <span class="p_context"> static inline pte_t pte_mkspecial(pte_t pte)</span>
 
 static inline pte_t pte_mkhuge(pte_t pte)
 {
<span class="p_del">-	return pte;</span>
<span class="p_add">+	return __pte(pte_val(pte) | _PAGE_HUGE);</span>
 }
 
 static inline pte_t pte_modify(pte_t pte, pgprot_t newprot)
<span class="p_header">diff --git a/arch/powerpc/include/asm/pte-common.h b/arch/powerpc/include/asm/pte-common.h</span>
<span class="p_header">index 426a902816c5..c4a72c7a8c83 100644</span>
<span class="p_header">--- a/arch/powerpc/include/asm/pte-common.h</span>
<span class="p_header">+++ b/arch/powerpc/include/asm/pte-common.h</span>
<span class="p_chunk">@@ -53,6 +53,9 @@</span> <span class="p_context"></span>
 #ifndef _PAGE_NA
 #define _PAGE_NA 0
 #endif
<span class="p_add">+#ifndef _PAGE_HUGE</span>
<span class="p_add">+#define _PAGE_HUGE 0</span>
<span class="p_add">+#endif</span>
 
 #ifndef _PMD_PRESENT_MASK
 #define _PMD_PRESENT_MASK	_PMD_PRESENT
<span class="p_chunk">@@ -61,6 +64,9 @@</span> <span class="p_context"></span>
 #define _PMD_SIZE	0
 #define PMD_PAGE_SIZE(pmd)	bad_call_to_PMD_PAGE_SIZE()
 #endif
<span class="p_add">+#ifndef _PMD_USER</span>
<span class="p_add">+#define _PMD_USER	0</span>
<span class="p_add">+#endif</span>
 #ifndef _PAGE_KERNEL_RO
 #define _PAGE_KERNEL_RO		(_PAGE_PRIVILEGED | _PAGE_RO)
 #endif
<span class="p_header">diff --git a/arch/powerpc/kernel/head_8xx.S b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">index 642680389b7e..c3b831bb8bad 100644</span>
<span class="p_header">--- a/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">+++ b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_chunk">@@ -52,11 +52,7 @@</span> <span class="p_context"></span>
  * Value for the bits that have fixed value in RPN entries.
  * Also used for tagging DAR for DTLBerror.
  */
<span class="p_del">-#ifdef CONFIG_PPC_16K_PAGES</span>
<span class="p_del">-#define RPN_PATTERN	(0x00f0 | MD_SPS16K)</span>
<span class="p_del">-#else</span>
 #define RPN_PATTERN	0x00f0
<span class="p_del">-#endif</span>
 
 #define PAGE_SHIFT_512K		19
 #define PAGE_SHIFT_8M		23
<span class="p_chunk">@@ -358,31 +354,23 @@</span> <span class="p_context"> _ENTRY(ITLBMiss_cmp)</span>
 #if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)
 	mtcr	r12
 #endif
<span class="p_del">-	/* Insert the APG into the TWC from the Linux PTE. */</span>
<span class="p_del">-	rlwimi	r11, r10, 0, 25, 26</span>
 	/* Load the MI_TWC with the attributes for this &quot;segment.&quot; */
 	mtspr	SPRN_MI_TWC, r11	/* Set segment attributes */
 
<span class="p_del">-#if defined (CONFIG_HUGETLB_PAGE) &amp;&amp; defined (CONFIG_PPC_4K_PAGES)</span>
<span class="p_del">-	rlwimi	r10, r11, 1, MI_SPS16K</span>
<span class="p_del">-#endif</span>
 #ifdef CONFIG_SWAP
 	rlwinm	r11, r10, 32-5, _PAGE_PRESENT
 	and	r11, r11, r10
 	rlwimi	r10, r11, 0, _PAGE_PRESENT
 #endif
<span class="p_del">-	li	r11, RPN_PATTERN</span>
<span class="p_add">+	li	r11, RPN_PATTERN | 0x200</span>
 	/* The Linux PTE won&#39;t go exactly into the MMU TLB.
<span class="p_del">-	 * Software indicator bits 20-23 and 28 must be clear.</span>
<span class="p_del">-	 * Software indicator bits 24, 25, 26, and 27 must be</span>
<span class="p_add">+	 * Software indicator bits 20 and 23 must be clear.</span>
<span class="p_add">+	 * Software indicator bits 22, 24, 25, 26, and 27 must be</span>
 	 * set.  All other Linux PTE bits control the behavior
 	 * of the MMU.
 	 */
<span class="p_del">-#if defined (CONFIG_HUGETLB_PAGE) &amp;&amp; defined (CONFIG_PPC_4K_PAGES)</span>
<span class="p_del">-	rlwimi	r10, r11, 0, 0x0ff0	/* Set 24-27, clear 20-23 */</span>
<span class="p_del">-#else</span>
<span class="p_del">-	rlwimi	r10, r11, 0, 0x0ff8	/* Set 24-27, clear 20-23,28 */</span>
<span class="p_del">-#endif</span>
<span class="p_add">+	rlwimi	r11, r10, 4, 0x0400	/* Copy _PAGE_EXEC into bit 21 */</span>
<span class="p_add">+	rlwimi	r10, r11, 0, 0x0ff0	/* Set 22, 24-27, clear 20,23 */</span>
 	mtspr	SPRN_MI_RPN, r10	/* Update TLB entry */
 
 	/* Restore registers */
<span class="p_chunk">@@ -419,7 +407,6 @@</span> <span class="p_context"> _ENTRY(itlb_miss_perf)</span>
 	rlwinm	r10, r11, 0, ~HUGEPD_SHIFT_MASK
 #endif
 	lwz	r10, 0(r10)	/* Get the pte */
<span class="p_del">-	rlwinm	r11, r11, 0, 0xf</span>
 	b	4b
 
 20:	/* 512k pages */
<span class="p_chunk">@@ -428,7 +415,6 @@</span> <span class="p_context"> _ENTRY(itlb_miss_perf)</span>
 	/* Add level 2 base */
 	rlwimi	r10, r11, 0, 0, 32 + PAGE_SHIFT_512K - (PAGE_SHIFT &lt;&lt; 1) - 1
 	lwz	r10, 0(r10)	/* Get the pte */
<span class="p_del">-	rlwinm	r11, r11, 0, 0xf</span>
 	b	4b
 #endif
 
<span class="p_chunk">@@ -479,20 +465,15 @@</span> <span class="p_context"> _ENTRY(DTLBMiss_jmp)</span>
 4:
 	mtcr	r12
 
<span class="p_del">-	/* Insert the Guarded flag and APG into the TWC from the Linux PTE.</span>
<span class="p_del">-	 * It is bit 26-27 of both the Linux PTE and the TWC (at least</span>
<span class="p_add">+	/* Insert the Guarded flag into the TWC from the Linux PTE.</span>
<span class="p_add">+	 * It is bit 27 of both the Linux PTE and the TWC (at least</span>
 	 * I got that right :-).  It will be better when we can put
 	 * this into the Linux pgd/pmd and load it in the operation
 	 * above.
 	 */
<span class="p_del">-	rlwimi	r11, r10, 0, 26, 27</span>
<span class="p_add">+	rlwimi	r11, r10, 0, _PAGE_GUARDED</span>
 	mtspr	SPRN_MD_TWC, r11
 
<span class="p_del">-	/* In 4k pages mode, SPS (bit 28) in RPN must match PS[1] (bit 29)</span>
<span class="p_del">-	 * In 16k pages mode, SPS is always 1 */</span>
<span class="p_del">-#if defined (CONFIG_HUGETLB_PAGE) &amp;&amp; defined (CONFIG_PPC_4K_PAGES)</span>
<span class="p_del">-	rlwimi	r10, r11, 1, MD_SPS16K</span>
<span class="p_del">-#endif</span>
 	/* Both _PAGE_ACCESSED and _PAGE_PRESENT has to be set.
 	 * We also need to know if the insn is a load/store, so:
 	 * Clear _PAGE_PRESENT and load that which will
<span class="p_chunk">@@ -508,17 +489,12 @@</span> <span class="p_context"> _ENTRY(DTLBMiss_jmp)</span>
 	rlwimi	r10, r11, 0, _PAGE_PRESENT
 #endif
 	/* The Linux PTE won&#39;t go exactly into the MMU TLB.
<span class="p_del">-	 * Software indicator bits 22 and 28 must be clear.</span>
 	 * Software indicator bits 24, 25, 26, and 27 must be
 	 * set.  All other Linux PTE bits control the behavior
 	 * of the MMU.
 	 */
 	li	r11, RPN_PATTERN
<span class="p_del">-#if defined (CONFIG_HUGETLB_PAGE) &amp;&amp; defined (CONFIG_PPC_4K_PAGES)</span>
 	rlwimi	r10, r11, 0, 24, 27	/* Set 24-27 */
<span class="p_del">-#else</span>
<span class="p_del">-	rlwimi	r10, r11, 0, 24, 28	/* Set 24-27, clear 28 */</span>
<span class="p_del">-#endif</span>
 	mtspr	SPRN_MD_RPN, r10	/* Update TLB entry */
 
 	/* Restore registers */
<span class="p_chunk">@@ -552,7 +528,6 @@</span> <span class="p_context"> _ENTRY(dtlb_miss_perf)</span>
 	rlwinm	r10, r11, 0, ~HUGEPD_SHIFT_MASK
 #endif
 	lwz	r10, 0(r10)	/* Get the pte */
<span class="p_del">-	rlwinm	r11, r11, 0, 0xf</span>
 	b	4b
 
 20:	/* 512k pages */
<span class="p_chunk">@@ -561,7 +536,6 @@</span> <span class="p_context"> _ENTRY(dtlb_miss_perf)</span>
 	/* Add level 2 base */
 	rlwimi	r10, r11, 0, 0, 32 + PAGE_SHIFT_512K - (PAGE_SHIFT &lt;&lt; 1) - 1
 	lwz	r10, 0(r10)	/* Get the pte */
<span class="p_del">-	rlwinm	r11, r11, 0, 0xf</span>
 	b	4b
 #endif
 
<span class="p_chunk">@@ -712,7 +686,7 @@</span> <span class="p_context"> _ENTRY(dtlb_miss_exit_3)</span>
 ITLBMissLinear:
 	mtcr	r12
 	/* Set 8M byte page and mark it valid */
<span class="p_del">-	li	r11, MI_PS8MEG | MI_SVALID | _PAGE_EXEC</span>
<span class="p_add">+	li	r11, MI_PS8MEG | MI_SVALID</span>
 	mtspr	SPRN_MI_TWC, r11
 	rlwinm	r10, r10, 0, 0x0f800000	/* 8xx supports max 256Mb RAM */
 	ori	r10, r10, 0xf0 | MI_SPS16K | _PAGE_PRIVILEGED | _PAGE_DIRTY | \
<span class="p_chunk">@@ -994,7 +968,7 @@</span> <span class="p_context"> initial_mmu:</span>
 	lis	r8, KERNELBASE@h	/* Create vaddr for TLB */
 	ori	r8, r8, MI_EVALID	/* Mark it valid */
 	mtspr	SPRN_MI_EPN, r8
<span class="p_del">-	li	r8, MI_PS8MEG | (2 &lt;&lt; 5)	/* Set 8M byte page, APG 2 */</span>
<span class="p_add">+	li	r8, MI_PS8MEG /* Set 8M byte page */</span>
 	ori	r8, r8, MI_SVALID	/* Make it valid */
 	mtspr	SPRN_MI_TWC, r8
 	li	r8, MI_BOOTINIT		/* Create RPN for address 0 */
<span class="p_header">diff --git a/arch/powerpc/mm/hugetlbpage.c b/arch/powerpc/mm/hugetlbpage.c</span>
<span class="p_header">index 0eadf9f199de..186ee8a08f6c 100644</span>
<span class="p_header">--- a/arch/powerpc/mm/hugetlbpage.c</span>
<span class="p_header">+++ b/arch/powerpc/mm/hugetlbpage.c</span>
<span class="p_chunk">@@ -97,7 +97,7 @@</span> <span class="p_context"> static int __hugepte_alloc(struct mm_struct *mm, hugepd_t *hpdp,</span>
 			*hpdp = __hugepd(__pa(new) |
 					 (shift_to_mmu_psize(pshift) &lt;&lt; 2));
 #elif defined(CONFIG_PPC_8xx)
<span class="p_del">-			*hpdp = __hugepd(__pa(new) |</span>
<span class="p_add">+			*hpdp = __hugepd(__pa(new) | _PMD_USER |</span>
 					 (pshift == PAGE_SHIFT_8M ? _PMD_PAGE_8M :
 					  _PMD_PAGE_512K) | _PMD_PRESENT);
 #else

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



