Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Mar 23 15:55:48 2023
| Host         : DESKTOP-F0RAV2R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (35)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (35)
-------------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.856        0.000                      0                   67        0.028        0.000                      0                   67        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.856        0.000                      0                   67        0.102        0.000                      0                   67        4.500        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.856        0.000                      0                   67        0.102        0.000                      0                   67        4.500        0.000                       0                    37  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.856        0.000                      0                   67        0.028        0.000                      0                   67  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.856        0.000                      0                   67        0.028        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.329ns (45.470%)  route 2.793ns (54.530%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y45          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[5]/Q
                         net (fo=2, routed)           0.832     0.415    seg_view_controller0/SYNC_PROC.count_reg[5]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.071 r  seg_view_controller0/trig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.071    seg_view_controller0/trig_reg_i_12_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.185 r  seg_view_controller0/trig_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.185    seg_view_controller0/trig_reg_i_13_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  seg_view_controller0/trig_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.299    seg_view_controller0/trig_reg_i_14_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  seg_view_controller0/trig_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.413    seg_view_controller0/trig_reg_i_15_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  seg_view_controller0/trig_reg_i_8/CO[3]
                         net (fo=1, routed)           0.001     1.527    seg_view_controller0/trig_reg_i_8_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.861 f  seg_view_controller0/trig_reg_i_9/O[1]
                         net (fo=1, routed)           0.838     2.699    seg_view_controller0/trig_reg_i_9_n_6
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.303     3.002 r  seg_view_controller0/trig_i_2/O
                         net (fo=1, routed)           1.122     4.125    seg_view_controller0/trig_i_2_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.249 r  seg_view_controller0/trig_i_1/O
                         net (fo=1, routed)           0.000     4.249    seg_view_controller0/trig_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.519     8.524    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.077     9.104    seg_view_controller0/trig_reg
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 2.148ns (77.282%)  route 0.631ns (22.718%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.906 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.985    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 2.127ns (77.109%)  route 0.631ns (22.891%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.885 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.985    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 seg_view_controller0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  seg_view_controller0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.278    seg_view_controller0/state[0]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.042    -0.236 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.107    -0.479    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.537%)  route 0.154ns (42.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.154    -0.268    seg_view_controller0/trig
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.091    -0.479    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47      seg_view_controller0/SYNC_PROC.count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47      seg_view_controller0/SYNC_PROC.count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47      seg_view_controller0/SYNC_PROC.count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.329ns (45.470%)  route 2.793ns (54.530%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y45          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[5]/Q
                         net (fo=2, routed)           0.832     0.415    seg_view_controller0/SYNC_PROC.count_reg[5]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.071 r  seg_view_controller0/trig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.071    seg_view_controller0/trig_reg_i_12_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.185 r  seg_view_controller0/trig_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.185    seg_view_controller0/trig_reg_i_13_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  seg_view_controller0/trig_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.299    seg_view_controller0/trig_reg_i_14_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  seg_view_controller0/trig_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.413    seg_view_controller0/trig_reg_i_15_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  seg_view_controller0/trig_reg_i_8/CO[3]
                         net (fo=1, routed)           0.001     1.527    seg_view_controller0/trig_reg_i_8_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.861 f  seg_view_controller0/trig_reg_i_9/O[1]
                         net (fo=1, routed)           0.838     2.699    seg_view_controller0/trig_reg_i_9_n_6
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.303     3.002 r  seg_view_controller0/trig_i_2/O
                         net (fo=1, routed)           1.122     4.125    seg_view_controller0/trig_i_2_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.249 r  seg_view_controller0/trig_i_1/O
                         net (fo=1, routed)           0.000     4.249    seg_view_controller0/trig_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.519     8.524    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.077     9.105    seg_view_controller0/trig_reg
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 2.148ns (77.282%)  route 0.631ns (22.718%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.906 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.986    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 2.127ns (77.109%)  route 0.631ns (22.891%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.885 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.986    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.291    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.211    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 seg_view_controller0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  seg_view_controller0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.278    seg_view_controller0/state[0]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.042    -0.236 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.107    -0.479    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.537%)  route 0.154ns (42.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.154    -0.268    seg_view_controller0/trig
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.091    -0.479    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47      seg_view_controller0/SYNC_PROC.count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47      seg_view_controller0/SYNC_PROC.count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47      seg_view_controller0/SYNC_PROC.count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y45      seg_view_controller0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      seg_view_controller0/SYNC_PROC.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y46      seg_view_controller0/SYNC_PROC.count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.329ns (45.470%)  route 2.793ns (54.530%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y45          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[5]/Q
                         net (fo=2, routed)           0.832     0.415    seg_view_controller0/SYNC_PROC.count_reg[5]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.071 r  seg_view_controller0/trig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.071    seg_view_controller0/trig_reg_i_12_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.185 r  seg_view_controller0/trig_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.185    seg_view_controller0/trig_reg_i_13_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  seg_view_controller0/trig_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.299    seg_view_controller0/trig_reg_i_14_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  seg_view_controller0/trig_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.413    seg_view_controller0/trig_reg_i_15_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  seg_view_controller0/trig_reg_i_8/CO[3]
                         net (fo=1, routed)           0.001     1.527    seg_view_controller0/trig_reg_i_8_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.861 f  seg_view_controller0/trig_reg_i_9/O[1]
                         net (fo=1, routed)           0.838     2.699    seg_view_controller0/trig_reg_i_9_n_6
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.303     3.002 r  seg_view_controller0/trig_i_2/O
                         net (fo=1, routed)           1.122     4.125    seg_view_controller0/trig_i_2_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.249 r  seg_view_controller0/trig_i_1/O
                         net (fo=1, routed)           0.000     4.249    seg_view_controller0/trig_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.519     8.524    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.077     9.104    seg_view_controller0/trig_reg
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 2.148ns (77.282%)  route 0.631ns (22.718%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.906 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.985    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 2.127ns (77.109%)  route 0.631ns (22.891%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.885 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.985    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 seg_view_controller0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  seg_view_controller0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.278    seg_view_controller0/state[0]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.042    -0.236 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.107    -0.405    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.537%)  route 0.154ns (42.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.154    -0.268    seg_view_controller0/trig
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.091    -0.405    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.329ns (45.470%)  route 2.793ns (54.530%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y45          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[5]/Q
                         net (fo=2, routed)           0.832     0.415    seg_view_controller0/SYNC_PROC.count_reg[5]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.071 r  seg_view_controller0/trig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.071    seg_view_controller0/trig_reg_i_12_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.185 r  seg_view_controller0/trig_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.185    seg_view_controller0/trig_reg_i_13_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  seg_view_controller0/trig_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.299    seg_view_controller0/trig_reg_i_14_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  seg_view_controller0/trig_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.413    seg_view_controller0/trig_reg_i_15_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  seg_view_controller0/trig_reg_i_8/CO[3]
                         net (fo=1, routed)           0.001     1.527    seg_view_controller0/trig_reg_i_8_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.861 f  seg_view_controller0/trig_reg_i_9/O[1]
                         net (fo=1, routed)           0.838     2.699    seg_view_controller0/trig_reg_i_9_n_6
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.303     3.002 r  seg_view_controller0/trig_i_2/O
                         net (fo=1, routed)           1.122     4.125    seg_view_controller0/trig_i_2_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124     4.249 r  seg_view_controller0/trig_i_1/O
                         net (fo=1, routed)           0.000     4.249    seg_view_controller0/trig_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.519     8.524    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.077     9.104    seg_view_controller0/trig_reg
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.634ns (28.911%)  route 1.559ns (71.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          1.125     1.319    seg_view_controller0/count
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 2.148ns (77.282%)  route 0.631ns (22.718%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.906 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.985    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 2.127ns (77.109%)  route 0.631ns (22.891%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X1Y44          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  seg_view_controller0/SYNC_PROC.count_reg[1]/Q
                         net (fo=2, routed)           0.631     0.213    seg_view_controller0/SYNC_PROC.count_reg[1]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.887 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.001 r  seg_view_controller0/SYNC_PROC.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.001    seg_view_controller0/SYNC_PROC.count_reg[4]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.115    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.343 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.457 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.458    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.572    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.885 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)        0.062     8.985    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.634ns (30.911%)  route 1.417ns (69.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.638    -0.874    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.434     0.079    seg_view_controller0/trig
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.116     0.195 r  seg_view_controller0/SYNC_PROC.count[0]_i_1/O
                         net (fo=32, routed)          0.983     1.178    seg_view_controller0/count
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510     8.514    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.484     8.998    
                         clock uncertainty           -0.074     8.923    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.633     8.290    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  7.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[24]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[25]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.073 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y50          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[27]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.070 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.070    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[28]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.059 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[30]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_6
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[29]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596    -0.585    seg_view_controller0/clk_out1
    SLICE_X1Y49          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.324    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.164 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.124 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.124    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.034 r  seg_view_controller0/SYNC_PROC.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    seg_view_controller0/SYNC_PROC.count_reg[28]_i_1_n_4
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.825    seg_view_controller0/clk_out1
    SLICE_X1Y51          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[31]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.074    -0.242    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.137    seg_view_controller0/SYNC_PROC.count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 seg_view_controller0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  seg_view_controller0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.278    seg_view_controller0/state[0]
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.042    -0.236 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.107    -0.405    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.537%)  route 0.154ns (42.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595    -0.586    seg_view_controller0/clk_out1
    SLICE_X2Y46          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.154    -0.268    seg_view_controller0/trig
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=35, routed)          0.866    -0.824    seg_view_controller0/clk_out1
    SLICE_X3Y45          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.091    -0.405    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.182    





