Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 15:54:13 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.200        0.000                      0                 1511        0.034        0.000                      0                 1511       48.750        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.200        0.000                      0                 1507        0.034        0.000                      0                 1507       48.750        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.565        0.000                      0                    4        1.085        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.200ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.995ns  (logic 5.576ns (21.451%)  route 20.419ns (78.549%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=12 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.767    29.099    sm/M_alum_out[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.223 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.945    30.168    sm/brams/override_address[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I2_O)        0.153    30.321 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.810    31.132    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.773   104.332    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.332    
                         arrival time                         -31.132    
  -------------------------------------------------------------------
                         slack                                 73.200    

Slack (MET) :             73.576ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.826ns  (logic 5.547ns (21.479%)  route 20.279ns (78.521%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=12 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.767    29.099    sm/M_alum_out[0]
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.223 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.945    30.168    sm/brams/override_address[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124    30.292 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.671    30.963    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.478   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.539    
                         arrival time                         -30.963    
  -------------------------------------------------------------------
                         slack                                 73.576    

Slack (MET) :             73.776ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.911ns  (logic 5.759ns (22.226%)  route 20.152ns (77.774%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.864    29.196    sm/M_alum_out[0]
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.320 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.790    30.111    sm/D_states_q[1]_i_5_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.235 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.235    sm/D_states_q[1]_i_2_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    30.447 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.602    31.048    sm/D_states_d__0[1]
    SLICE_X45Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X45Y62         FDSE (Setup_fdse_C_D)       -0.236   104.825    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.825    
                         arrival time                         -31.048    
  -------------------------------------------------------------------
                         slack                                 73.776    

Slack (MET) :             73.779ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.911ns  (logic 5.759ns (22.226%)  route 20.152ns (77.774%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.864    29.196    sm/M_alum_out[0]
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.320 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.790    30.111    sm/D_states_q[1]_i_5_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.235 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.235    sm/D_states_q[1]_i_2_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    30.447 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.602    31.048    sm/D_states_d__0[1]
    SLICE_X45Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X45Y62         FDSE (Setup_fdse_C_D)       -0.233   104.828    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.828    
                         arrival time                         -31.048    
  -------------------------------------------------------------------
                         slack                                 73.779    

Slack (MET) :             73.946ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.722ns  (logic 5.759ns (22.389%)  route 19.963ns (77.611%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.864    29.196    sm/M_alum_out[0]
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.320 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.790    30.111    sm/D_states_q[1]_i_5_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.235 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.235    sm/D_states_q[1]_i_2_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    30.447 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.412    30.859    sm/D_states_d__0[1]
    SLICE_X45Y62         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X45Y62         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X45Y62         FDSE (Setup_fdse_C_D)       -0.256   104.805    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.805    
                         arrival time                         -30.859    
  -------------------------------------------------------------------
                         slack                                 73.946    

Slack (MET) :             74.048ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.836ns  (logic 5.775ns (22.352%)  route 20.061ns (77.648%))
  Logic Levels:           23  (LUT2=1 LUT5=13 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.920    29.252    sm/M_alum_out[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.150    29.402 f  sm/D_states_q[5]_i_3/O
                         net (fo=7, routed)           0.634    30.035    sm/D_states_q[5]_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.326    30.361 r  sm/D_states_q[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.612    30.973    sm/D_states_q[5]_rep__0_i_1_n_0
    SLICE_X52Y59         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X52Y59         FDSE (Setup_fdse_C_D)       -0.045   105.022    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        105.022    
                         arrival time                         -30.973    
  -------------------------------------------------------------------
                         slack                                 74.048    

Slack (MET) :             74.052ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.666ns  (logic 5.759ns (22.439%)  route 19.907ns (77.561%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.864    29.196    sm/M_alum_out[0]
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.320 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.790    30.111    sm/D_states_q[1]_i_5_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.235 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.235    sm/D_states_q[1]_i_2_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    30.447 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.356    30.803    sm/D_states_d__0[1]
    SLICE_X46Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X46Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X46Y62         FDSE (Setup_fdse_C_D)       -0.206   104.855    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.855    
                         arrival time                         -30.803    
  -------------------------------------------------------------------
                         slack                                 74.052    

Slack (MET) :             74.241ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.513ns  (logic 5.671ns (22.228%)  route 19.842ns (77.772%))
  Logic Levels:           24  (LUT2=2 LUT5=12 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.512    25.567    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.328    25.895 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.956    26.851    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.124    26.975 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.543    27.518    sm/M_alum_out[31]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.642 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.593    28.235    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.124    28.359 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           1.139    29.498    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.622 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.028    30.650    sm/accel_edge_n_0
    SLICE_X46Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X46Y62         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X46Y62         FDSE (Setup_fdse_C_CE)      -0.169   104.892    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.892    
                         arrival time                         -30.650    
  -------------------------------------------------------------------
                         slack                                 74.241    

Slack (MET) :             74.340ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.573ns  (logic 5.775ns (22.582%)  route 19.798ns (77.418%))
  Logic Levels:           23  (LUT2=1 LUT5=13 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           1.010    26.065    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.328    26.393 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    27.208    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    27.332 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.920    29.252    sm/M_alum_out[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.150    29.402 f  sm/D_states_q[5]_i_3/O
                         net (fo=7, routed)           0.651    30.052    sm/D_states_q[5]_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.326    30.378 r  sm/D_states_q[5]_rep_i_1/O
                         net (fo=1, routed)           0.332    30.710    sm/D_states_q[5]_rep_i_1_n_0
    SLICE_X52Y59         FDSE                                         r  sm/D_states_q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X52Y59         FDSE (Setup_fdse_C_D)       -0.016   105.051    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -30.710    
  -------------------------------------------------------------------
                         slack                                 74.340    

Slack (MET) :             74.347ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.370ns  (logic 5.671ns (22.353%)  route 19.699ns (77.647%))
  Logic Levels:           24  (LUT2=2 LUT5=12 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  display/D_ddr_q_reg/Q
                         net (fo=88, routed)          3.739     9.394    sm/M_display_reading
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.518 f  sm/D_registers_q[7][17]_i_58/O
                         net (fo=1, routed)           0.469     9.988    sm/D_registers_q[7][17]_i_58_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  sm/D_registers_q[7][17]_i_50/O
                         net (fo=1, routed)           1.182    11.294    sm/D_registers_q[7][17]_i_50_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.418 r  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.000    11.418    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    11.632 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.183    12.815    sm/M_sm_bsel[0]
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.297    13.112 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           0.804    13.916    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.150    14.066 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.957    15.024    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.358    15.382 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.491    15.873    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.332    16.205 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.307    16.512    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.636 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.597    17.233    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.150    17.383 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.387    17.769    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    18.095 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.481    18.576    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124    18.700 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.695    19.395    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.519 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.486    20.006    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.119    20.125 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.800    20.925    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    21.251 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.423    21.674    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.322    21.996 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.845    22.841    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.353    23.194 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.624    23.818    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.320    24.138 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.599    24.737    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.318    25.055 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.512    25.567    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.328    25.895 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.956    26.851    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.124    26.975 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.543    27.518    sm/M_alum_out[31]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.642 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.593    28.235    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.124    28.359 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           1.139    29.498    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    29.622 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.885    30.507    sm/accel_edge_n_0
    SLICE_X47Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X47Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X47Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.855    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        104.855    
                         arrival time                         -30.507    
  -------------------------------------------------------------------
                         slack                                 74.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.855    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.855    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.855    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.855    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.939    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.850     2.039    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.540    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.939    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.850     2.039    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.540    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.939    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.850     2.039    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.540    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.939    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.850     2.039    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.540    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.864    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.864    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.766    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y73   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y73   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y74   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y75   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.565ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.996ns (16.632%)  route 4.993ns (83.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.846     9.505    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152     9.657 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.452    10.109    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.435 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695    11.130    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429   104.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X56Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   104.695    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 93.565    

Slack (MET) :             93.565ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.996ns (16.632%)  route 4.993ns (83.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.846     9.505    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152     9.657 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.452    10.109    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.435 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695    11.130    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429   104.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X56Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   104.695    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 93.565    

Slack (MET) :             93.565ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.996ns (16.632%)  route 4.993ns (83.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.846     9.505    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152     9.657 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.452    10.109    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.435 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695    11.130    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429   104.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X56Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   104.695    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 93.565    

Slack (MET) :             93.565ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.996ns (16.632%)  route 4.993ns (83.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.846     9.505    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152     9.657 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           0.452    10.109    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.326    10.435 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695    11.130    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.429   104.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X56Y72         FDPE (Recov_fdpe_C_PRE)     -0.361   104.695    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 93.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.847%)  route 0.856ns (82.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.618     2.262    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.307 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.546    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X56Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.847%)  route 0.856ns (82.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.618     2.262    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.307 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.546    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X56Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.847%)  route 0.856ns (82.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.618     2.262    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.307 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.546    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X56Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.847%)  route 0.856ns (82.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.618     2.262    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.307 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.546    fifo_reset_cond/AS[0]
    SLICE_X56Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X56Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.085    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.882ns  (logic 11.529ns (32.131%)  route 24.353ns (67.869%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.014    31.807    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.931 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.158    32.090    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.214 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.978    33.191    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.124    33.315 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.119    37.434    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.007 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.007    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.876ns  (logic 11.524ns (32.122%)  route 24.352ns (67.878%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.392    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.516 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.028    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.152 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.146    33.298    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    33.422 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.011    37.433    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.001 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.001    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.672ns  (logic 11.762ns (32.972%)  route 23.910ns (67.028%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.392    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.516 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    32.028    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    32.152 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.146    33.298    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.152    33.450 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.569    37.019    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.797 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.797    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.378ns  (logic 11.721ns (33.130%)  route 23.657ns (66.870%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.392    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.516 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    32.100    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.224 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.968    33.192    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.152    33.344 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.422    36.766    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    40.503 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.503    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.166ns  (logic 11.722ns (33.334%)  route 23.444ns (66.666%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.392    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.516 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    32.100    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.224 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.969    33.193    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.152    33.345 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.208    36.553    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.291 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.291    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.751ns  (logic 11.479ns (33.033%)  route 23.272ns (66.967%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.392    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.516 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    32.100    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.224 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.969    33.193    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.124    33.317 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.036    36.353    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.876 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.876    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.750ns  (logic 11.494ns (33.078%)  route 23.255ns (66.922%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=16, routed)          2.000     7.643    L_reg/M_sm_pac[6]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.146     7.789 f  L_reg/L_6a26731b_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           0.825     8.614    L_reg/L_6a26731b_remainder0_carry__0_i_11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.328     8.942 r  L_reg/L_6a26731b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.645     9.587    L_reg/L_6a26731b_remainder0_carry__0_i_9_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.737 f  L_reg/L_6a26731b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.290    10.027    L_reg/L_6a26731b_remainder0_carry_i_15_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.348    10.375 r  L_reg/L_6a26731b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.831    11.206    L_reg/L_6a26731b_remainder0_carry_i_8_n_0
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.330 r  L_reg/L_6a26731b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.468    11.798    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.183 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.297 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.297    aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.536 f  aseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.952    13.488    L_reg/L_6a26731b_remainder0[10]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.302    13.790 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.999    14.788    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    14.912 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.907    15.819    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.943 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.823    16.767    L_reg/i__carry__0_i_19_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I1_O)        0.152    16.919 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.021    17.940    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.356    18.296 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.006    19.302    L_reg/i__carry_i_11_n_0
    SLICE_X39Y69         LUT2 (Prop_lut2_I1_O)        0.328    19.630 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.621    20.251    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.185 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.958    22.143    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.306    22.449 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.882    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.657    23.663    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.787 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.924    24.711    L_reg/i__carry_i_13_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.152    24.863 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.794    25.657    L_reg/i__carry_i_23_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.983 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.659    26.642    L_reg/i__carry_i_13_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.152    26.794 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    27.651    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    27.983 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.983    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.516 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.633 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.633    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.948 r  aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.645    29.593    aseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.307    29.900 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.770    30.669    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.793 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.599    31.392    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.516 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.584    32.100    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.224 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.968    33.192    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    33.316 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.020    36.336    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.875 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.875    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.655ns  (logic 11.304ns (32.618%)  route 23.351ns (67.382%))
  Logic Levels:           31  (CARRY4=6 LUT2=3 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          1.638     7.211    L_reg/M_sm_timer[5]
    SLICE_X32Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.335 f  L_reg/L_6a26731b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.651     7.985    L_reg/L_6a26731b_remainder0_carry_i_24__1_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.109 f  L_reg/L_6a26731b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.501     9.611    L_reg/L_6a26731b_remainder0_carry__1_i_7__1_n_0
    SLICE_X30Y74         LUT3 (Prop_lut3_I2_O)        0.152     9.763 f  L_reg/L_6a26731b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.446    L_reg/L_6a26731b_remainder0_carry_i_20__1_n_0
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.374    10.820 r  L_reg/L_6a26731b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.697    11.517    L_reg/L_6a26731b_remainder0_carry_i_10__1_n_0
    SLICE_X31Y74         LUT2 (Prop_lut2_I1_O)        0.328    11.845 r  L_reg/L_6a26731b_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.845    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.451 r  timerseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.881    13.333    L_reg/L_6a26731b_remainder0_3[3]
    SLICE_X30Y74         LUT4 (Prop_lut4_I1_O)        0.306    13.639 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.213    14.852    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.152    15.004 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.837    15.841    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.332    16.173 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.574    16.747    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150    16.897 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.840    17.736    L_reg/i__carry_i_20__4_n_0
    SLICE_X29Y71         LUT4 (Prop_lut4_I3_O)        0.326    18.062 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.809    18.871    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X29Y70         LUT4 (Prop_lut4_I3_O)        0.124    18.995 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.003    19.998    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X30Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.122 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.122    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X30Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.502 r  timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.502    timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.721 r  timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.813    21.533    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X32Y71         LUT5 (Prop_lut5_I2_O)        0.295    21.828 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    21.986    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y71         LUT5 (Prop_lut5_I0_O)        0.124    22.110 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.919    23.030    timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0_0
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.154 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.064    24.217    L_reg/i__carry_i_13__3_0
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.146    24.363 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.774    25.138    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.328    25.466 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.417    25.883    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.118    26.001 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.819    26.819    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.326    27.145 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.145    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.695 r  timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.695    timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.809 r  timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.809    timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.122 r  timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.646    28.768    timerseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.306    29.074 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.628    29.702    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I1_O)        0.124    29.826 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.693    30.519    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.124    30.643 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.969    31.612    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.124    31.736 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.978    32.714    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.148    32.862 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.147    36.009    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    39.772 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.772    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.633ns  (logic 12.183ns (35.176%)  route 22.451ns (64.824%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.893     7.470    L_reg/M_sm_pbc[12]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.622 f  L_reg/L_6a26731b_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.998     8.620    L_reg/L_6a26731b_remainder0_carry_i_23__0_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.348     8.968 f  L_reg/L_6a26731b_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.536     9.505    L_reg/L_6a26731b_remainder0_carry_i_12__0_n_0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.117     9.622 f  L_reg/L_6a26731b_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.305    L_reg/L_6a26731b_remainder0_carry_i_20__0_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I4_O)        0.374    10.679 r  L_reg/L_6a26731b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.523    L_reg/L_6a26731b_remainder0_carry_i_10__0_n_0
    SLICE_X33Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.851 r  L_reg/L_6a26731b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.851    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.401 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.401    bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.515 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.515    bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.754 f  bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.883    13.637    L_reg/L_6a26731b_remainder0_1[10]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.302    13.939 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.209    15.148    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.272 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.963    16.235    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.359 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.806    17.165    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.152    17.317 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.700    18.017    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I1_O)        0.374    18.391 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.142    19.533    L_reg/i__carry_i_11__1_n_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.861 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    20.483    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.990 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.212 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.994    22.205    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X30Y55         LUT3 (Prop_lut3_I2_O)        0.325    22.530 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.155    23.685    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.353    24.038 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.790    24.828    L_reg/i__carry_i_13__1_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I1_O)        0.326    25.154 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.967    L_reg/i__carry_i_18__1_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.293 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.456    26.748    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.898 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    27.621    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.947    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.480 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.480    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.597 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.597    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.912 f  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.538    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.307    29.845 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.108    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    30.232 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.430    30.662    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124    30.786 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.805    31.591    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.715 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.421    33.136    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y51         LUT4 (Prop_lut4_I0_O)        0.152    33.288 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.697    35.985    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    39.754 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.754    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.583ns  (logic 11.930ns (34.496%)  route 22.653ns (65.503%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.893     7.470    L_reg/M_sm_pbc[12]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.152     7.622 f  L_reg/L_6a26731b_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.998     8.620    L_reg/L_6a26731b_remainder0_carry_i_23__0_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.348     8.968 f  L_reg/L_6a26731b_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.536     9.505    L_reg/L_6a26731b_remainder0_carry_i_12__0_n_0
    SLICE_X34Y57         LUT3 (Prop_lut3_I0_O)        0.117     9.622 f  L_reg/L_6a26731b_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.305    L_reg/L_6a26731b_remainder0_carry_i_20__0_n_0
    SLICE_X34Y57         LUT5 (Prop_lut5_I4_O)        0.374    10.679 r  L_reg/L_6a26731b_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.523    L_reg/L_6a26731b_remainder0_carry_i_10__0_n_0
    SLICE_X33Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.851 r  L_reg/L_6a26731b_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.851    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.401 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.401    bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.515 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.515    bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__0_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.754 f  bseg_driver/decimal_renderer/L_6a26731b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.883    13.637    L_reg/L_6a26731b_remainder0_1[10]
    SLICE_X32Y58         LUT5 (Prop_lut5_I0_O)        0.302    13.939 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.209    15.148    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.124    15.272 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.963    16.235    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.359 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.806    17.165    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.152    17.317 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.700    18.017    L_reg/i__carry_i_20__2_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I1_O)        0.374    18.391 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.142    19.533    L_reg/i__carry_i_11__1_n_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.328    19.861 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.622    20.483    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X31Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.990 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.990    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.212 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.994    22.205    L_reg/L_6a26731b_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X30Y55         LUT3 (Prop_lut3_I2_O)        0.325    22.530 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.155    23.685    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.353    24.038 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.790    24.828    L_reg/i__carry_i_13__1_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I1_O)        0.326    25.154 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    25.967    L_reg/i__carry_i_18__1_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.326    26.293 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.456    26.748    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.898 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    27.621    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.947    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.480 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.480    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.597 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.597    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.912 r  bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.538    bseg_driver/decimal_renderer/L_6a26731b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.307    29.845 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.108    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    30.232 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.430    30.662    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124    30.786 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.805    31.591    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.715 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.612    33.327    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y51         LUT4 (Prop_lut4_I0_O)        0.124    33.451 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.708    36.159    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.704 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.704    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.373ns (77.484%)  route 0.399ns (22.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.399     2.076    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.308 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.308    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.373ns (64.853%)  route 0.744ns (35.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.744     2.414    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.622 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.622    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_139412817[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.421ns (67.733%)  route 0.677ns (32.267%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    forLoop_idx_0_139412817[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_139412817[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_139412817[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.820    forLoop_idx_0_139412817[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  forLoop_idx_0_139412817[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.531     2.396    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.630 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.630    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_139412817[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.475ns (69.409%)  route 0.650ns (30.591%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    forLoop_idx_0_139412817[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_139412817[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  forLoop_idx_0_139412817[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.171     1.852    forLoop_idx_0_139412817[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.098     1.950 r  forLoop_idx_0_139412817[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.479     2.429    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.659 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.659    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.383ns (63.036%)  route 0.811ns (36.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.811     2.456    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.698 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.461ns (63.746%)  route 0.831ns (36.254%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.591     1.535    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.822    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.867 f  cond_butt_next_play/D_ctr_q[9]_i_2/O
                         net (fo=14, routed)          0.255     2.122    cond_butt_next_play/sel
    SLICE_X58Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.167 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.430     2.597    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.827 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.827    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1363041003[2].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.614ns (31.846%)  route 3.454ns (68.154%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.454     4.943    forLoop_idx_0_1363041003[2].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X55Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.067 r  forLoop_idx_0_1363041003[2].cond_butt_dirs/D_button_state_q_i_1__1/O
                         net (fo=1, routed)           0.000     5.067    forLoop_idx_0_1363041003[2].cond_butt_dirs/D_button_state_q_i_1__1_n_0
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_1363041003[2].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.441     4.845    forLoop_idx_0_1363041003[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_1363041003[2].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1363041003[1].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 1.624ns (33.510%)  route 3.222ns (66.490%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.222     4.722    forLoop_idx_0_1363041003[1].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X51Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  forLoop_idx_0_1363041003[1].cond_butt_dirs/D_button_state_q_i_1__0/O
                         net (fo=1, routed)           0.000     4.846    forLoop_idx_0_1363041003[1].cond_butt_dirs/D_button_state_q_i_1__0_n_0
    SLICE_X51Y56         FDRE                                         r  forLoop_idx_0_1363041003[1].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.442     4.846    forLoop_idx_0_1363041003[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  forLoop_idx_0_1363041003[1].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.626ns (35.030%)  route 3.016ns (64.970%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.016     4.518    forLoop_idx_0_1363041003[0].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I1_O)        0.124     4.642 r  forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_i_1/O
                         net (fo=1, routed)           0.000     4.642    forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.441     4.845    forLoop_idx_0_1363041003[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.612ns (37.683%)  route 2.665ns (62.317%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.665     4.153    forLoop_idx_0_1363041003[3].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X45Y54         LUT5 (Prop_lut5_I1_O)        0.124     4.277 r  forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_i_1__2/O
                         net (fo=1, routed)           0.000     4.277    forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_i_1__2_n_0
    SLICE_X45Y54         FDRE                                         r  forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438     4.842    forLoop_idx_0_1363041003[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 1.496ns (39.357%)  route 2.304ns (60.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.304     3.800    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.496ns (39.402%)  route 2.300ns (60.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.300     3.796    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.496ns (39.402%)  route 2.300ns (60.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.300     3.796    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.496ns (39.402%)  route 2.300ns (60.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.300     3.796    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.496ns (39.402%)  route 2.300ns (60.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.300     3.796    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.493ns (46.390%)  route 1.726ns (53.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.726     3.219    cond_butt_next_play/sync/D[0]
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_139412817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.230ns (39.540%)  route 0.352ns (60.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.352     0.582    forLoop_idx_0_139412817[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_139412817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    forLoop_idx_0_139412817[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_139412817[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_139412817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.868%)  route 0.356ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.592    forLoop_idx_0_139412817[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_139412817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    forLoop_idx_0_139412817[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_139412817[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.261ns (27.516%)  route 0.688ns (72.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.688     0.949    cond_butt_next_play/sync/D[0]
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.263ns (21.659%)  route 0.952ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.952     1.215    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.263ns (21.659%)  route 0.952ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.952     1.215    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.263ns (21.659%)  route 0.952ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.952     1.215    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.263ns (21.659%)  route 0.952ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.952     1.215    reset_cond/AS[0]
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.263ns (21.582%)  route 0.956ns (78.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.956     1.220    reset_cond/AS[0]
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.300ns (19.975%)  route 1.203ns (80.025%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.203     1.458    forLoop_idx_0_1363041003[3].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X45Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.503 r  forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_i_1__2/O
                         net (fo=1, routed)           0.000     1.503    forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_i_1__2_n_0
    SLICE_X45Y54         FDRE                                         r  forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.831     2.021    forLoop_idx_0_1363041003[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  forLoop_idx_0_1363041003[3].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.315ns (18.274%)  route 1.408ns (81.726%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.408     1.678    forLoop_idx_0_1363041003[0].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X51Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.723 r  forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_i_1/O
                         net (fo=1, routed)           0.000     1.723    forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.833     2.023    forLoop_idx_0_1363041003[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  forLoop_idx_0_1363041003[0].cond_butt_dirs/D_button_state_q_reg/C





