lbl_8031A13C:
/* 8031A13C 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8031A140 00000004  7C 08 02 A6 */	mflr r0
/* 8031A144 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 8031A148 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8031A14C 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 8031A150 00000014  7C 7E 1B 78 */	mr r30, r3
/* 8031A154 00000018  7C 9F 23 78 */	mr r31, r4
/* 8031A158 0000001C  54 80 07 7B */	rlwinm. r0, r4, 0, 0x1d, 0x1d
/* 8031A15C 00000020  41 82 00 14 */	beq lbl_8031A170
/* 8031A160 00000024  81 83 00 00 */	lwz r12, 0(r3)
/* 8031A164 00000028  81 8C 00 20 */	lwz r12, 0x20(r12)
/* 8031A168 0000002C  7D 89 03 A6 */	mtctr r12
/* 8031A16C 00000030  4E 80 04 21 */	bctrl 
lbl_8031A170:
/* 8031A170 00000000  57 E0 07 FF */	clrlwi. r0, r31, 0x1f
/* 8031A174 00000004  41 82 00 18 */	beq lbl_8031A18C
/* 8031A178 00000008  7F C3 F3 78 */	mr r3, r30
/* 8031A17C 0000000C  81 9E 00 00 */	lwz r12, 0(r30)
/* 8031A180 00000010  81 8C 00 24 */	lwz r12, 0x24(r12)
/* 8031A184 00000014  7D 89 03 A6 */	mtctr r12
/* 8031A188 00000018  4E 80 04 21 */	bctrl 
lbl_8031A18C:
/* 8031A18C 00000000  57 E0 07 BD */	rlwinm. r0, r31, 0, 0x1e, 0x1e
/* 8031A190 00000004  41 82 00 18 */	beq lbl_8031A1A8
/* 8031A194 00000008  7F C3 F3 78 */	mr r3, r30
/* 8031A198 0000000C  81 9E 00 00 */	lwz r12, 0(r30)
/* 8031A19C 00000010  81 8C 00 28 */	lwz r12, 0x28(r12)
/* 8031A1A0 00000014  7D 89 03 A6 */	mtctr r12
/* 8031A1A4 00000018  4E 80 04 21 */	bctrl 
lbl_8031A1A8:
/* 8031A1A8 00000000  57 E4 E7 3F */	rlwinm. r4, r31, 0x1c, 0x1c, 0x1f
/* 8031A1AC 00000004  41 82 00 18 */	beq lbl_8031A1C4
/* 8031A1B0 00000008  7F C3 F3 78 */	mr r3, r30
/* 8031A1B4 0000000C  81 9E 00 00 */	lwz r12, 0(r30)
/* 8031A1B8 00000010  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 8031A1BC 00000014  7D 89 03 A6 */	mtctr r12
/* 8031A1C0 00000018  4E 80 04 21 */	bctrl 
lbl_8031A1C4:
/* 8031A1C4 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8031A1C8 00000004  83 C1 00 08 */	lwz r30, 8(r1)
/* 8031A1CC 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8031A1D0 0000000C  7C 08 03 A6 */	mtlr r0
/* 8031A1D4 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 8031A1D8 00000014  4E 80 00 20 */	blr 
