

================================================================
== Vitis HLS Report for 'genMemWideFFTKernel1DArray_2'
================================================================
* Date:           Thu Jan 27 12:44:56 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |grp_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s_fu_170  |wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s  |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_fftStreamingKernel_1_fu_207                                            |fftStreamingKernel_1                                            |        ?|        ?|         ?|         ?|    ?|    ?|                                        no|
        |grp_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s_fu_267  |narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s  |       33|       34|  0.132 us|  0.136 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ssrWideStream4kernelIn = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:270]   --->   Operation 7 'alloca' 'ssrWideStream4kernelIn' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ssrWideStream4kernelOut = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:275]   --->   Operation 8 'alloca' 'ssrWideStream4kernelOut' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln280 = call void @wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i27 %p_inMemWideStreamArray_0_0_0_0_0_0, i27 %p_inMemWideStreamArray_0_0_0_0_0_01, i27 %p_inMemWideStreamArray_0_0_0_0_0_02, i27 %p_inMemWideStreamArray_0_0_0_0_0_03, i27 %p_inMemWideStreamArray_0_0_0_0_0_04, i27 %p_inMemWideStreamArray_0_0_0_0_0_05, i27 %p_inMemWideStreamArray_0_0_0_0_0_06, i27 %p_inMemWideStreamArray_0_0_0_0_0_07, i27 %p_inMemWideStreamArray_0_0_1_0_0_0, i27 %p_inMemWideStreamArray_0_0_1_0_0_016, i27 %p_inMemWideStreamArray_0_0_1_0_0_017, i27 %p_inMemWideStreamArray_0_0_1_0_0_018, i27 %p_inMemWideStreamArray_0_0_1_0_0_019, i27 %p_inMemWideStreamArray_0_0_1_0_0_020, i27 %p_inMemWideStreamArray_0_0_1_0_0_021, i27 %p_inMemWideStreamArray_0_0_1_0_0_022, i256 %ssrWideStream4kernelIn" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:280]   --->   Operation 9 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln280 = call void @wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i27 %p_inMemWideStreamArray_0_0_0_0_0_0, i27 %p_inMemWideStreamArray_0_0_0_0_0_01, i27 %p_inMemWideStreamArray_0_0_0_0_0_02, i27 %p_inMemWideStreamArray_0_0_0_0_0_03, i27 %p_inMemWideStreamArray_0_0_0_0_0_04, i27 %p_inMemWideStreamArray_0_0_0_0_0_05, i27 %p_inMemWideStreamArray_0_0_0_0_0_06, i27 %p_inMemWideStreamArray_0_0_0_0_0_07, i27 %p_inMemWideStreamArray_0_0_1_0_0_0, i27 %p_inMemWideStreamArray_0_0_1_0_0_016, i27 %p_inMemWideStreamArray_0_0_1_0_0_017, i27 %p_inMemWideStreamArray_0_0_1_0_0_018, i27 %p_inMemWideStreamArray_0_0_1_0_0_019, i27 %p_inMemWideStreamArray_0_0_1_0_0_020, i27 %p_inMemWideStreamArray_0_0_1_0_0_021, i27 %p_inMemWideStreamArray_0_0_1_0_0_022, i256 %ssrWideStream4kernelIn" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:280]   --->   Operation 10 'call' 'call_ln280' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln288 = call void @fftStreamingKernel.1, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:288]   --->   Operation 11 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln288 = call void @fftStreamingKernel.1, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelOut, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:288]   --->   Operation 12 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln293 = call void @narrowToWideConverter<4u, 8u, 16u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i256 %ssrWideStream4kernelOut, i32 %p_outMemWideStreamArray_0_0_0_0_0_0, i32 %p_outMemWideStreamArray_0_0_0_0_0_030, i32 %p_outMemWideStreamArray_0_0_0_0_0_031, i32 %p_outMemWideStreamArray_0_0_0_0_0_032, i32 %p_outMemWideStreamArray_0_0_0_0_0_033, i32 %p_outMemWideStreamArray_0_0_0_0_0_034, i32 %p_outMemWideStreamArray_0_0_0_0_0_035, i32 %p_outMemWideStreamArray_0_0_0_0_0_036, i32 %p_outMemWideStreamArray_0_0_1_0_0_0, i32 %p_outMemWideStreamArray_0_0_1_0_0_044, i32 %p_outMemWideStreamArray_0_0_1_0_0_045, i32 %p_outMemWideStreamArray_0_0_1_0_0_046, i32 %p_outMemWideStreamArray_0_0_1_0_0_047, i32 %p_outMemWideStreamArray_0_0_1_0_0_048, i32 %p_outMemWideStreamArray_0_0_1_0_0_049, i32 %p_outMemWideStreamArray_0_0_1_0_0_050" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:293]   --->   Operation 13 'call' 'call_ln293' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inMemWideStreamArray_0_0_1_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_030, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_031, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_032, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_033, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_034, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_035, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_0_0_0_036, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_044, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_045, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_046, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_047, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_048, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_049, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outMemWideStreamArray_0_0_1_0_0_050, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 46 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inMemWideStreamArray_0_0_0_0_0_0, i27 %p_inMemWideStreamArray_0_0_0_0_0_01, i27 %p_inMemWideStreamArray_0_0_0_0_0_02, i27 %p_inMemWideStreamArray_0_0_0_0_0_03, i27 %p_inMemWideStreamArray_0_0_0_0_0_04, i27 %p_inMemWideStreamArray_0_0_0_0_0_05, i27 %p_inMemWideStreamArray_0_0_0_0_0_06, i27 %p_inMemWideStreamArray_0_0_0_0_0_07, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inMemWideStreamArray_0_0_1_0_0_0, i27 %p_inMemWideStreamArray_0_0_1_0_0_016, i27 %p_inMemWideStreamArray_0_0_1_0_0_017, i27 %p_inMemWideStreamArray_0_0_1_0_0_018, i27 %p_inMemWideStreamArray_0_0_1_0_0_019, i27 %p_inMemWideStreamArray_0_0_1_0_0_020, i27 %p_inMemWideStreamArray_0_0_1_0_0_021, i27 %p_inMemWideStreamArray_0_0_1_0_0_022, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_outMemWideStreamArray_0_0_0_0_0_0, i32 %p_outMemWideStreamArray_0_0_0_0_0_030, i32 %p_outMemWideStreamArray_0_0_0_0_0_031, i32 %p_outMemWideStreamArray_0_0_0_0_0_032, i32 %p_outMemWideStreamArray_0_0_0_0_0_033, i32 %p_outMemWideStreamArray_0_0_0_0_0_034, i32 %p_outMemWideStreamArray_0_0_0_0_0_035, i32 %p_outMemWideStreamArray_0_0_0_0_0_036, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_outMemWideStreamArray_0_0_1_0_0_0, i32 %p_outMemWideStreamArray_0_0_1_0_0_044, i32 %p_outMemWideStreamArray_0_0_1_0_0_045, i32 %p_outMemWideStreamArray_0_0_1_0_0_046, i32 %p_outMemWideStreamArray_0_0_1_0_0_047, i32 %p_outMemWideStreamArray_0_0_1_0_0_048, i32 %p_outMemWideStreamArray_0_0_1_0_0_049, i32 %p_outMemWideStreamArray_0_0_1_0_0_050, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ssrWideStream4kernelIn_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %ssrWideStream4kernelIn, i256 %ssrWideStream4kernelIn"   --->   Operation 51 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln272 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:272]   --->   Operation 52 'specmemcore' 'specmemcore_ln272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @ssrWideStream4kernelOut_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %ssrWideStream4kernelOut, i256 %ssrWideStream4kernelOut"   --->   Operation 54 'specchannel' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln277 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:277]   --->   Operation 55 'specmemcore' 'specmemcore_ln277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln293 = call void @narrowToWideConverter<4u, 8u, 16u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i256 %ssrWideStream4kernelOut, i32 %p_outMemWideStreamArray_0_0_0_0_0_0, i32 %p_outMemWideStreamArray_0_0_0_0_0_030, i32 %p_outMemWideStreamArray_0_0_0_0_0_031, i32 %p_outMemWideStreamArray_0_0_0_0_0_032, i32 %p_outMemWideStreamArray_0_0_0_0_0_033, i32 %p_outMemWideStreamArray_0_0_0_0_0_034, i32 %p_outMemWideStreamArray_0_0_0_0_0_035, i32 %p_outMemWideStreamArray_0_0_0_0_0_036, i32 %p_outMemWideStreamArray_0_0_1_0_0_0, i32 %p_outMemWideStreamArray_0_0_1_0_0_044, i32 %p_outMemWideStreamArray_0_0_1_0_0_045, i32 %p_outMemWideStreamArray_0_0_1_0_0_046, i32 %p_outMemWideStreamArray_0_0_1_0_0_047, i32 %p_outMemWideStreamArray_0_0_1_0_0_048, i32 %p_outMemWideStreamArray_0_0_1_0_0_049, i32 %p_outMemWideStreamArray_0_0_1_0_0_050" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:293]   --->   Operation 57 'call' 'call_ln293' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln295 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:295]   --->   Operation 58 'ret' 'ret_ln295' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inMemWideStreamArray_0_0_1_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_030]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_031]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_032]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_033]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_034]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_035]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_0_0_0_036]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_044]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_045]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_046]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_047]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_048]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_049]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outMemWideStreamArray_0_0_1_0_0_050]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ssrWideStream4kernelIn   (alloca              ) [ 0111111]
ssrWideStream4kernelOut  (alloca              ) [ 0011111]
call_ln280               (call                ) [ 0000000]
call_ln288               (call                ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specmemcore_ln272        (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_250                (specchannel         ) [ 0000000]
specmemcore_ln277        (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln293               (call                ) [ 0000000]
ret_ln295                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_04">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_05">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_06">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_inMemWideStreamArray_0_0_0_0_0_07">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_016">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_017">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_018">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_019">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_020">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_021">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_inMemWideStreamArray_0_0_1_0_0_022">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inMemWideStreamArray_0_0_1_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_030">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_030"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_031">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_031"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_032">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_032"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_033">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_033"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_034">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_034"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_035">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_035"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_outMemWideStreamArray_0_0_0_0_0_036">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_0_0_0_036"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_044">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_044"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_045">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_045"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_046">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_046"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_047">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_047"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_048">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_048"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_049">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_049"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_outMemWideStreamArray_0_0_1_0_0_050">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outMemWideStreamArray_0_0_1_0_0_050"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="control_count_V_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="control_bits_V_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="sample_in_read_count_V_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delay_line_stall_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="delayline_Array_35">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="delayline_Array_47">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="delayline_Array_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="control_delayline_Array_13">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="control_delayline_Array_11">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="control_delayline_Array_12">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="delayline_Array_24">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="delayline_Array_46">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="delayline_Array_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="twiddleObj_twiddleTable_M_imag_V_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="control_count_V_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="control_bits_V_4">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="sample_in_read_count_V_4">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="delay_line_stall_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="delayline_Array_41">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="delayline_Array_43">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="delayline_Array_13">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="control_delayline_Array_8">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="control_delayline_Array_9">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="control_delayline_Array_10">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="delayline_Array_30">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="delayline_Array_42">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="delayline_Array_44">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wideToNarrowConverter<8u, 4u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStreamingKernel.1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="narrowToWideConverter<4u, 8u, 16u, complex<ap_fixed<32, 18, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelIn_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelOut_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="ssrWideStream4kernelIn_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ssrWideStream4kernelIn/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ssrWideStream4kernelOut_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ssrWideStream4kernelOut/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="27" slack="0"/>
<pin id="173" dir="0" index="2" bw="27" slack="0"/>
<pin id="174" dir="0" index="3" bw="27" slack="0"/>
<pin id="175" dir="0" index="4" bw="27" slack="0"/>
<pin id="176" dir="0" index="5" bw="27" slack="0"/>
<pin id="177" dir="0" index="6" bw="27" slack="0"/>
<pin id="178" dir="0" index="7" bw="27" slack="0"/>
<pin id="179" dir="0" index="8" bw="27" slack="0"/>
<pin id="180" dir="0" index="9" bw="27" slack="0"/>
<pin id="181" dir="0" index="10" bw="27" slack="0"/>
<pin id="182" dir="0" index="11" bw="27" slack="0"/>
<pin id="183" dir="0" index="12" bw="27" slack="0"/>
<pin id="184" dir="0" index="13" bw="27" slack="0"/>
<pin id="185" dir="0" index="14" bw="27" slack="0"/>
<pin id="186" dir="0" index="15" bw="27" slack="0"/>
<pin id="187" dir="0" index="16" bw="27" slack="0"/>
<pin id="188" dir="0" index="17" bw="256" slack="0"/>
<pin id="189" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln280/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fftStreamingKernel_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="256" slack="2"/>
<pin id="210" dir="0" index="2" bw="256" slack="2"/>
<pin id="211" dir="0" index="3" bw="2" slack="0"/>
<pin id="212" dir="0" index="4" bw="2" slack="0"/>
<pin id="213" dir="0" index="5" bw="2" slack="0"/>
<pin id="214" dir="0" index="6" bw="1" slack="0"/>
<pin id="215" dir="0" index="7" bw="55" slack="0"/>
<pin id="216" dir="0" index="8" bw="55" slack="0"/>
<pin id="217" dir="0" index="9" bw="55" slack="0"/>
<pin id="218" dir="0" index="10" bw="32" slack="0"/>
<pin id="219" dir="0" index="11" bw="32" slack="0"/>
<pin id="220" dir="0" index="12" bw="32" slack="0"/>
<pin id="221" dir="0" index="13" bw="55" slack="0"/>
<pin id="222" dir="0" index="14" bw="55" slack="0"/>
<pin id="223" dir="0" index="15" bw="55" slack="0"/>
<pin id="224" dir="0" index="16" bw="18" slack="0"/>
<pin id="225" dir="0" index="17" bw="2" slack="0"/>
<pin id="226" dir="0" index="18" bw="2" slack="0"/>
<pin id="227" dir="0" index="19" bw="2" slack="0"/>
<pin id="228" dir="0" index="20" bw="1" slack="0"/>
<pin id="229" dir="0" index="21" bw="61" slack="0"/>
<pin id="230" dir="0" index="22" bw="61" slack="0"/>
<pin id="231" dir="0" index="23" bw="61" slack="0"/>
<pin id="232" dir="0" index="24" bw="32" slack="0"/>
<pin id="233" dir="0" index="25" bw="32" slack="0"/>
<pin id="234" dir="0" index="26" bw="32" slack="0"/>
<pin id="235" dir="0" index="27" bw="61" slack="0"/>
<pin id="236" dir="0" index="28" bw="61" slack="0"/>
<pin id="237" dir="0" index="29" bw="61" slack="0"/>
<pin id="238" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln288/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="256" slack="4"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="0" index="3" bw="32" slack="0"/>
<pin id="272" dir="0" index="4" bw="32" slack="0"/>
<pin id="273" dir="0" index="5" bw="32" slack="0"/>
<pin id="274" dir="0" index="6" bw="32" slack="0"/>
<pin id="275" dir="0" index="7" bw="32" slack="0"/>
<pin id="276" dir="0" index="8" bw="32" slack="0"/>
<pin id="277" dir="0" index="9" bw="32" slack="0"/>
<pin id="278" dir="0" index="10" bw="32" slack="0"/>
<pin id="279" dir="0" index="11" bw="32" slack="0"/>
<pin id="280" dir="0" index="12" bw="32" slack="0"/>
<pin id="281" dir="0" index="13" bw="32" slack="0"/>
<pin id="282" dir="0" index="14" bw="32" slack="0"/>
<pin id="283" dir="0" index="15" bw="32" slack="0"/>
<pin id="284" dir="0" index="16" bw="32" slack="0"/>
<pin id="285" dir="0" index="17" bw="32" slack="0"/>
<pin id="286" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln293/5 "/>
</bind>
</comp>

<comp id="304" class="1005" name="ssrWideStream4kernelIn_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="256" slack="0"/>
<pin id="306" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="ssrWideStream4kernelIn "/>
</bind>
</comp>

<comp id="310" class="1005" name="ssrWideStream4kernelOut_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="256" slack="2"/>
<pin id="312" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="ssrWideStream4kernelOut "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="118" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="118" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="190"><net_src comp="120" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="170" pin=9"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="170" pin=10"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="170" pin=11"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="170" pin=12"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="170" pin=13"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="170" pin=14"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="170" pin=15"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="170" pin=16"/></net>

<net id="239"><net_src comp="122" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="207" pin=5"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="207" pin=8"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="207" pin=9"/></net>

<net id="247"><net_src comp="78" pin="0"/><net_sink comp="207" pin=10"/></net>

<net id="248"><net_src comp="80" pin="0"/><net_sink comp="207" pin=11"/></net>

<net id="249"><net_src comp="82" pin="0"/><net_sink comp="207" pin=12"/></net>

<net id="250"><net_src comp="84" pin="0"/><net_sink comp="207" pin=13"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="207" pin=14"/></net>

<net id="252"><net_src comp="88" pin="0"/><net_sink comp="207" pin=15"/></net>

<net id="253"><net_src comp="90" pin="0"/><net_sink comp="207" pin=16"/></net>

<net id="254"><net_src comp="92" pin="0"/><net_sink comp="207" pin=17"/></net>

<net id="255"><net_src comp="94" pin="0"/><net_sink comp="207" pin=18"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="207" pin=19"/></net>

<net id="257"><net_src comp="98" pin="0"/><net_sink comp="207" pin=20"/></net>

<net id="258"><net_src comp="100" pin="0"/><net_sink comp="207" pin=21"/></net>

<net id="259"><net_src comp="102" pin="0"/><net_sink comp="207" pin=22"/></net>

<net id="260"><net_src comp="104" pin="0"/><net_sink comp="207" pin=23"/></net>

<net id="261"><net_src comp="106" pin="0"/><net_sink comp="207" pin=24"/></net>

<net id="262"><net_src comp="108" pin="0"/><net_sink comp="207" pin=25"/></net>

<net id="263"><net_src comp="110" pin="0"/><net_sink comp="207" pin=26"/></net>

<net id="264"><net_src comp="112" pin="0"/><net_sink comp="207" pin=27"/></net>

<net id="265"><net_src comp="114" pin="0"/><net_sink comp="207" pin=28"/></net>

<net id="266"><net_src comp="116" pin="0"/><net_sink comp="207" pin=29"/></net>

<net id="287"><net_src comp="124" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="267" pin=4"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="267" pin=5"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="267" pin=6"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="267" pin=7"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="267" pin=8"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="267" pin=9"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="267" pin=10"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="267" pin=11"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="267" pin=12"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="267" pin=13"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="267" pin=14"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="267" pin=15"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="267" pin=16"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="267" pin=17"/></net>

<net id="307"><net_src comp="162" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="170" pin=17"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="313"><net_src comp="166" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="267" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outMemWideStreamArray_0_0_0_0_0_0 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_030 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_031 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_032 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_033 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_034 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_035 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_0_0_0_036 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_0 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_044 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_045 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_046 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_047 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_048 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_049 | {5 6 }
	Port: p_outMemWideStreamArray_0_0_1_0_0_050 | {5 6 }
	Port: control_count_V_5 | {3 4 }
	Port: control_bits_V_5 | {3 4 }
	Port: sample_in_read_count_V_5 | {3 4 }
	Port: delay_line_stall_5 | {3 4 }
	Port: delayline_Array_35 | {3 4 }
	Port: delayline_Array_47 | {3 4 }
	Port: delayline_Array_2 | {3 4 }
	Port: control_delayline_Array_13 | {3 4 }
	Port: control_delayline_Array_11 | {3 4 }
	Port: control_delayline_Array_12 | {3 4 }
	Port: delayline_Array_24 | {3 4 }
	Port: delayline_Array_46 | {3 4 }
	Port: delayline_Array_5 | {3 4 }
	Port: control_count_V_4 | {3 4 }
	Port: control_bits_V_4 | {3 4 }
	Port: sample_in_read_count_V_4 | {3 4 }
	Port: delay_line_stall_4 | {3 4 }
	Port: delayline_Array_41 | {3 4 }
	Port: delayline_Array_43 | {3 4 }
	Port: delayline_Array_13 | {3 4 }
	Port: control_delayline_Array_8 | {3 4 }
	Port: control_delayline_Array_9 | {3 4 }
	Port: control_delayline_Array_10 | {3 4 }
	Port: delayline_Array_30 | {3 4 }
	Port: delayline_Array_42 | {3 4 }
	Port: delayline_Array_44 | {3 4 }
 - Input state : 
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_0 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_01 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_02 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_03 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_04 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_05 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_06 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_0_0_0_07 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_0 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_016 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_017 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_018 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_019 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_020 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_021 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : p_inMemWideStreamArray_0_0_1_0_0_022 | {1 2 }
	Port: genMemWideFFTKernel1DArray.2 : control_count_V_5 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_bits_V_5 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : sample_in_read_count_V_5 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delay_line_stall_5 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_35 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_47 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_2 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_delayline_Array_13 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_delayline_Array_11 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_delayline_Array_12 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_24 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_46 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_5 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : twiddleObj_twiddleTable_M_imag_V_1 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_count_V_4 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_bits_V_4 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : sample_in_read_count_V_4 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delay_line_stall_4 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_41 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_43 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_13 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_delayline_Array_8 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_delayline_Array_9 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : control_delayline_Array_10 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_30 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_42 | {3 4 }
	Port: genMemWideFFTKernel1DArray.2 : delayline_Array_44 | {3 4 }
  - Chain level:
	State 1
		call_ln280 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s_fu_170 |    0    |    0    |  0.387  |   453   |   993   |    0    |
|   call   |                      grp_fftStreamingKernel_1_fu_207                      |    0    |    28   |  24.381 |  12074  |   6667  |    0    |
|          | grp_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s_fu_267 |    0    |    0    |  0.387  |   1303  |   3131  |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                           |    0    |    28   |  25.155 |  13830  |  10791  |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| ssrWideStream4kernelIn_reg_304|   256  |
|ssrWideStream4kernelOut_reg_310|   256  |
+-------------------------------+--------+
|             Total             |   512  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   28   |   25   |  13830 |  10791 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   28   |   25   |  14342 |  10791 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
