# adder_SV_testbench
/*we have adder, where at posedge of clk, c=a+b; only when valid is enable(i.e = 1) and when rst is high value of a and b and c also rest to zero.
