Verilator Tree Dump (format 0x3900) from <e97780> to <e102346>
     NETLIST 0x56499f778f80 <e1> {a0}
    1: MODULE 0x56499fb00550 <e33573> {c5}  TOP  L1 [P]
    1:2: VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2: VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb02720 <e33630> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2: VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2: VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2: VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2: VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2: VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2: VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2: VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2: VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2: VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2: VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2: VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2: VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2: VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2: VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2: VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2: VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2: VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2: VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2: VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2: VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2: VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2: VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2: VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: VAR 0x56499fc02af0 <e29878> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2: VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2: VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2: VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2: VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2: VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2: VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2: VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2: VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2: VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2: VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2: VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2: VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2: VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2: VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2: VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2: VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2: VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2: VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2: VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2: VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2: VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2: VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2: VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2: VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2: VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2: VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2: VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x56499fcf6340 <e45240> {c5}
    1:2:2: SCOPE 0x56499fcf0da0 <e45238> {c5}  TOP
    1:2: VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2: VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: VAR 0x5649a014a760 <e79753> {c23} @dt=0x56499f78d110@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56499feedb90 <e82567> {c5}  traceInitThis [SLOW] [STATICU]
    1:2:3: CCALL 0x56499fbe5790 <e61100> {c5} traceInitThis__1 => CFUNC 0x56499ff34b90 <e82573> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2: CFUNC 0x56499febb660 <e82569> {c5}  traceFullThis [SLOW] [STATICU]
    1:2:3: CCALL 0x5649a01878f0 <e80464> {c5} traceFullThis__1 => CFUNC 0x56499fd16900 <e82607> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:4: ASSIGN 0x5649a01a3aa0 <e81625> {c5} @dt=0x5649a018b2f0@(G/w32)
    1:2:4:1: CONST 0x5649a01a3b60 <e81623> {c5} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:4:2: VARREF 0x5649a01a3cd0 <e81624> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56499ff349b0 <e82571> {c5}  traceChgThis [STATICU]
    1:2:3: IF 0x5649a0121420 <e80515> {c88}
    1:2:3:1: AND 0x5649a0176e00 <e82909> {c88} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0177a50 <e82905> {c88} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a0121360 <e82906> {c88} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0120ec0 <e97784#> {c88} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c5c10 <e91146> {c88} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a0121a00 <e91136> {c88} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a0121720 <e91137> {c88} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2: CCALL 0x56499fd165a0 <e80519> {c5} traceChgThis__2 => CFUNC 0x56499fd16420 <e82609> {c5}  traceChgThis__2 [STATICU]
    1:2:3: IF 0x5649a0122240 <e80602> {c53}
    1:2:3:1: AND 0x56499fcf1120 <e82927> {c53} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0154d70 <e82923> {c53} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a0122180 <e82924> {c53} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: OR 0x5649a0124690 <e82912> {c53} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5649a011e6a0 <e97791#> {c53} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: SHIFTR 0x5649a01c5f50 <e91180> {c53} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56499fd15e80 <e91170> {c53} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x5649a0124360 <e91171> {c53} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x5649a01c60f0 <e91197> {c53} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a0124750 <e91187> {c53} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a018af50 <e91188> {c53} @dt=0x56499f7b4bf0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x5649a01224c0 <e80605> {c5} traceChgThis__3 => CFUNC 0x5649a0122310 <e82611> {c5}  traceChgThis__3 [STATICU]
    1:2:3: IF 0x56499fd14430 <e80713> {c30}
    1:2:3:1: AND 0x5649a0186e20 <e82947> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0149c00 <e82943> {c30} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56499fd14370 <e82944> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: OR 0x56499fd13b40 <e82932> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x5649a013f7a0 <e82930> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x5649a0122b90 <e97798#> {c30} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: SHIFTR 0x5649a01c6430 <e91231> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x5649a0123b50 <e91221> {c30} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x5649a013f470 <e91222> {c30} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:1:2: SHIFTR 0x5649a01c65d0 <e91248> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x5649a013f860 <e91238> {c30} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x56499fd13810 <e91239> {c30} @dt=0x56499f7b4bf0@(G/w32)  32'h3
    1:2:3:1:2:2: SHIFTR 0x5649a01c6770 <e91265> {c30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56499fd13c00 <e91255> {c30} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56499fd14040 <e91256> {c30} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2: CCALL 0x5649a0124ae0 <e80716> {c5} traceChgThis__4 => CFUNC 0x5649a0124960 <e82613> {c5}  traceChgThis__4 [STATICU]
    1:2:3: IF 0x5649a0125ef0 <e80770> {c74}
    1:2:3:1: AND 0x5649a014d7a0 <e82963> {c74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0176c50 <e82959> {c74} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a0125e30 <e82960> {c74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0125040 <e97805#> {c74} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c6ab0 <e91299> {c74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a01257b0 <e91289> {c74} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a0125bf0 <e91290> {c74} @dt=0x56499f7b4bf0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x5649a0126170 <e80773> {c5} traceChgThis__5 => CFUNC 0x5649a0125fc0 <e82615> {c5}  traceChgThis__5 [STATICU]
    1:2:3: IF 0x56499fd106f0 <e80883> {c77}
    1:2:3:1: AND 0x56499fd171b0 <e82983> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0177090 <e82979> {c77} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56499fd10630 <e82980> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: OR 0x56499fd0fe00 <e82968> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x56499fd0f5d0 <e82966> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x5649a01269c0 <e97812#> {c77} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: SHIFTR 0x5649a01c6df0 <e91333> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x5649a0127130 <e91323> {c77} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x5649a0127570 <e91324> {c77} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:2:1:2: SHIFTR 0x5649a01c6f90 <e91350> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56499fd0f690 <e91340> {c77} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x56499fd0fad0 <e91341> {c77} @dt=0x56499f7b4bf0@(G/w32)  32'h6
    1:2:3:1:2:2: SHIFTR 0x5649a01c7130 <e91367> {c77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56499fd0fec0 <e91357> {c77} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56499fd10300 <e91358> {c77} @dt=0x56499f7b4bf0@(G/w32)  32'h7
    1:2:3:2: CCALL 0x56499fd10970 <e80886> {c5} traceChgThis__6 => CFUNC 0x56499fd107c0 <e82617> {c5}  traceChgThis__6 [STATICU]
    1:2:3: IF 0x56499fd12160 <e80942> {c102}
    1:2:3:1: AND 0x56499fd172d0 <e82999> {c102} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a01747b0 <e82995> {c102} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56499fd120a0 <e82996> {c102} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56499fd111c0 <e97819#> {c102} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c7470 <e91401> {c102} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56499fd11930 <e91391> {c102} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56499fd11d70 <e91392> {c102} @dt=0x56499f7b4bf0@(G/w32)  32'h5
    1:2:3:2: CCALL 0x56499fd123e0 <e80945> {c5} traceChgThis__7 => CFUNC 0x56499fd12230 <e82619> {c5}  traceChgThis__7 [STATICU]
    1:2:3: IF 0x5649a012aa30 <e81025> {c75}
    1:2:3:1: AND 0x5649a0125d60 <e83015> {c75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x56499fd178c0 <e83011> {c75} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a012a970 <e83012> {c75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0129a90 <e97826#> {c75} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c77b0 <e91435> {c75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a012a200 <e91425> {c75} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a012a640 <e91426> {c75} @dt=0x56499f7b4bf0@(G/w32)  32'h6
    1:2:3:2: CCALL 0x5649a012acb0 <e81028> {c5} traceChgThis__8 => CFUNC 0x5649a012ab00 <e82621> {c5}  traceChgThis__8 [STATICU]
    1:2:3: IF 0x5649a012c1c0 <e81084> {c35}
    1:2:3:1: AND 0x56499fd13740 <e83031> {c35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0157f00 <e83027> {c35} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a012c100 <e83028> {c35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a012b220 <e97833#> {c35} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c7af0 <e91469> {c35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a012b990 <e91459> {c35} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a012bdd0 <e91460> {c35} @dt=0x56499f7b4bf0@(G/w32)  32'h7
    1:2:3:2: CCALL 0x5649a012c440 <e81087> {c5} traceChgThis__9 => CFUNC 0x5649a012c290 <e82623> {c5}  traceChgThis__9 [STATICU]
    1:2:3: IF 0x5649a012f520 <e81169> {c27}
    1:2:3:1: AND 0x56499fd0f170 <e83047> {c27} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0124060 <e83043> {c27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a012f460 <e83044> {c27} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a012e580 <e97840#> {c27} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c7e30 <e91503> {c27} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a012ecf0 <e91493> {c27} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a012f130 <e91494> {c27} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2: CCALL 0x56499fd13150 <e81172> {c5} traceChgThis__10 => CFUNC 0x5649a012f620 <e82625> {c5}  traceChgThis__10 [STATICU]
    1:2:3: IF 0x5649a0131220 <e81234> {c153}
    1:2:3:1: AND 0x56499fd0e1d0 <e83063> {c153} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x56499fd187a0 <e83059> {c153} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a0131160 <e83060> {c153} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0130280 <e97847#> {c153} @dt=0x5649a0120dd0@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x5649a01c8170 <e91537> {c153} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a01309f0 <e91527> {c153} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a0130e30 <e91528> {c153} @dt=0x56499f7b4bf0@(G/w32)  32'h9
    1:2:3:2: CCALL 0x5649a0131500 <e81237> {c5} traceChgThis__11 => CFUNC 0x5649a0131320 <e82627> {c5}  traceChgThis__11 [STATICU]
    1:2:3: IF 0x5649a0132870 <e81272> {l13}
    1:2:3:1: AND 0x5649a01f43c0 <e97867#> {l13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a01f4170 <e97859#> {l13} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2: VARREF 0x5649a01320c0 <e97860#> {l13} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x5649a0132b50 <e81275> {c5} traceChgThis__12 => CFUNC 0x5649a0132970 <e82629> {c5}  traceChgThis__12 [STATICU]
    1:2:3: IF 0x5649a01336a0 <e81302> {c28}
    1:2:3:1: AND 0x5649a01f47b0 <e97889#> {c28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a01f4560 <e97881#> {c28} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:2: VARREF 0x5649a0132eb0 <e97882#> {c28} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x5649a0133950 <e81305> {c5} traceChgThis__13 => CFUNC 0x5649a0133770 <e82631> {c5}  traceChgThis__13 [STATICU]
    1:2:3: IF 0x5649a013b970 <e81433> {c82}
    1:2:3:1: AND 0x56499fd0e0e0 <e83107> {c82} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0154a70 <e83103> {c82} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5649a013b8b0 <e83104> {c82} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x5649a01c8650 <e91588> {c82} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5649a013a890 <e91578> {c82} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x5649a013ad30 <e91579> {c82} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x5649a01c87f0 <e91605> {c82} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a013b0a0 <e91595> {c82} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5649a013b540 <e91596> {c82} @dt=0x56499f7b4bf0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x5649a013bc50 <e81436> {c5} traceChgThis__14 => CFUNC 0x5649a013ba70 <e82633> {c5}  traceChgThis__14 [STATICU]
    1:2:3: IF 0x5649a013ede0 <e81467> {c23}
    1:2:3:1: AND 0x5649a01f4bc0 <e97911#> {c23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a01f4950 <e97903#> {c23} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:1:2: VARREF 0x5649a013e5d0 <e97904#> {c23} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x5649a013f0c0 <e81470> {c5} traceChgThis__15 => CFUNC 0x5649a013eee0 <e82635> {c5}  traceChgThis__15 [STATICU]
    1:2:3: IF 0x5649a019f350 <e81519> {c72}
    1:2:3:1: AND 0x5649a01f4ff0 <e97933#> {c72} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a01f4d60 <e97925#> {c72} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:1:2: VARREF 0x5649a019ebe0 <e97926#> {c72} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x5649a019f5a0 <e81522> {c5} traceChgThis__16 => CFUNC 0x5649a019f420 <e82637> {c5}  traceChgThis__16 [STATICU]
    1:2:3: IF 0x5649a01a0200 <e81551> {c86}
    1:2:3:1: AND 0x5649a01f5420 <e97955#> {c86} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a01f5190 <e97947#> {c86} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x5649a019fa90 <e97948#> {c86} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x5649a01a0450 <e81554> {c5} traceChgThis__17 => CFUNC 0x5649a01a02d0 <e82639> {c5}  traceChgThis__17 [STATICU]
    1:2:3: CCALL 0x5649a01a2200 <e81585> {c5} traceChgThis__18 => CFUNC 0x5649a01a2080 <e82641> {c5}  traceChgThis__18 [STATICU]
    1:2:4: ASSIGN 0x5649a01a39e0 <e81625> {c5} @dt=0x5649a018b2f0@(G/w32)
    1:2:4:1: CONST 0x5649a01a3790 <e81623> {c5} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:4:2: VARREF 0x5649a01a3670 <e81624> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56499ff34b90 <e82573> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2:3: TRACEDECL 0x56499febb2e0 <e61104> {c7} @dt=0x56499f78d110@(G/w1)  clk
    1:2:3: TRACEDECL 0x56499ff14c00 <e61113> {c8} @dt=0x56499f78d110@(G/w1)  reset
    1:2:3: TRACEDECL 0x56499febc440 <e61123> {c9} @dt=0x56499f78d110@(G/w1)  active
    1:2:3: TRACEDECL 0x56499febc150 <e61133> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0
    1:2:3: TRACEDECL 0x56499ff15480 <e61143> {c13} @dt=0x56499f7b4bf0@(G/w32)  address
    1:2:3: TRACEDECL 0x56499ff16520 <e61153> {c14} @dt=0x56499f78d110@(G/w1)  write
    1:2:3: TRACEDECL 0x56499ff15bd0 <e61163> {c15} @dt=0x56499f78d110@(G/w1)  read
    1:2:3: TRACEDECL 0x56499ff15ff0 <e61173> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest
    1:2:3: TRACEDECL 0x56499ff59dc0 <e61183> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata
    1:2:3: TRACEDECL 0x56499ff5a1e0 <e61193> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable
    1:2:3: TRACEDECL 0x56499ff5a600 <e61203> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata
    1:2:3: TRACEDECL 0x56499ff5aa20 <e61213> {c7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus clk
    1:2:3: TRACEDECL 0x56499ff5ae40 <e61223> {c8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus reset
    1:2:3: TRACEDECL 0x56499ff5b260 <e61233> {c9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus active
    1:2:3: TRACEDECL 0x56499ff5b680 <e61243> {c10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_v0
    1:2:3: TRACEDECL 0x56499ff5baa0 <e61253> {c13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus address
    1:2:3: TRACEDECL 0x56499ff5bec0 <e61263> {c14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus write
    1:2:3: TRACEDECL 0x56499ff5c2e0 <e61273> {c15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus read
    1:2:3: TRACEDECL 0x56499ff5c700 <e61283> {c16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus waitrequest
    1:2:3: TRACEDECL 0x56499ff5cb20 <e61293> {c17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus writedata
    1:2:3: TRACEDECL 0x56499ff5cf40 <e61303> {c19} @dt=0x56499f7b83d0@(G/w4)  mips_cpu_bus byteenable
    1:2:3: TRACEDECL 0x56499ff5d360 <e61313> {c20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus readdata
    1:2:3: TRACEDECL 0x56499ff5d780 <e61323> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus internal_clk
    1:2:3: TRACEDECL 0x56499ff5dba0 <e61333> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus STALL
    1:2:3: TRACEDECL 0x56499ff5dfc0 <e61343> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3: TRACEDECL 0x56499ff5e3e0 <e61353> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_fetch
    1:2:3: TRACEDECL 0x56499ff5e800 <e61363> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x56499ff5ec20 <e61373> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3: TRACEDECL 0x56499ff5f040 <e61383> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3: TRACEDECL 0x56499ff5f460 <e61393> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3: TRACEDECL 0x56499ff5f880 <e61403> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3: TRACEDECL 0x56499ff5fca0 <e61413> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3: TRACEDECL 0x56499ff600c0 <e61423> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3: TRACEDECL 0x56499ff604e0 <e61433> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3: TRACEDECL 0x56499ff60900 <e61443> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3: TRACEDECL 0x56499ff60d20 <e61453> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus branch_decode
    1:2:3: TRACEDECL 0x56499ff61140 <e61463> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus equal_decode
    1:2:3: TRACEDECL 0x56499ff61560 <e61473> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3: TRACEDECL 0x56499ff61980 <e61483> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x56499ff61da0 <e61493> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3: TRACEDECL 0x56499ff621c0 <e61503> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3: TRACEDECL 0x56499ff625e0 <e61513> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3: TRACEDECL 0x56499ff62a00 <e61523> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3: TRACEDECL 0x56499ff62e20 <e61533> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3: TRACEDECL 0x56499ff63240 <e61543> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3: TRACEDECL 0x56499ff63660 <e61553> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3: TRACEDECL 0x56499ff63a80 <e61563> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x56499ff63ea0 <e61573> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus op
    1:2:3: TRACEDECL 0x56499ff642c0 <e61583> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus read_address_1
    1:2:3: TRACEDECL 0x56499ff646e0 <e61593> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rs_decode
    1:2:3: TRACEDECL 0x56499ff64b00 <e61603> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus read_address_2
    1:2:3: TRACEDECL 0x56499ff64f20 <e61613> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rt_decode
    1:2:3: TRACEDECL 0x56499ff65340 <e61623> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3: TRACEDECL 0x56499ff65760 <e61633> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus immediate
    1:2:3: TRACEDECL 0x56499ff65b80 <e61643> {c69} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus j_offset
    1:2:3: TRACEDECL 0x56499ff65fa0 <e61653> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3: TRACEDECL 0x56499ff663c0 <e61663> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3: TRACEDECL 0x56499ff667e0 <e61673> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3: TRACEDECL 0x56499ff66c00 <e61683> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3: TRACEDECL 0x56499ff67020 <e61693> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3: TRACEDECL 0x56499ff67440 <e61703> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3: TRACEDECL 0x56499ff67860 <e61713> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3: TRACEDECL 0x56499ff67c80 <e61723> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3: TRACEDECL 0x56499ff680a0 <e61733> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus comparator_1
    1:2:3: TRACEDECL 0x56499ff68550 <e61743> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus comparator_2
    1:2:3: TRACEDECL 0x56499ff689f0 <e61753> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3: TRACEDECL 0x56499ff68ed0 <e61763> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3: TRACEDECL 0x56499ff693b0 <e61773> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3: TRACEDECL 0x56499ff69860 <e61783> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3: TRACEDECL 0x56499ff69ce0 <e61793> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3: TRACEDECL 0x56499ff6a1a0 <e61803> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3: TRACEDECL 0x56499ff6a650 <e61813> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3: TRACEDECL 0x56499ff6ab20 <e61823> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3: TRACEDECL 0x56499ff6b000 <e61833> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3: TRACEDECL 0x56499ff6b4c0 <e61843> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3: TRACEDECL 0x56499ff6b910 <e61853> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x56499ff6bdb0 <e61863> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3: TRACEDECL 0x56499ff6c2a0 <e61873> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3: TRACEDECL 0x56499ff6c7b0 <e61883> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3: TRACEDECL 0x56499ff6cc60 <e61893> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3: TRACEDECL 0x56499ff6d110 <e61903> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3: TRACEDECL 0x56499ff6d560 <e61913> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3: TRACEDECL 0x56499ff6da10 <e61923> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3: TRACEDECL 0x56499ff6dec0 <e61933> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3: TRACEDECL 0x56499ff6e370 <e61943> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3: TRACEDECL 0x56499ff6e830 <e61953> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3: TRACEDECL 0x56499ff6ed00 <e61963> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3: TRACEDECL 0x56499ff6f1e0 <e61973> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3: TRACEDECL 0x56499ff6f660 <e61983> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3: TRACEDECL 0x56499ff6fae0 <e61993> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3: TRACEDECL 0x56499ff6ff60 <e62003> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3: TRACEDECL 0x56499ff70400 <e62013> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3: TRACEDECL 0x56499ff708e0 <e62023> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3: TRACEDECL 0x56499ff70e40 <e62033> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3: TRACEDECL 0x56499ff712a0 <e62043> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3: TRACEDECL 0x56499ff71760 <e62053> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3: TRACEDECL 0x56499ff71c40 <e62063> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3: TRACEDECL 0x56499ff72130 <e62073> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3: TRACEDECL 0x56499ff725c0 <e62083> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3: TRACEDECL 0x56499ff72aa0 <e62093> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3: TRACEDECL 0x56499ff72f90 <e62103> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x56499ff73440 <e62113> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3: TRACEDECL 0x56499ff73950 <e62123> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3: TRACEDECL 0x56499ff73da0 <e62133> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3: TRACEDECL 0x56499ff74250 <e62143> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56499ff74700 <e62153> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56499ff74c10 <e62163> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus read_data_memory
    1:2:3: TRACEDECL 0x56499ff75060 <e62173> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3: TRACEDECL 0x56499ff75530 <e62183> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3: TRACEDECL 0x56499ff75a10 <e62193> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3: TRACEDECL 0x56499ff75ee0 <e62203> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3: TRACEDECL 0x56499ff763b0 <e62213> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3: TRACEDECL 0x56499ff76890 <e62223> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3: TRACEDECL 0x56499ff76d70 <e62233> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3: TRACEDECL 0x56499ff77250 <e62243> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3: TRACEDECL 0x56499ff776f0 <e62253> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3: TRACEDECL 0x56499ff77bd0 <e62263> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus result_writeback
    1:2:3: TRACEDECL 0x56499ff78070 <e62273> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x56499ff78550 <e62283> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x56499ff78a30 <e62293> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3: TRACEDECL 0x56499ff78ee0 <e62303> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3: TRACEDECL 0x56499ff793f0 <e62313> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3: TRACEDECL 0x56499ff798a0 <e62323> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus stall_decode
    1:2:3: TRACEDECL 0x56499ff79d50 <e62333> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3: TRACEDECL 0x56499ff7a200 <e62343> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3: TRACEDECL 0x56499ff7a620 <e62353> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3: TRACEDECL 0x56499ff7aae0 <e62363> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3: TRACEDECL 0x56499ff7af90 <e62373> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3: TRACEDECL 0x56499ff7b4a0 <e62383> {c162} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus data_address
    1:2:3: TRACEDECL 0x56499ff7b950 <e62393> {c163} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus data_write
    1:2:3: TRACEDECL 0x56499ff7bdd0 <e62403> {c164} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus data_read
    1:2:3: TRACEDECL 0x56499ff7c250 <e62413> {c165} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus instr_address
    1:2:3: TRACEDECL 0x56499ff7c700 <e62423> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus data_read_write
    1:2:3: TRACEDECL 0x56499ff7cb60 <e62433> {l3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file clk
    1:2:3: TRACEDECL 0x56499ff7d040 <e62443> {l4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file pipelined
    1:2:3: TRACEDECL 0x56499ff7d520 <e62453> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file write_enable
    1:2:3: TRACEDECL 0x56499ff7d970 <e62463> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file HI_write_enable
    1:2:3: TRACEDECL 0x56499ff7de50 <e62473> {l5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file LO_write_enable
    1:2:3: TRACEDECL 0x56499ff7e330 <e62483> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus register_file read_address_1
    1:2:3: TRACEDECL 0x56499ff7e810 <e62493> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus register_file read_address_2
    1:2:3: TRACEDECL 0x56499ff7ecf0 <e62503> {l6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus register_file write_address
    1:2:3: TRACEDECL 0x56499ff7f250 <e62513> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file write_data
    1:2:3: TRACEDECL 0x56499ff7f6a0 <e62523> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file HI_write_data
    1:2:3: TRACEDECL 0x56499ff7fb80 <e62533> {l7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file LO_write_data
    1:2:3: TRACEDECL 0x56499ff800e0 <e62543> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file read_data_1
    1:2:3: TRACEDECL 0x56499ff805b0 <e62553> {l8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file read_data_2
    1:2:3: TRACEDECL 0x56499ff80a80 <e62563> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file read_data_LO
    1:2:3: TRACEDECL 0x56499ff80f50 <e62573> {l9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file read_data_HI
    1:2:3: TRACEDECL 0x56499ff813a0 <e62583> {l10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file read_register_2
    1:2:3: TRACEDECL 0x56499ff81900 <e62593> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3: TRACEDECL 0x56499ff81dc0 <e62603> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file HI_reg
    1:2:3: TRACEDECL 0x56499ff82280 <e62613> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file LO_reg
    1:2:3: TRACEDECL 0x56499ff826f0 <e62623> {l28} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3: TRACEDECL 0x56499ff82be0 <e62633> {k2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus pc clk
    1:2:3: TRACEDECL 0x56499ff83080 <e62643> {k3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus pc address_input
    1:2:3: TRACEDECL 0x56499ff83560 <e62653> {k4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus pc enable
    1:2:3: TRACEDECL 0x56499ff839e0 <e62663> {k5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus pc reset
    1:2:3: TRACEDECL 0x56499ff83e60 <e62673> {k6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus pc halt
    1:2:3: TRACEDECL 0x56499ff84300 <e62683> {k7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus pc address_output
    1:2:3: TRACEDECL 0x56499ff847a0 <e62693> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder a
    1:2:3: TRACEDECL 0x56499ff84c70 <e62703> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder b
    1:2:3: TRACEDECL 0x56499ff85140 <e62713> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder z
    1:2:3: TRACEDECL 0x56499ff85600 <e62723> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus program_counter_multiplexer BUS_WIDTH
    1:2:3: TRACEDECL 0x56499ff85b40 <e62733> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer control
    1:2:3: TRACEDECL 0x56499ff86040 <e62743> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_multiplexer input_0
    1:2:3: TRACEDECL 0x56499ff86540 <e62753> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_multiplexer input_1
    1:2:3: TRACEDECL 0x56499ff86a40 <e62763> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_multiplexer resolved
    1:2:3: TRACEDECL 0x56499ff86f50 <e62773> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus program_counter_multiplexer_two BUS_WIDTH
    1:2:3: TRACEDECL 0x56499ff87460 <e62783> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_two control
    1:2:3: TRACEDECL 0x56499ff87960 <e62793> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_multiplexer_two input_0
    1:2:3: TRACEDECL 0x56499ff87e60 <e62803> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_multiplexer_two input_1
    1:2:3: TRACEDECL 0x56499ff88360 <e62813> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_multiplexer_two resolved
    1:2:3: TRACEDECL 0x56499ff888c0 <e62823> {o3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus fetch_decode_register clk
    1:2:3: TRACEDECL 0x56499ff88d20 <e62833> {o4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus fetch_decode_register enable
    1:2:3: TRACEDECL 0x56499ff89200 <e62843> {o5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus fetch_decode_register clear
    1:2:3: TRACEDECL 0x56499ff896e0 <e62853> {o6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus fetch_decode_register reset
    1:2:3: TRACEDECL 0x56499ff89b80 <e62863> {o8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus fetch_decode_register HALT_fetch
    1:2:3: TRACEDECL 0x56499ff8a080 <e62873> {o9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus fetch_decode_register HALT_decode
    1:2:3: TRACEDECL 0x56499ff8a590 <e62883> {o11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register instruction_fetch
    1:2:3: TRACEDECL 0x56499ff8a9b0 <e62893> {o12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x56499ff8af10 <e62903> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register instruction_decode
    1:2:3: TRACEDECL 0x56499ff8b430 <e62913> {o15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x56499ff8b950 <e62923> {f3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus control_unit instruction
    1:2:3: TRACEDECL 0x56499ff8bde0 <e62933> {f5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit register_write
    1:2:3: TRACEDECL 0x56499ff8c2d0 <e62943> {f6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit memory_to_register
    1:2:3: TRACEDECL 0x56499ff8c7f0 <e62953> {f7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit memory_write
    1:2:3: TRACEDECL 0x56499ff8ccb0 <e62963> {f8} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus control_unit ALU_src_B
    1:2:3: TRACEDECL 0x56499ff8d1a0 <e62973> {f9} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus control_unit register_destination
    1:2:3: TRACEDECL 0x56499ff8d680 <e62983> {f10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit branch
    1:2:3: TRACEDECL 0x56499ff8db50 <e62993> {f11} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit ALU_function
    1:2:3: TRACEDECL 0x56499ff8e070 <e63003> {f12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit program_counter_multiplexer_jump
    1:2:3: TRACEDECL 0x56499ff8e560 <e63013> {f13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit j_instruction
    1:2:3: TRACEDECL 0x56499ff8ea40 <e63023> {f14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit LO_register_write
    1:2:3: TRACEDECL 0x56499ff8ef20 <e63033> {f15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit HI_register_write
    1:2:3: TRACEDECL 0x56499ff8f480 <e63043> {f16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus control_unit using_HI_LO
    1:2:3: TRACEDECL 0x56499ff8f940 <e63053> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit op
    1:2:3: TRACEDECL 0x56499ff8fe00 <e63063> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3: TRACEDECL 0x56499ff902d0 <e63073> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3: TRACEDECL 0x56499ff907b0 <e63083> {g3} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus reg_output_comparator op
    1:2:3: TRACEDECL 0x56499ff90c90 <e63093> {g4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus reg_output_comparator rt
    1:2:3: TRACEDECL 0x56499ff91160 <e63103> {g5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus reg_output_comparator a
    1:2:3: TRACEDECL 0x56499ff91630 <e63113> {g6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus reg_output_comparator b
    1:2:3: TRACEDECL 0x56499ff91b00 <e63123> {g7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus reg_output_comparator c
    1:2:3: TRACEDECL 0x56499ff91fe0 <e63133> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus adder_decode a
    1:2:3: TRACEDECL 0x56499ff92490 <e63143> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus adder_decode b
    1:2:3: TRACEDECL 0x56499ff92940 <e63153> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus adder_decode z
    1:2:3: TRACEDECL 0x56499ff92d90 <e63163> {m3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register clk
    1:2:3: TRACEDECL 0x56499ff93270 <e63173> {m4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register clear
    1:2:3: TRACEDECL 0x56499ff93750 <e63183> {m5} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register reset
    1:2:3: TRACEDECL 0x56499ff93c00 <e63193> {m8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register register_write_decode
    1:2:3: TRACEDECL 0x56499ff94120 <e63203> {m9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register memory_to_register_decode
    1:2:3: TRACEDECL 0x56499ff94640 <e63213> {m10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register memory_write_decode
    1:2:3: TRACEDECL 0x56499ff94bf0 <e63223> {m11} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus decode_execute_register ALU_src_B_decode
    1:2:3: TRACEDECL 0x56499ff95070 <e63233> {m12} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus decode_execute_register register_destination_decode
    1:2:3: TRACEDECL 0x56499ff95550 <e63243> {m13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register HI_register_write_decode
    1:2:3: TRACEDECL 0x56499ff95a80 <e63253> {m14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register LO_register_write_decode
    1:2:3: TRACEDECL 0x56499ff95fa0 <e63263> {m15} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus decode_execute_register ALU_function_decode
    1:2:3: TRACEDECL 0x56499ff96410 <e63273> {m16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x56499ff96990 <e63283> {m17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register j_instruction_decode
    1:2:3: TRACEDECL 0x56499ff96f40 <e63293> {m18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register using_HI_LO_decode
    1:2:3: TRACEDECL 0x56499ff97430 <e63303> {m19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register HALT_decode
    1:2:3: TRACEDECL 0x56499ff978e0 <e63313> {m21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register register_write_execute
    1:2:3: TRACEDECL 0x56499ff97da0 <e63323> {m22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register memory_to_register_execute
    1:2:3: TRACEDECL 0x56499ff982c0 <e63333> {m23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register memory_write_execute
    1:2:3: TRACEDECL 0x56499ff98870 <e63343> {m24} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus decode_execute_register ALU_src_B_execute
    1:2:3: TRACEDECL 0x56499ff98cf0 <e63353> {m25} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus decode_execute_register register_destination_execute
    1:2:3: TRACEDECL 0x56499ff991d0 <e63363> {m26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register HI_register_write_execute
    1:2:3: TRACEDECL 0x56499ff99700 <e63373> {m27} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register LO_register_write_execute
    1:2:3: TRACEDECL 0x56499ff99c20 <e63383> {m28} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus decode_execute_register ALU_function_execute
    1:2:3: TRACEDECL 0x56499ff9a100 <e63393> {m29} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x56499ff9a680 <e63403> {m30} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register j_instruction_execute
    1:2:3: TRACEDECL 0x56499ff9ab90 <e63413> {m31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register using_HI_LO_execute
    1:2:3: TRACEDECL 0x56499ff9b130 <e63423> {m32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus decode_execute_register HALT_execute
    1:2:3: TRACEDECL 0x56499ff9b620 <e63433> {m34} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus decode_execute_register Rs_decode
    1:2:3: TRACEDECL 0x56499ff9bb20 <e63443> {m35} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus decode_execute_register Rt_decode
    1:2:3: TRACEDECL 0x56499ff9c020 <e63453> {m36} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus decode_execute_register Rd_decode
    1:2:3: TRACEDECL 0x56499ff9c530 <e63463> {m37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register sign_imm_decode
    1:2:3: TRACEDECL 0x56499ff9ca30 <e63473> {m39} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus decode_execute_register Rs_execute
    1:2:3: TRACEDECL 0x56499ff9cf20 <e63483> {m40} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus decode_execute_register Rt_execute
    1:2:3: TRACEDECL 0x56499ff9d420 <e63493> {m41} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus decode_execute_register Rd_execute
    1:2:3: TRACEDECL 0x56499ff9d930 <e63503> {m42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register sign_imm_execute
    1:2:3: TRACEDECL 0x56499ff9de30 <e63513> {m45} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register src_A_decode
    1:2:3: TRACEDECL 0x56499ff9e320 <e63523> {m46} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register src_B_decode
    1:2:3: TRACEDECL 0x56499ff9e7a0 <e63533> {m47} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x56499ff9ecd0 <e63543> {m48} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register j_program_counter_decode
    1:2:3: TRACEDECL 0x56499ff9f230 <e63553> {m50} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register src_A_execute
    1:2:3: TRACEDECL 0x56499ff9f720 <e63563> {m51} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register src_B_execute
    1:2:3: TRACEDECL 0x56499ff9fc00 <e63573> {m52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register program_counter_plus_four_execute
    1:2:3: TRACEDECL 0x56499ffa0130 <e63583> {m53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus decode_execute_register j_program_counter_execute
    1:2:3: TRACEDECL 0x56499ffa0660 <e63593> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder_execute a
    1:2:3: TRACEDECL 0x56499ffa0b40 <e63603> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder_execute b
    1:2:3: TRACEDECL 0x56499ffa1010 <e63613> {d4} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder_execute z
    1:2:3: TRACEDECL 0x56499ffa1500 <e63623> {j3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus write_register_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56499ffa19c0 <e63633> {j6} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus write_register_execute_mux control
    1:2:3: TRACEDECL 0x56499ffa1ec0 <e63643> {j7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux input_0
    1:2:3: TRACEDECL 0x56499ffa23c0 <e63653> {j8} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux input_1
    1:2:3: TRACEDECL 0x56499ffa28c0 <e63663> {j9} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux input_2
    1:2:3: TRACEDECL 0x56499ffa2dc0 <e63673> {j10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux input_3
    1:2:3: TRACEDECL 0x56499ffa32c0 <e63683> {j12} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux resolved
    1:2:3: TRACEDECL 0x56499ffa37c0 <e63693> {q2} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus alu_input_mux ALU_src_B_execute
    1:2:3: TRACEDECL 0x56499ffa3cc0 <e63703> {q3} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus alu_input_mux forward_one_execute
    1:2:3: TRACEDECL 0x56499ffa41c0 <e63713> {q4} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus alu_input_mux forward_two_execute
    1:2:3: TRACEDECL 0x56499ffa46b0 <e63723> {q6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux read_data_1_reg
    1:2:3: TRACEDECL 0x56499ffa4b90 <e63733> {q7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux result_writeback
    1:2:3: TRACEDECL 0x56499ffa5080 <e63743> {q8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux ALU_output_memory
    1:2:3: TRACEDECL 0x56499ffa5580 <e63753> {q9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux LO_result_writeback
    1:2:3: TRACEDECL 0x56499ffa5a80 <e63763> {q10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56499ffa5f70 <e63773> {q11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux read_data_2_reg
    1:2:3: TRACEDECL 0x56499ffa6460 <e63783> {q12} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56499ffa6960 <e63793> {q13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux HI_result_writeback
    1:2:3: TRACEDECL 0x56499ffa6e50 <e63803> {q14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux sign_imm_execute
    1:2:3: TRACEDECL 0x56499ffa7310 <e63813> {q15} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux program_counter_plus_eight_execute
    1:2:3: TRACEDECL 0x56499ffa7820 <e63823> {q17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux src_A_ALU_execute
    1:2:3: TRACEDECL 0x56499ffa7d10 <e63833> {q18} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux src_B_ALU_execute
    1:2:3: TRACEDECL 0x56499ffa8200 <e63843> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3: TRACEDECL 0x56499ffa8750 <e63853> {e4} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus alu ALU_operation
    1:2:3: TRACEDECL 0x56499ffa8c00 <e63863> {e5} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu input_1
    1:2:3: TRACEDECL 0x56499ffa90b0 <e63873> {e6} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu input_2
    1:2:3: TRACEDECL 0x56499ffa9560 <e63883> {e8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu ALU_output
    1:2:3: TRACEDECL 0x56499ffa9a20 <e63893> {e9} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu ALU_HI_output
    1:2:3: TRACEDECL 0x56499ffa9ef0 <e63903> {e10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu ALU_LO_output
    1:2:3: TRACEDECL 0x56499ffaa3c0 <e63913> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3: TRACEDECL 0x56499ffaa8a0 <e63923> {e15} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3: TRACEDECL 0x56499ffaad80 <e63933> {e16} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3: TRACEDECL 0x56499ffab240 <e63943> {e17} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3: TRACEDECL 0x56499ffab700 <e63953> {e18} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3: TRACEDECL 0x56499ffabbd0 <e63963> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3: TRACEDECL 0x56499ffac070 <e63973> {n3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register clk
    1:2:3: TRACEDECL 0x56499ffac550 <e63983> {n4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register reset
    1:2:3: TRACEDECL 0x56499ffaca60 <e63993> {n7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register register_write_execute
    1:2:3: TRACEDECL 0x56499ffacf80 <e64003> {n8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register memory_to_register_execute
    1:2:3: TRACEDECL 0x56499ffad4a0 <e64013> {n9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register memory_write_execute
    1:2:3: TRACEDECL 0x56499ffad9c0 <e64023> {n10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register HI_register_write_execute
    1:2:3: TRACEDECL 0x56499ffadef0 <e64033> {n11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register LO_register_write_execute
    1:2:3: TRACEDECL 0x56499ffae3f0 <e64043> {n12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x56499ffae9d0 <e64053> {n13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register j_instruction_execute
    1:2:3: TRACEDECL 0x56499ffaef30 <e64063> {n14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register HALT_execute
    1:2:3: TRACEDECL 0x56499ffaf3e0 <e64073> {n16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register register_write_memory
    1:2:3: TRACEDECL 0x56499ffaf8a0 <e64083> {n17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register memory_to_register_memory
    1:2:3: TRACEDECL 0x56499ffafdc0 <e64093> {n18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register memory_write_memory
    1:2:3: TRACEDECL 0x56499ffb02e0 <e64103> {n19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register HI_register_write_memory
    1:2:3: TRACEDECL 0x56499ffb0810 <e64113> {n20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register LO_register_write_memory
    1:2:3: TRACEDECL 0x56499ffb0d10 <e64123> {n21} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x56499ffb12f0 <e64133> {n22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register j_instruction_memory
    1:2:3: TRACEDECL 0x56499ffb1850 <e64143> {n23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus execute_memory_register HALT_memory
    1:2:3: TRACEDECL 0x56499ffb1d50 <e64153> {n26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register ALU_output_execute
    1:2:3: TRACEDECL 0x56499ffb21c0 <e64163> {n27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register ALU_HI_output_execute
    1:2:3: TRACEDECL 0x56499ffb26d0 <e64173> {n28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register ALU_LO_output_execute
    1:2:3: TRACEDECL 0x56499ffb2c80 <e64183> {n29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register write_data_execute
    1:2:3: TRACEDECL 0x56499ffb30e0 <e64193> {n30} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus execute_memory_register write_register_execute
    1:2:3: TRACEDECL 0x56499ffb35a0 <e64203> {n31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register j_program_counter_execute
    1:2:3: TRACEDECL 0x56499ffb3b00 <e64213> {n33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register ALU_output_memory
    1:2:3: TRACEDECL 0x56499ffb3fc0 <e64223> {n34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56499ffb44d0 <e64233> {n35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56499ffb4a80 <e64243> {n36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register write_data_memory
    1:2:3: TRACEDECL 0x56499ffb4ee0 <e64253> {n37} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus execute_memory_register write_register_memory
    1:2:3: TRACEDECL 0x56499ffb5400 <e64263> {n38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus execute_memory_register j_program_counter_memory
    1:2:3: TRACEDECL 0x56499ffb5980 <e64273> {p3} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register clk
    1:2:3: TRACEDECL 0x56499ffb5e20 <e64283> {p4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register reset
    1:2:3: TRACEDECL 0x56499ffb6300 <e64293> {p7} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register register_write_memory
    1:2:3: TRACEDECL 0x56499ffb6880 <e64303> {p8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register memory_to_register_memory
    1:2:3: TRACEDECL 0x56499ffb6db0 <e64313> {p9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register HI_register_write_memory
    1:2:3: TRACEDECL 0x56499ffb72e0 <e64323> {p10} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register LO_register_write_memory
    1:2:3: TRACEDECL 0x56499ffb77f0 <e64333> {p11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register HALT_memory
    1:2:3: TRACEDECL 0x56499ffb7d10 <e64343> {p13} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register register_write_writeback
    1:2:3: TRACEDECL 0x56499ffb8240 <e64353> {p14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register memory_to_register_writeback
    1:2:3: TRACEDECL 0x56499ffb8770 <e64363> {p15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register HI_register_write_writeback
    1:2:3: TRACEDECL 0x56499ffb8ca0 <e64373> {p16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register LO_register_write_writeback
    1:2:3: TRACEDECL 0x56499ffb9200 <e64383> {p17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_writeback_register HALT_writeback
    1:2:3: TRACEDECL 0x56499ffb9680 <e64393> {p20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_output_memory
    1:2:3: TRACEDECL 0x56499ffb9ba0 <e64403> {p21} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus memory_writeback_register write_register_memory
    1:2:3: TRACEDECL 0x56499ffba0c0 <e64413> {p22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56499ffba5d0 <e64423> {p23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56499ffbab80 <e64433> {p24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register read_data_memory
    1:2:3: TRACEDECL 0x56499ffbafe0 <e64443> {p26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_output_writeback
    1:2:3: TRACEDECL 0x56499ffbb500 <e64453> {p27} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus memory_writeback_register write_register_writeback
    1:2:3: TRACEDECL 0x56499ffbba30 <e64463> {p28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x56499ffbbf60 <e64473> {p29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x56499ffbc480 <e64483> {p30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus memory_writeback_register read_data_writeback
    1:2:3: TRACEDECL 0x56499ffbc9f0 <e64493> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus writeback_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56499ffbcec0 <e64503> {i6} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus writeback_mux control
    1:2:3: TRACEDECL 0x56499ffbd380 <e64513> {i7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus writeback_mux input_0
    1:2:3: TRACEDECL 0x56499ffbd850 <e64523> {i8} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus writeback_mux input_1
    1:2:3: TRACEDECL 0x56499ffbdd20 <e64533> {i10} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus writeback_mux resolved
    1:2:3: TRACEDECL 0x56499ffbe200 <e64543> {h2} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit branch_decode
    1:2:3: TRACEDECL 0x56499ffbe6d0 <e64553> {h3} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit Rs_decode
    1:2:3: TRACEDECL 0x56499ffbeb90 <e64563> {h4} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit Rt_decode
    1:2:3: TRACEDECL 0x56499ffbf060 <e64573> {h5} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit Rs_execute
    1:2:3: TRACEDECL 0x56499ffbf530 <e64583> {h6} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit Rt_execute
    1:2:3: TRACEDECL 0x56499ffbf9f0 <e64593> {h7} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit write_register_execute
    1:2:3: TRACEDECL 0x56499ffbff30 <e64603> {h8} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit memory_to_register_execute
    1:2:3: TRACEDECL 0x56499ffc0430 <e64613> {h9} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit register_write_execute
    1:2:3: TRACEDECL 0x56499ffc0930 <e64623> {h10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit write_register_memory
    1:2:3: TRACEDECL 0x56499ffc0e30 <e64633> {h11} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit memory_to_register_memory
    1:2:3: TRACEDECL 0x56499ffc1330 <e64643> {h12} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit register_write_memory
    1:2:3: TRACEDECL 0x56499ffc1830 <e64653> {h13} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus hazard_unit write_register_writeback
    1:2:3: TRACEDECL 0x56499ffc1d30 <e64663> {h14} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit register_write_writeback
    1:2:3: TRACEDECL 0x56499ffc21b0 <e64673> {h15} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x56499ffc2710 <e64683> {h16} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit HI_register_write_memory
    1:2:3: TRACEDECL 0x56499ffc2c00 <e64693> {h17} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit LO_register_write_memory
    1:2:3: TRACEDECL 0x56499ffc3110 <e64703> {h18} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit LO_register_write_writeback
    1:2:3: TRACEDECL 0x56499ffc3620 <e64713> {h19} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit HI_register_write_writeback
    1:2:3: TRACEDECL 0x56499ffc3b10 <e64723> {h20} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit using_HI_LO_execute
    1:2:3: TRACEDECL 0x56499ffc4070 <e64733> {h22} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit stall_fetch
    1:2:3: TRACEDECL 0x56499ffc4510 <e64743> {h23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit stall_decode
    1:2:3: TRACEDECL 0x56499ffc4a20 <e64753> {h24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit forward_register_file_output_A_decode
    1:2:3: TRACEDECL 0x56499ffc4f50 <e64763> {h25} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit forward_register_file_output_B_decode
    1:2:3: TRACEDECL 0x56499ffc5460 <e64773> {h26} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit flush_execute_register
    1:2:3: TRACEDECL 0x56499ffc5940 <e64783> {h27} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus hazard_unit forward_register_file_output_A_execute
    1:2:3: TRACEDECL 0x56499ffc5e70 <e64793> {h28} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus hazard_unit forward_register_file_output_B_execute
    1:2:3: TRACEDECL 0x56499ffc6300 <e64803> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3: TRACEDECL 0x56499ffc6810 <e64813> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2: CFUNC 0x5649a0151db0 <e82575> {l36}  _sequent__TOP__1 [STATICU]
    1:2:2: VAR 0x56499ffcc880 <e82885> {l13} @dt=0x56499ffc8ac0@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x56499ffc8400 <e82887> {l13} @dt=0x56499f7b4bf0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x56499ffe8260 <e82889> {l13} @dt=0x56499ffc82a0@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNPRE 0x56499ffe3410 <e83155> {l31} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: CONST 0x56499ffffa20 <e73535> {l31} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x56499ffe7960 <e83154> {l31} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56499ffe8260 <e82889> {l13} @dt=0x56499ffc82a0@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x5649a0151160 <e76887> {l30}  ALWAYS
    1:2:3: IF 0x56499ff28030 <e76889> {l31}
    1:2:3:1: VARREF 0x56499ff27f10 <e83156> {l31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x56499ff28470 <e57710> {l31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x56499ff28530 <e32243> {l31} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:2:2: VARREF 0x56499ffe8fe0 <e73567> {l31} @dt=0x56499f7b4bf0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56499ffc8400 <e82887> {l13} @dt=0x56499f7b4bf0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x56499ffea590 <e83162> {l31} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499ffffe70 <e83160> {l31} @dt=0x5649a0145bd0@(G/nwu32/1)  1'h1
    1:2:3:2:2: VARREF 0x56499ffe7720 <e83161> {l31} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56499ffe8260 <e82889> {l13} @dt=0x56499ffc82a0@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x56499ffe3ad0 <e83172> {l31} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: VARREF 0x56499ff28870 <e83166> {l31} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:2:2: VARREF 0x56499ffc8880 <e83171> {l31} @dt=0x5649a01874c0@(G/wu32/5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56499ffcc880 <e82885> {l13} @dt=0x56499ffc8ac0@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x5649a0151590 <e76895> {l31}  ALWAYSPOST
    1:2:3: IF 0x56499ffdfa80 <e76897> {l31}
    1:2:3:1: VARREF 0x56499ffe9cc0 <e83173> {l31} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x56499ffe8260 <e82889> {l13} @dt=0x56499ffc82a0@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x56499ffd4d10 <e73566> {l31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x56499ffe8da0 <e73564> {l31} @dt=0x56499f7b4bf0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x56499ffc8400 <e82887> {l13} @dt=0x56499f7b4bf0@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2:2: ARRAYSEL 0x56499ffe31d0 <e73565> {l31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56499ff28710 <e73552> {l31} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: VARREF 0x56499ffc8640 <e83174> {l31} @dt=0x5649a01874c0@(G/wu32/5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x56499ffcc880 <e82885> {l13} @dt=0x56499ffc8ac0@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNW 0x56499fd326d0 <e76211> {l23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: ARRAYSEL 0x56499fd32790 <e32232> {l23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x56499fd32850 <e22200> {l23} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: CONST 0x56499fd32970 <e83178> {l23} @dt=0x56499fd14610@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x56499fd32ae0 <e32233> {l23} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [LV] => VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x5649a01470e0 <e82577> {n53}  _sequent__TOP__2 [STATICU]
    1:2:2: VAR 0x56499fffdab0 <e82890> {c31} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: ASSIGNPRE 0x56499ffe12f0 <e83181> {k14} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499ffe9370 <e83179> {k14} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:2: VARREF 0x56499ffe9220 <e83180> {k14} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x56499fffdab0 <e82890> {c31} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: COMMENT 0x5649a0143720 <e77096> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4db90 <e77098> {n53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffe1eb0 <e70807> {n53} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff4ba70 <e83182> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff4dc50 <e70804> {n53} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff51120 <e70805> {n70} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x56499fc02af0 <e29878> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x5649a017f270 <e78540> {n53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: COMMENT 0x5649a0143800 <e77104> {o19}  ALWAYS
    1:2:3: IF 0x56499ff2e860 <e77106> {o20}
    1:2:3:1: VARREF 0x56499ff2e740 <e83183> {o20} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x56499ff2f6f0 <e57815> {o21} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x56499ff2f7b0 <e32706> {o21} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x5649a017f390 <e78546> {o21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2:3:3: IF 0x56499ff30930 <e57827> {o25}
    1:2:3:3:1: AND 0x5649a0176150 <e83199> {o25} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5649a0177810 <e83195> {o25} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x56499ff30720 <e83196> {o25} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x56499ff307e0 <e83184> {o25} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x56499ff32640 <e70353> {o27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1: COND 0x56499ffeb820 <e70351> {o27} @dt=0x56499faf0450@(G/sw32)
    1:2:3:3:2:1:1: VARREF 0x56499ff32410 <e83186> {o26} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: CONST 0x56499ff32700 <e70348> {o27} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:2:1:3: CONST 0x56499ff331b0 <e70349> {c230} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:2:2: VARREF 0x5649a017f4b0 <e78552> {o27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2:3: COMMENT 0x5649a01438e0 <e77112> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff40e80 <e77114> {m71} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffe7ba0 <e70615> {m71} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: OR 0x56499ff3a1e0 <e83202> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3a2a0 <e83200> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3a400 <e83201> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff40f40 <e70612> {m71} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x56499ff45320 <e70613> {m94} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2: VARREF 0x5649a017f5d0 <e78558> {m71} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: COMMENT 0x5649a0143d30 <e77120> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff40140 <e83213> {m67} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1: COND 0x56499ffeb660 <e83211> {m67} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:1: OR 0x56499ff3db80 <e83205> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3dc40 <e83203> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3dda0 <e83204> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff40200 <e83209> {m67} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:1:3: VARREF 0x56499ff445a0 <e83210> {m90} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2: VARREF 0x5649a017f720 <e83212> {m67} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: COMMENT 0x5649a0143e10 <e77128> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4e2a0 <e83219> {n55} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd19b0 <e83217> {n55} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffd2230 <e83215> {n55} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff49070 <e83214> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff50370 <e83216> {n66} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3:2: VARREF 0x5649a017f870 <e83218> {n55} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: COMMENT 0x5649a0143ef0 <e77136> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff572d0 <e83225> {p44} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x5649a0000570 <e83223> {p44} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x5649a00008f0 <e83221> {p44} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff52eb0 <e83220> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff59670 <e83222> {p58} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3:2: VARREF 0x5649a017f9c0 <e83224> {p44} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: COMMENT 0x5649a014bdf0 <e77144> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499feeda90 <e83236> {m63} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:1: COND 0x56499ffe7d50 <e83234> {m63} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:1:1: OR 0x56499ff3ad40 <e83228> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3ae00 <e83226> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3af60 <e83227> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff3f4c0 <e83232> {m63} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:1:3: VARREF 0x56499ff437c0 <e83233> {m86} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2: VARREF 0x5649a017fb10 <e83235> {m63} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: COMMENT 0x5649a014bed0 <e77152> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff3f750 <e83244> {m64} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:1: COND 0x56499fff8cf0 <e83242> {m64} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:1:1: OR 0x56499ff3ca70 <e83239> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3cb30 <e83237> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3cc90 <e83238> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff3f810 <e83240> {m64} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:1:3: VARREF 0x56499ff43b20 <e83241> {m87} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2: VARREF 0x5649a017fc60 <e83243> {m64} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: COMMENT 0x5649a014bfb0 <e77160> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4cdf0 <e83250> {n49} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe0d80 <e83248> {n49} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe1640 <e83246> {n49} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff4a880 <e83245> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff4ffd0 <e83247> {n65} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x5649a017fdc0 <e83249> {n49} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: COMMENT 0x5649a014f500 <e77168> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff41bc0 <e77170> {m76} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffe2a80 <e70751> {m76} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: OR 0x56499ff38b20 <e83253> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff38be0 <e83251> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff38d40 <e83252> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff41c80 <e70748> {m76} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x56499ff460f0 <e70749> {m99} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2: VARREF 0x5649a017fee0 <e78600> {m76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: COMMENT 0x5649a014f5e0 <e77176> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff41870 <e83261> {m74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe4730 <e83259> {m74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe4a90 <e83257> {m74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff390d0 <e83256> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff39190 <e83254> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff392f0 <e83255> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff45d90 <e83258> {m97} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2: VARREF 0x5649a0180040 <e83260> {m74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: COMMENT 0x5649a014f6c0 <e77184> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff55690 <e83267> {p36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x5649a0001ec0 <e83265> {p36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffc7c80 <e83263> {p36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff546c0 <e83262> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff57ad0 <e83264> {p48} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x5649a0180190 <e83266> {p36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: COMMENT 0x5649a0150df0 <e77192> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff56140 <e77194> {p39} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0001600 <e71383> {p39} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff53fe0 <e83268> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff56200 <e71380> {p39} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff58550 <e71381> {p53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x5649a01802f0 <e78618> {p39} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: COMMENT 0x5649a0150ed0 <e77200> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff42260 <e77202> {m78} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0058640 <e68258> {m78} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: OR 0x56499ff37fe0 <e83271> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff380a0 <e83269> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff38200 <e83270> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff42320 <e68255> {m78} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x5649a0058220 <e68256> {c258} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: VARREF 0x5649a00582e0 <e83272> {c258} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:1:3:2: VARREF 0x5649a0058400 <e66939> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3:3: VARREF 0x5649a0058520 <e30030> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x5649a0180440 <e78624> {m78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: COMMENT 0x5649a0150fb0 <e77208> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff425b0 <e77210> {m79} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0059780 <e68291> {m79} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: OR 0x56499ff37a30 <e83275> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff37af0 <e83273> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff37c50 <e83274> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff42670 <e68288> {m79} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:1:3: COND 0x5649a0059360 <e68289> {c259} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: VARREF 0x5649a0059420 <e83276> {c259} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:1:3:2: VARREF 0x5649a0059540 <e66952> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3:3: VARREF 0x5649a0059660 <e30036> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x5649a0180590 <e78630> {m79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: COMMENT 0x5649a0101430 <e77216> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff56490 <e83282> {p40} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x5649a0001440 <e83280> {p40} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: VARREF 0x56499ff53c70 <e83277> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff56550 <e83278> {p40} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:3: VARREF 0x56499ff588b0 <e83279> {p54} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2: VARREF 0x5649a01806e0 <e83281> {p40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: COMMENT 0x5649a0101510 <e77224> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff55300 <e83288> {p35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x5649a00017c0 <e83286> {p35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x5649a0001b40 <e83284> {p35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff54350 <e83283> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff57750 <e83285> {p47} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:2: VARREF 0x5649a0180840 <e83287> {p35} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: COMMENT 0x5649a01015f0 <e77232> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff56f40 <e77234> {p43} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0000c70 <e71447> {p43} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff53220 <e83289> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff57000 <e71444> {p43} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff59310 <e71445> {p57} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [RV] <- VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:3:2: VARREF 0x5649a01809a0 <e78648> {p43} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: COMMENT 0x5649a01018d0 <e77240> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff407e0 <e83298> {m69} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x5649a01f5a60 <e97981#> {m69} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: OR 0x56499ff3e6e0 <e97973#> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3e7a0 <e83290> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3e900 <e83291> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5649a01f5b60 <e97994#> {m69} @dt=0x5649a01874c0@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x5649a01f5730 <e97979#> {m69} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x5649a01f55c0 <e97963#> {m69} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x5649a01c8e70 <e97964#> {c66} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x5649a0018e90 <e91663> {c66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x5649a0018fe0 <e91664> {c66} @dt=0x56499fd14610@(G/swu32/5)  5'hb
    1:2:3:2: VARREF 0x5649a0180af0 <e83297> {m69} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: COMMENT 0x5649a01019b0 <e77248> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff40b30 <e83320> {m70} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x5649a01f6290 <e98019#> {m70} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: OR 0x56499ff3a790 <e98011#> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3a850 <e83312> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3a9b0 <e83313> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5649a01f6390 <e98032#> {m70} @dt=0x5649a01874c0@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x5649a01f5f60 <e98017#> {m70} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x5649a01f5df0 <e98001#> {m70} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x5649a01c9010 <e98002#> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x5649a0025c00 <e91679> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x56499ffd9cf0 <e91680> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x5649a0180c40 <e83319> {m70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: COMMENT 0x5649a0101a90 <e77256> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4e620 <e77258> {n56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffd1800 <e71167> {n56} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff48d00 <e83334> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff4e6e0 <e71164> {n56} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff51800 <e71165> {n72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3:2: VARREF 0x5649a0180d90 <e78666> {n56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: COMMENT 0x5649a014b7a0 <e77264> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff40490 <e83343> {m68} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x5649a01f6ac0 <e98057#> {m68} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: OR 0x56499ff3e130 <e98049#> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff3e1f0 <e83335> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff3e350 <e83336> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5649a01f6bc0 <e98070#> {m68} @dt=0x5649a01874c0@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x5649a01f6790 <e98055#> {m68} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x5649a01f6620 <e98039#> {m68} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x5649a01c91b0 <e98040#> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x5649a0017e10 <e91695> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x5649a0017f60 <e91696> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x5649a0180ef0 <e83342> {m68} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: ASSIGNW 0x56499fd207d0 <e76465> {c170} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: VARREF 0x56499fd20890 <e29929> {c170} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x56499fd209b0 <e29930> {c170} @dt=0x56499f7b4bf0@(G/w32)  writedata [LV] => VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x5649a014b880 <e77272> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff41520 <e83364> {m73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe56f0 <e83362> {m73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe5a50 <e83360> {m73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff39680 <e83359> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff39740 <e83357> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff398a0 <e83358> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff45a20 <e83361> {m96} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2: VARREF 0x5649a01819d0 <e83363> {m73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: ASSIGNW 0x56499fd25160 <e83368> {c473} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499fd15410 <e83381> {c473} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a01585b0 <e83377> {c473} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x56499fd25220 <e83378> {c473} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56499fd252e0 <e83365> {c473} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3:2: VARREF 0x56499fd25400 <e83367> {c473} @dt=0x5649a0120dd0@(G/wu32/1)  active [LV] => VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x5649a014b960 <e77280> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4e9f0 <e83387> {n57} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd0840 <e83385> {n57} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffd14a0 <e83383> {n57} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff48990 <e83382> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff51b80 <e83384> {n73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3:2: VARREF 0x5649a0181b30 <e83386> {n57} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: COMMENT 0x5649a014ba40 <e77288> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff411d0 <e83395> {m72} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe66b0 <e83393> {m72} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe6d70 <e83391> {m72} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff39c30 <e83390> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff39cf0 <e83388> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff39e50 <e83389> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff45680 <e83392> {m95} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2: VARREF 0x5649a0181c80 <e83394> {m72} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: COMMENT 0x5649a0158170 <e77296> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4d140 <e77298> {n50} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffe19a0 <e70855> {n50} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff4abf0 <e83396> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff4d200 <e70852> {n50} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff506e0 <e70853> {n67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2: VARREF 0x5649a0181df0 <e78738> {n50} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: COMMENT 0x5649a0158250 <e77304> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4df10 <e83402> {n54} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x56499ffd2ce0 <e83400> {n54} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: VARREF 0x56499ff493e0 <e83397> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff4dfd0 <e83398> {n54} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:3: VARREF 0x56499ff51480 <e83399> {n71} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:2: VARREF 0x5649a0181f40 <e83401> {n54} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: COMMENT 0x5649a0158330 <e77312> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4bc60 <e83408> {n44} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd65d0 <e83406> {n44} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffde9a0 <e83404> {n44} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff4a1a0 <e83403> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff4ee70 <e83405> {n60} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:2: VARREF 0x5649a01820a0 <e83407> {n44} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: ASSIGNW 0x56499fde3b30 <e76481> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499fde3bf0 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x56499fde3cb0 <e83409> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x56499fde3dd0 <e32100> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:1:3: VARREF 0x56499fde3f20 <e32101> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x56499fde4070 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: COMMENT 0x5649a0158410 <e77320> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff41f10 <e77322> {m77} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a005b9a0 <e68324> {m77} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: OR 0x56499ff38590 <e83412> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff38650 <e83410> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x56499ff387b0 <e83411> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff41fd0 <e68321> {m77} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:1:3: OR 0x5649a01c9f30 <e91786> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: AND 0x56499fd15980 <e98086#> {c372} @dt=0x56499fd156b0@(G/wu32/4)
    1:2:3:1:3:1:1: CONST 0x5649a01f7a70 <e98158#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'hf0000000
    1:2:3:1:3:1:2: VARREF 0x5649a005aea0 <e98148#> {c372} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:2: AND 0x5649a014a8e0 <e98201#> {c70} @dt=0x56499fd15870@(G/wu32/28)
    1:2:3:1:3:2:1: CONST 0x5649a01f7ef0 <e98189#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'hffffffc
    1:2:3:1:3:2:2: SHIFTL 0x5649a01f7cc0 <e98180#> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:2:1: VARREF 0x5649a005b430 <e98177#> {c70} @dt=0x56499fd15790@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2: CONST 0x5649a01c9690 <e98178#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2: VARREF 0x5649a0182200 <e78756> {m77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: COMMENT 0x5649a0142be0 <e77328> {j15}  ALWAYS
    1:2:3: ASSIGN 0x56499fe70a10 <e83507> {j20} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x56499feadd00 <e83505> {c338} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: AND 0x5649a01f8410 <e98235#> {j16} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:1: CONST 0x5649a01f8180 <e98227#> {j16} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:1:2: VARREF 0x56499fe718b0 <e98228#> {j16} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2: COND 0x56499feadb80 <e83473> {c338} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: AND 0x56499fd16ab0 <e83472> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x56499fd15a40 <e83468> {j16} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2:1:2: VARREF 0x56499fe70d60 <e98208#> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2:2: CONST 0x56499fe70ad0 <e83458> {c338} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x56499fe70780 <e83459> {c337} @dt=0x5649a01874c0@(G/wu32/5)  5'h1f
    1:2:3:1:3: COND 0x56499feadc40 <e83491> {j18} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:1: AND 0x56499fd0f260 <e83490> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x56499fd16b70 <e83486> {j16} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:1:2: VARREF 0x56499fe6fb70 <e98215#> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:3:2: VARREF 0x56499fe6f930 <e83476> {j18} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3:1:3:3: VARREF 0x56499fe6f630 <e83477> {j17} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x56499fe70c40 <e83506> {j20} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x5649a0142cc0 <e77336> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff42900 <e83515> {m81} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe2060 <e83513> {m81} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe23c0 <e83511> {m81} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff37460 <e83510> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff37520 <e83508> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff37680 <e83509> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff46eb0 <e83512> {m104} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3:2: VARREF 0x5649a0182770 <e83514> {m81} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: COMMENT 0x5649a0142da0 <e77344> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff3eb10 <e83523> {m60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffec9e0 <e83521> {m60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffd77a0 <e83519> {m60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff3c4c0 <e83518> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff3c580 <e83516> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff3c6e0 <e83517> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff42d60 <e83520> {m83} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2: VARREF 0x5649a01828c0 <e83522> {m60} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: COMMENT 0x5649a0142e80 <e77352> {o19}  ALWAYS
    1:2:3: IF 0x56499ff2ebd0 <e77354> {o20}
    1:2:3:1: VARREF 0x56499ff2eab0 <e83524> {o20} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x56499ff2fa90 <e57816> {o22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x56499ff2fb50 <e33172> {o22} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x5649a0182a20 <e78792> {o22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:3: IF 0x56499ff304d0 <e57822> {o25}
    1:2:3:3:1: AND 0x56499fd0e360 <e83540> {o25} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5649a0149e90 <e83536> {o25} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x56499ff302f0 <e83537> {o25} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x56499ff303b0 <e83525> {o25} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x56499ff329e0 <e67133> {o28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1: COND 0x5649a0026600 <e67131> {o28} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1:1: VARREF 0x56499ff318d0 <e83527> {o26} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: CONST 0x56499ff32aa0 <e67128> {o28} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:2:1:3: ADD 0x5649a0026270 <e67129> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1:3:1: CONST 0x5649a0026330 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:2:1:3:2: VARREF 0x5649a00264a0 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:3:2:2: VARREF 0x5649a0182b80 <e78798> {o28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: COMMENT 0x5649a0142f60 <e77360> {o19}  ALWAYS
    1:2:3: IF 0x56499ff2ef40 <e77362> {o20}
    1:2:3:1: VARREF 0x56499ff2ee20 <e83541> {o20} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x56499ff2fe20 <e83544> {o23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499ff2fee0 <e83542> {o23} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x5649a0182f90 <e83543> {o23} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3:3: IF 0x56499ff31220 <e57837> {o25}
    1:2:3:3:1: AND 0x5649a0176370 <e83565> {o25} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x56499fd0e420 <e83561> {o25} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x56499ff31010 <e83562> {o25} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x56499ff310d0 <e83545> {o25} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x56499ff32d70 <e83552> {o29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: AND 0x56499ffec890 <e83550> {o29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:1: NOT 0x56499ffee500 <e83548> {o29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:1:1: VARREF 0x56499ff31c80 <e83547> {o26} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: VARREF 0x56499ff338d0 <e83549> {o33} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:3:2:2: VARREF 0x5649a01830e0 <e83551> {o29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: COMMENT 0x5649a0187c20 <e77368> {k11}  ALWAYS
    1:2:3: IF 0x56499ff2a700 <e77370> {k12}
    1:2:3:1: VARREF 0x56499ff2a5e0 <e83566> {k12} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x56499ff2ab40 <e57749> {k13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x56499ff2ac00 <e32148> {k13} @dt=0x56499f7b4bf0@(G/w32)  32'hbfc00000
    1:2:3:2:2: VARREF 0x5649a0183230 <e78828> {k13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: ASSIGNDLY 0x56499ff2aed0 <e83569> {k14} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499ff2af90 <e83567> {k14} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56499ffd4970 <e83568> {k14} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x56499fffdab0 <e82890> {c31} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: IF 0x56499ff2c490 <e57760> {k16}
    1:2:3:1: AND 0x5649a01734f0 <e83594> {k16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0176430 <e83590> {k16} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: AND 0x56499ff2bd10 <e83591> {k16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: AND 0x56499ff2bdd0 <e83574> {k16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x56499ff2be90 <e83571> {k16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x56499ff2bf50 <e83570> {k16} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3:1:2:1:2: NOT 0x56499ff2c0a0 <e83573> {k16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56499ff2c160 <e83572> {k16} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x56499ff2c280 <e83576> {k16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56499ff2c340 <e83575> {k16} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:2: ASSIGNDLY 0x56499ff2c560 <e57761> {k17} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x56499ff2c620 <e32162> {k17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3:2:2: VARREF 0x5649a0183390 <e78834> {k17} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: IF 0x56499ff2cdf0 <e57766> {k18}
    1:2:3:2:1: EQ 0x56499ff2ca60 <e83578> {k18} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x56499ff2cb20 <e33706> {k18} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:2:1:2: VARREF 0x56499ff2cc90 <e33707> {k18} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3:2:2: ASSIGNDLY 0x56499ff2d4a0 <e83581> {k19} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499ff2d560 <e83579> {k19} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:2:2: VARREF 0x56499febd370 <e83580> {k19} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x56499fffdab0 <e82890> {c31} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: ASSIGNPOST 0x56499ffd3c10 <e83597> {k14} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499ffe26c0 <e83595> {k14} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fffdab0 <e82890> {c31} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3:2: VARREF 0x56499ffe2570 <e83596> {k14} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: CFUNC 0x5649a0147460 <e82579> {c486}  _sequent__TOP__3 [STATICU]
    1:2:2: VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:2: VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3: ASSIGNPRE 0x56499ffc9150 <e83600> {c489} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499fffe410 <e83598> {c489} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3:2: VARREF 0x56499fffe830 <e83599> {c489} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3: ASSIGNPRE 0x56499ffff370 <e83603> {c490} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499fff8e60 <e83601> {c490} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:2: VARREF 0x56499fffc530 <e83602> {c490} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3: COMMENT 0x5649a0100440 <e77461> {c486}  ALWAYS
    1:2:3: IF 0x56499ff183b0 <e77463> {c487}
    1:2:3:1: VARREF 0x56499ff18290 <e83604> {c487} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x56499ff19650 <e83607> {c488} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: VARREF 0x56499ff19710 <e83605> {c488} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:2:2: VARREF 0x5649a0183b20 <e83606> {c488} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:2: ASSIGNDLY 0x56499ff19950 <e83610> {c489} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499ff19a10 <e83608> {c489} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56499fffce50 <e83609> {c489} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:2: ASSIGNDLY 0x56499ff19ce0 <e83613> {c490} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499ff19da0 <e83611> {c490} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56499ffe6470 <e83612> {c490} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:2: ASSIGNDLY 0x56499ff1a0a0 <e83616> {c491} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499ff1a160 <e83614> {c491} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x5649a0183c70 <e83615> {c491} @dt=0x5649a0120dd0@(G/wu32/1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3: IF 0x56499ff1b590 <e57545> {c493}
    1:2:3:3:1: AND 0x5649a014a170 <e83667> {c493} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5649a01735b0 <e83663> {c493} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x56499ff1b380 <e83664> {c493} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x56499ff1b440 <e83617> {c493} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3:3:2: ASSIGNDLY 0x56499ff1bae0 <e83621> {c494} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: VARREF 0x56499ff1bba0 <e83619> {c494} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:2: VARREF 0x5649a0183d90 <e83620> {c494} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2: IF 0x56499ff1c390 <e57556> {c495}
    1:2:3:3:2:1: AND 0x56499ff1bf90 <e83625> {c495} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:1: VARREF 0x56499ff1c050 <e83622> {c495} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:1:2: NOT 0x56499ff1c170 <e83624> {c495} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:2:1: VARREF 0x56499ff1c230 <e83623> {c495} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2: ASSIGNDLY 0x56499ff1cb10 <e83628> {c496} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:1: CONST 0x56499ff1cbd0 <e83626> {c496} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2: VARREF 0x5649a0183ee0 <e83627> {c496} @dt=0x5649a0120dd0@(G/wu32/1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2: ASSIGNDLY 0x56499ff1cea0 <e83631> {c497} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:1: CONST 0x56499ff1cf60 <e83629> {c497} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2: VARREF 0x56499ffe42b0 <e83630> {c497} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2: IF 0x56499ff1e260 <e57583> {c499}
    1:2:3:3:2:1: AND 0x56499ff1e080 <e83634> {c499} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:1: VARREF 0x56499ff167c0 <e83632> {c499} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:1:2: VARREF 0x56499ff1e140 <e83633> {c499} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2: ASSIGNDLY 0x56499ff1e330 <e57584> {c500} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:1: CONST 0x56499ff1e3f0 <e30319> {c500} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:2:2:2: VARREF 0x5649a0184000 <e78894> {c500} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2: IF 0x56499ff1f000 <e57599> {c501}
    1:2:3:3:2:2:1: VARREF 0x5649a001c2d0 <e83635> {c501} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:2: ASSIGNDLY 0x56499ff1f0d0 <e83638> {c502} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x56499ff1f190 <e83636> {c502} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x56499ffe2e70 <e83637> {c502} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:2:2: ASSIGNDLY 0x56499ff1f420 <e83641> {c503} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x56499ff1f4e0 <e83639> {c503} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x56499ffe2c30 <e83640> {c503} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3: IF 0x56499ff1fa10 <e57606> {c504}
    1:2:3:3:2:2:3:1: VARREF 0x5649a001bc70 <e83642> {c504} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff1fe50 <e83645> {c505} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff1ff10 <e83643> {c505} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x56499ffe1400 <e83644> {c505} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff201a0 <e83648> {c506} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff20260 <e83646> {c506} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x56499ffdf960 <e83647> {c506} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff204f0 <e83651> {c507} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff205b0 <e83649> {c507} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x5649a0184150 <e83650> {c507} @dt=0x5649a0120dd0@(G/wu32/1)  write [LV] => VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff20840 <e83654> {c508} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff20900 <e83652> {c508} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:2:2: VARREF 0x5649a0184270 <e83653> {c508} @dt=0x5649a0120dd0@(G/wu32/1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3: IF 0x56499ff216e0 <e57625> {c512}
    1:2:3:3:1: AND 0x56499ff21320 <e83671> {c512} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:1: VARREF 0x56499ff213e0 <e83668> {c512} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3:3:1:2: NOT 0x56499ff21500 <e83670> {c512} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x56499ff215c0 <e83669> {c512} @dt=0x5649a0120dd0@(G/wu32/1)  waitrequest [RV] <- VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3:3:2: IF 0x56499ff22a90 <e57640> {c513}
    1:2:3:3:2:1: AND 0x5649a0179210 <e83725> {c513} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:1: CONST 0x5649a014a230 <e83721> {c513} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:1:2: AND 0x56499ff22610 <e83722> {c513} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:2:1: NOT 0x56499ff226d0 <e83673> {c513} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:2:1:1: VARREF 0x56499ff22790 <e83672> {c513} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:3:2:1:2:2: NOT 0x56499ff228b0 <e83675> {c513} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1:2:2:1: VARREF 0x56499ff22970 <e83674> {c513} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:2: ASSIGNDLY 0x56499ff23290 <e57646> {c514} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:1: VARREF 0x56499ff23350 <e30350> {c514} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:2:2: VARREF 0x5649a0184390 <e78912> {c514} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2: IF 0x56499ff23fd0 <e57661> {c515}
    1:2:3:3:2:2:1: VARREF 0x5649a001c3f0 <e83677> {c515} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:2: ASSIGNDLY 0x56499ff240d0 <e83680> {c516} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x56499ff24190 <e83678> {c516} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x56499ffd4bf0 <e83679> {c516} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3: IF 0x56499ff24720 <e57667> {c517}
    1:2:3:3:2:2:3:1: VARREF 0x5649a001bdc0 <e83681> {c517} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff24b90 <e83684> {c518} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff24c50 <e83682> {c518} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x56499ffd3d30 <e83683> {c518} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff24f30 <e83687> {c519} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff24ff0 <e83685> {c519} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x5649a01844e0 <e83686> {c519} @dt=0x5649a0120dd0@(G/wu32/1)  write [LV] => VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x56499ff252c0 <e83690> {c520} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x56499ff25380 <e83688> {c520} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:2:2: VARREF 0x5649a0184600 <e83689> {c520} @dt=0x5649a0120dd0@(G/wu32/1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:3: ASSIGNDLY 0x56499ff25650 <e83693> {c522} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:3:1: CONST 0x56499ff25710 <e83691> {c522} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:3:2: VARREF 0x56499ffd2e90 <e83692> {c522} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:2:3:3: ASSIGNDLY 0x56499ff25a10 <e83696> {c523} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:3:3:1: VARREF 0x56499ff25ad0 <e83694> {c523} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:2:3:3:2: VARREF 0x5649a0184720 <e83695> {c523} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:3: IF 0x56499ff26280 <e57682> {c526}
    1:2:3:3:2:3:1: AND 0x56499ff25ec0 <e83700> {c526} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:3:1:1: VARREF 0x56499ff25f80 <e83697> {c526} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:3:2:3:1:2: NOT 0x56499ff260a0 <e83699> {c526} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:3:1:2:1: VARREF 0x56499ff26160 <e83698> {c526} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:3:2: ASSIGNDLY 0x56499ff26350 <e57683> {c527} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:2:1: VARREF 0x56499ff26410 <e30375> {c527} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:3:2:2: VARREF 0x5649a0184870 <e78936> {c527} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [LV] => VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:3:3:2:3:2: ASSIGNDLY 0x56499ff26680 <e83703> {c528} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:3:2:1: CONST 0x56499ff26740 <e83701> {c528} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:3:2:2: VARREF 0x56499ffd0180 <e83702> {c528} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:3:2: ASSIGNDLY 0x56499ff26a00 <e83706> {c529} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:3:2:1: VARREF 0x56499ff26ac0 <e83704> {c529} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:3:2:2: VARREF 0x5649a01849c0 <e83705> {c529} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:3:2: ASSIGNDLY 0x56499ff26d30 <e83709> {c530} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:3:2:1: CONST 0x56499ff26df0 <e83707> {c530} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:2:3:2:2: VARREF 0x5649a0184b10 <e83708> {c530} @dt=0x5649a0120dd0@(G/wu32/1)  read [LV] => VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:3:2: ASSIGNDLY 0x56499ff27080 <e83712> {c531} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:3:2:1: CONST 0x56499ff27140 <e83710> {c531} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:3:2:2: VARREF 0x56499ffcd690 <e83711> {c531} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3: ASSIGNPOST 0x56499f8b1010 <e83728> {c489} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499fffd480 <e83726> {c489} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499ff34050 <e82882> {c24} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:2: VARREF 0x56499fffdff0 <e83727> {c489} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: ASSIGNPOST 0x56499fffd150 <e83731> {c490} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499fffec50 <e83729> {c490} @dt=0x5649a0120dd0@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499febaa00 <e82884> {c475} @dt=0x56499f78d110@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:2: VARREF 0x56499fffd8a0 <e83730> {c490} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: ASSIGNW 0x56499fd230b0 <e76583> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: OR 0x5649a01cacc0 <e91903> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: AND 0x5649a011e970 <e98252#> {c271} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x5649a01f8820 <e98260#> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x5649a01f85b0 <e98251#> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x5649a01ca670 <e98248#> {c271} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:1:1:2:1:1: AND 0x5649a0120ab0 <e91859> {c271} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1:1: CONST 0x5649a01793b0 <e83745> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:2: SHIFTR 0x5649a01ca4d0 <e91852> {c271} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1:2:1: VARREF 0x5649a0019990 <e91843> {c68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:2:2: CONST 0x5649a001a380 <e91844> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x5649a01ca8d0 <e98249#> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:1:2: AND 0x5649a011eba0 <e91900> {c68} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x5649a011ea30 <e83773> {c68} @dt=0x56499f7b4bf0@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x5649a0019ed0 <e98268#> {c68} @dt=0x5649a01792d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x56499fd23a50 <e30075> {c271} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x5649a01477e0 <e82581> {l23}  _settle__TOP__4 [SLOW] [STATICU]
    1:2:2: VAR 0x5649a01c0a30 <e90856> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp1 STMTTEMP
    1:2:2: VAR 0x5649a01c0eb0 <e90873> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3: ASSIGNW 0x5649a0084c60 <e76588> {l23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: ARRAYSEL 0x5649a0084d20 <e32232> {l23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x5649a0084de0 <e22200> {l23} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: CONST 0x5649a0084f00 <e83778> {l23} @dt=0x56499fd14610@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x5649a0085070 <e32233> {l23} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [LV] => VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5649a007f730 <e76591> {c170} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: VARREF 0x5649a007f7f0 <e29929> {c170} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x5649a007f910 <e29930> {c170} @dt=0x56499f7b4bf0@(G/w32)  writedata [LV] => VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5649a0083170 <e83782> {c473} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499fd18c20 <e83795> {c473} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5649a0156090 <e83791> {c473} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x5649a0083230 <e83792> {c473} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a00832f0 <e83779> {c473} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3:2: VARREF 0x5649a0083440 <e83781> {c473} @dt=0x5649a0120dd0@(G/wu32/1)  active [LV] => VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5649a00f38c0 <e76595> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a00f3980 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x5649a00f3a40 <e83796> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x5649a00f3ba0 <e32100> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:1:3: VARREF 0x5649a00f3cf0 <e32101> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x5649a00f3e40 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: COMMENT 0x5649a014ae50 <e77527> {j15}  ALWAYS
    1:2:3: ASSIGN 0x5649a00cb870 <e83850> {j20} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: COND 0x5649a00cb930 <e83848> {c338} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: AND 0x5649a01f8d40 <e98302#> {j16} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:1: CONST 0x5649a01f8ab0 <e98294#> {j16} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:1:2: VARREF 0x5649a00cbac0 <e98295#> {j16} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2: COND 0x5649a00cbf80 <e83816> {c338} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: AND 0x56499fd18f30 <e83815> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x56499fd18ce0 <e83811> {j16} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2:1:2: VARREF 0x5649a00cc110 <e98275#> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2:2: CONST 0x5649a00cc5d0 <e83801> {c338} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x5649a00cc780 <e83802> {c337} @dt=0x5649a01874c0@(G/wu32/5)  5'h1f
    1:2:3:1:3: COND 0x5649a00cc930 <e83834> {j18} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:3:1: AND 0x5649a0146120 <e83833> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x5649a0145ed0 <e83829> {j16} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:1:2: VARREF 0x5649a00ccac0 <e98282#> {j16} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:3:2: VARREF 0x5649a00ccf80 <e83819> {j18} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3:1:3:3: VARREF 0x5649a00cd0d0 <e83820> {j17} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x5649a00cd220 <e83849> {j20} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: ASSIGNW 0x5649a0082410 <e76599> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: OR 0x5649a01cba50 <e92020> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: AND 0x5649a0176980 <e98319#> {c271} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x5649a01f9150 <e98327#> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x5649a01f8ee0 <e98318#> {c271} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x5649a01cb400 <e98315#> {c271} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:1:1:2:1:1: AND 0x5649a011e470 <e91976> {c271} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1:1: CONST 0x5649a011e220 <e83861> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:2: SHIFTR 0x5649a01cb260 <e91969> {c271} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1:2:1: VARREF 0x5649a0082650 <e91960> {c68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:2:2: CONST 0x5649a00827a0 <e91961> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x5649a01cb660 <e98316#> {c271} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:1:2: AND 0x5649a017b500 <e92017> {c68} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x5649a0176a40 <e83889> {c68} @dt=0x56499f7b4bf0@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x5649a0082bf0 <e98335#> {c68} @dt=0x5649a01792d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x5649a0083020 <e30075> {c271} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: ASSIGNW 0x5649a0083c80 <e76601> {l19} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: ARRAYSEL 0x5649a0083d40 <e32219> {l19} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x5649a0083e00 <e22146> {l19} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x5649a017b810 <e83908> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x5649a017b5c0 <e83904> {c60} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x5649a01cbb10 <e92035> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x5649a0083f20 <e92026> {c60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x5649a0084070 <e92027> {c60} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x5649a0084350 <e32220> {l19} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x5649a0084470 <e76603> {l20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: ARRAYSEL 0x5649a0084530 <e32223> {l20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x5649a00845f0 <e22170> {l20} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x5649a0177e90 <e83923> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x5649a0177c40 <e83919> {c63} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x5649a01cbcb0 <e92051> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x5649a0084710 <e92042> {c63} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x5649a0084860 <e92043> {c63} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x5649a0084b40 <e32224> {l20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: COMMENT 0x5649a014af30 <e77535> {c477}  ALWAYS
    1:2:3: ASSIGN 0x5649a0083620 <e77537> {c482} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a00836e0 <e43922> {c482} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x5649a00837a0 <e83924> {c478} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:1:2: VARREF 0x5649a00838f0 <e66787> {c482} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x5649a0083a40 <e66930> {c479} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x5649a0083b60 <e30280> {c482} @dt=0x56499f7b4bf0@(G/w32)  address [LV] => VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x5649a014b010 <e77543> {h34}  ALWAYS
    1:2:3: ASSIGN 0x5649a00f6990 <e83962> {h37} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1: COND 0x5649a00f6a50 <e83960> {h37} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:1: AND 0x5649a00f6b10 <e83933> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a00f6bd0 <e83931> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5649a00f6c90 <e83927> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5649a00f6d50 <e83925> {h36} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x5649a00f6f00 <e83926> {h36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x5649a00f7050 <e83930> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x5649a00f7110 <e83928> {h36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x5649a00f7260 <e83929> {h36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5649a00f73c0 <e83932> {h36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x5649a00f7520 <e83937> {h37} @dt=0x5649a0177f50@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x5649a00f76d0 <e83959> {h39} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:1: AND 0x5649a00f7790 <e83940> {h38} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:1:1: VARREF 0x5649a00f7850 <e83938> {h38} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: VARREF 0x5649a00f79a0 <e83939> {h38} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x5649a00f7b00 <e83941> {h39} @dt=0x5649a0177f50@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x5649a00f7cb0 <e83958> {h41} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x5649a00f7d70 <e83950> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x5649a00f7e30 <e83948> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x5649a00f7ef0 <e83944> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x5649a00f7fb0 <e83942> {h40} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: VARREF 0x5649a00f8160 <e83943> {h40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x5649a00f82b0 <e83947> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: VARREF 0x5649a00f8370 <e83945> {h40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2:2: VARREF 0x5649a00f84c0 <e83946> {h40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: VARREF 0x5649a00f8620 <e83949> {h40} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x5649a00f8780 <e83951> {h41} @dt=0x5649a0177f50@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x5649a00f8930 <e83957> {h43} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x5649a00f89f0 <e83954> {h42} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: VARREF 0x5649a00f8ab0 <e83952> {h42} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: VARREF 0x5649a00f8c00 <e83953> {h42} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x5649a00f8d60 <e83955> {h43} @dt=0x5649a0177f50@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x5649a00f8f10 <e83956> {h45} @dt=0x5649a0177f50@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x5649a00f90c0 <e83961> {h37} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x5649a014b0f0 <e77551> {h34}  ALWAYS
    1:2:3: ASSIGN 0x5649a00f4050 <e83997> {h49} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1: COND 0x5649a00f4110 <e83995> {h49} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:1: AND 0x5649a00f41d0 <e83971> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a00f4290 <e83969> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5649a00f4350 <e83965> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5649a00f4410 <e83963> {h48} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x5649a00f45c0 <e83964> {h48} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x5649a00f4710 <e83968> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x5649a00f47d0 <e83966> {h48} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x5649a00f4920 <e83967> {h48} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5649a00f4a80 <e83970> {h48} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x5649a00f4be0 <e83972> {h49} @dt=0x5649a0177f50@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x5649a00f4d90 <e83994> {h51} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:1: AND 0x5649a00f4e50 <e83975> {h50} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:1:1: VARREF 0x5649a00f4f10 <e83973> {h50} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: VARREF 0x5649a00f5060 <e83974> {h50} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x5649a00f51c0 <e83976> {h51} @dt=0x5649a0177f50@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x5649a00f5370 <e83993> {h53} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x5649a00f5430 <e83985> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x5649a00f54f0 <e83983> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x5649a00f55b0 <e83979> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x5649a00f5670 <e83977> {h52} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: VARREF 0x5649a00f5820 <e83978> {h52} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x5649a00f5970 <e83982> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: VARREF 0x5649a00f5a30 <e83980> {h52} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2:2: VARREF 0x5649a00f5b80 <e83981> {h52} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: VARREF 0x5649a00f5ce0 <e83984> {h52} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x5649a00f5e40 <e83986> {h53} @dt=0x5649a0177f50@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x5649a00f5ff0 <e83992> {h55} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x5649a00f60b0 <e83989> {h54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: VARREF 0x5649a00f6170 <e83987> {h54} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: VARREF 0x5649a00f62c0 <e83988> {h54} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x5649a00f6420 <e83990> {h55} @dt=0x5649a0177f50@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x5649a00f65d0 <e83991> {h57} @dt=0x5649a0177f50@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x5649a00f6780 <e83996> {h49} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x5649a014b1d0 <e77559> {f23}  ALWAYS
    1:2:3: ASSIGN 0x5649a0086660 <e84001> {f24} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1: AND 0x5649a0155850 <e84014> {f24} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:1: CONST 0x5649a0155600 <e84010> {f24} @dt=0x56499f7b4bf0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x5649a01cbe50 <e92067> {f24} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x5649a00867f0 <e92058> {f24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x5649a0086940 <e92059> {f24} @dt=0x56499fd14610@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x5649a0086c20 <e84000> {f24} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x5649a0086d80 <e84018> {f25} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: AND 0x5649a0178030 <e84031> {f25} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: CONST 0x5649a0155910 <e84027> {f25} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2: SHIFTR 0x5649a01cbff0 <e92083> {f25} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x5649a0086f10 <e92074> {f25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x5649a0087060 <e92075> {f25} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x5649a0087340 <e84017> {f25} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: ASSIGN 0x5649a00874a0 <e84035> {f26} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1: AND 0x5649a017c9b0 <e84048> {f26} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:1: CONST 0x5649a017c760 <e84044> {f26} @dt=0x56499f7b4bf0@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x5649a0087630 <e98342#> {f26} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x5649a0087a60 <e84034> {f26} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x5649a0087bc0 <e51128> {f27}
    1:2:3:1: AND 0x5649a01fe600 <e98864#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a01fe370 <e98856#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x5649a0087d60 <e98857#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2: IF 0x5649a00881a0 <e51091> {f27}
    1:2:3:2:1: AND 0x5649a01fab60 <e98486#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a01fa8d0 <e98478#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x5649a0088340 <e98479#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:2: ASSIGN 0x5649a0088780 <e84055> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a0088840 <e84053> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a00889b0 <e84054> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a0088b10 <e84058> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a0088bd0 <e84056> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a0088d40 <e84057> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a0088ea0 <e84061> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a0088f60 <e84059> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a00890d0 <e84060> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a0089220 <e84064> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x5649a00892e0 <e84062> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x5649a0089450 <e84063> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a00895a0 <e84067> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x5649a0089660 <e84065> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x5649a00897d0 <e84066> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a0089930 <e84070> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a00899f0 <e84068> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a0089b60 <e84069> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a0089cb0 <e84073> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a0089d70 <e84071> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a0089ee0 <e84072> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a008a040 <e84076> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a008a100 <e84074> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a008a270 <e84075> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a008a3d0 <e84079> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x5649a008a490 <e84077> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x5649a008a600 <e84078> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a008a750 <e84082> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a008a810 <e84080> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a008a980 <e84081> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a008aaa0 <e84085> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a008ab60 <e84083> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a008acd0 <e84084> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:2: ASSIGN 0x5649a008ae20 <e84088> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5649a008aee0 <e84086> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5649a008b050 <e84087> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3: IF 0x5649a008b1a0 <e51058> {f27}
    1:2:3:2:3:1: AND 0x5649a01fa730 <e98464#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:1: CONST 0x5649a01fa4a0 <e98456#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:3:1:2: VARREF 0x5649a008b340 <e98457#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2: IF 0x5649a008b780 <e51025> {f27}
    1:2:3:2:3:2:1: AND 0x5649a01f9aa0 <e98391#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:2:1:1: CONST 0x5649a01f9810 <e98383#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:2:1:2: VARREF 0x5649a008b920 <e98384#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008bd60 <e84095> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008be20 <e84093> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008bf90 <e84094> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008c0f0 <e84098> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008c1b0 <e84096> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008c320 <e84097> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008c480 <e84101> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008c540 <e84099> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008c6b0 <e84100> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008c800 <e84104> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x5649a008c8c0 <e84102> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008ca30 <e84103> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008cb80 <e84107> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x5649a008cc40 <e84105> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008cdb0 <e84106> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008cf10 <e84110> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008cfd0 <e84108> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008d140 <e84109> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008d290 <e84113> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008d350 <e84111> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008d4c0 <e84112> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008d620 <e84116> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008d6e0 <e84114> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008d850 <e84115> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008d9b0 <e84119> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x5649a008da70 <e84117> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008dbe0 <e84118> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008dd30 <e84122> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008ddf0 <e84120> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008df60 <e84121> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008e080 <e84125> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008e140 <e84123> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008e2b0 <e84124> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5649a008e400 <e84128> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5649a008e4c0 <e84126> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5649a008e630 <e84127> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3: IF 0x5649a008e780 <e50992> {f27}
    1:2:3:2:3:2:3:1: AND 0x5649a01f9670 <e98369#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:2:3:1:1: CONST 0x5649a01f93e0 <e98361#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:2:3:1:2: VARREF 0x5649a008e920 <e98362#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2: IF 0x5649a008ed60 <e50959> {f27}
    1:2:3:2:3:2:3:2:1: AND 0x56499fd148b0 <e84217> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x5649a017ca70 <e84213> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: VARREF 0x5649a0066830 <e98349#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0066c70 <e84135> {f302} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0066d30 <e84133> {f302} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0066ea0 <e84134> {f302} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0067000 <e84138> {f303} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a00670c0 <e84136> {f303} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0067230 <e84137> {f303} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0067390 <e84141> {f304} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0067450 <e84139> {f304} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a00675c0 <e84140> {f304} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0067710 <e84144> {f305} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a00677d0 <e84142> {f305} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0067940 <e84143> {f305} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0067a90 <e84147> {f306} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0067b50 <e84145> {f306} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0067cc0 <e84146> {f306} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0067e20 <e84150> {f307} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0067ee0 <e84148> {f307} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0068050 <e84149> {f307} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a00681a0 <e84153> {f308} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0068260 <e84151> {f308} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a00683d0 <e84152> {f308} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0068530 <e84156> {f309} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a00685f0 <e84154> {f308} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0068760 <e84155> {f309} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a00688c0 <e84159> {f310} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0068980 <e84157> {f310} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0068af0 <e84158> {f310} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0068c40 <e84162> {f311} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0068d00 <e84160> {f311} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0068e70 <e84161> {f311} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0068f90 <e84165> {f312} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a0069050 <e84163> {f312} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a00691c0 <e84164> {f312} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5649a0069310 <e84168> {f313} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5649a00693d0 <e84166> {f313} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5649a0069540 <e84167> {f313} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a0069690 <e84171> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a0069750 <e84169> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a00698c0 <e84170> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a0069a20 <e84174> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a0069ae0 <e84172> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a0069c50 <e84173> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a0069db0 <e84177> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a0069e70 <e84175> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a0069fe0 <e84176> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006a130 <e84180> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006a1f0 <e84178> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006a360 <e84179> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006a4b0 <e84183> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006a570 <e84181> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006a6e0 <e84182> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006a840 <e84186> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006a900 <e84184> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006aa70 <e84185> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006abc0 <e84189> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006ac80 <e84187> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006adf0 <e84188> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006af50 <e84192> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006b010 <e84190> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006b180 <e84191> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006b2e0 <e84195> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006b3a0 <e84193> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006b510 <e84194> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006b660 <e84198> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006b720 <e84196> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006b890 <e84197> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006b9b0 <e84201> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006ba70 <e84199> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006bbe0 <e84200> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5649a006bd30 <e84204> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5649a006bdf0 <e84202> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5649a006bf60 <e84203> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006c0b0 <e84220> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006c170 <e84218> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006c2e0 <e84219> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006c440 <e84223> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006c500 <e84221> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006c670 <e84222> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006c7d0 <e84226> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006c890 <e84224> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006ca00 <e84225> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006cb50 <e84229> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006cc10 <e84227> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006cd80 <e84228> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006ced0 <e84232> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006cf90 <e84230> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006d100 <e84231> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006d260 <e84235> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006d320 <e84233> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006d490 <e84234> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006d5e0 <e84238> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006d6a0 <e84236> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006d810 <e84237> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006d970 <e84241> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006da30 <e84239> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006dba0 <e84240> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006dd00 <e84244> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006ddc0 <e84242> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006df30 <e84243> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006e080 <e84247> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006e140 <e84245> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006e2b0 <e84246> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006e3d0 <e84250> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006e490 <e84248> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006e600 <e84249> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5649a006e750 <e84253> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5649a006e810 <e84251> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5649a006e980 <e84252> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3: IF 0x5649a006ead0 <e50926> {f27}
    1:2:3:2:3:3:1: AND 0x5649a01fa300 <e98442#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:3:1:1: CONST 0x5649a01fa070 <e98434#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:3:1:2: VARREF 0x5649a006ec70 <e98435#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a006f130 <e84284> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a006f1f0 <e84282> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a006f3a0 <e84283> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a006f500 <e84287> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a006f5c0 <e84285> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a006f770 <e84286> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a006f8d0 <e84290> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a006f990 <e84288> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a006fb40 <e84289> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a006fc90 <e84293> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:2:1: CONST 0x5649a006fd50 <e84291> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a006ff00 <e84292> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0070050 <e84296> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:2:1: CONST 0x5649a0070110 <e84294> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a00702c0 <e84295> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0070420 <e84299> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a00704e0 <e84297> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a0070690 <e84298> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a00707e0 <e84302> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a00708a0 <e84300> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a0070a50 <e84301> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0070bb0 <e84305> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a0070c70 <e84303> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a0070e20 <e84304> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0070f80 <e84308> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:2:1: CONST 0x5649a0071040 <e84306> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a00711f0 <e84307> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0071340 <e84311> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a0071400 <e84309> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a00715b0 <e84310> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0071720 <e84314> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a00717e0 <e84312> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a0071990 <e84313> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5649a0071ae0 <e84317> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5649a0071ba0 <e84315> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5649a0071d50 <e84316> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3: IF 0x5649a0071ea0 <e50893> {f27}
    1:2:3:2:3:3:3:1: AND 0x5649a01f9ed0 <e98420#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:3:3:1:1: CONST 0x5649a01f9c40 <e98412#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:3:3:1:2: VARREF 0x5649a0072040 <e98413#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2: IF 0x5649a0072500 <e50860> {f27}
    1:2:3:2:3:3:3:2:1: AND 0x5649a017b1f0 <e84400> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:1: CONST 0x5649a017afa0 <e84396> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:1:2: VARREF 0x5649a00726a0 <e98400#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0072b60 <e84324> {f284} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0072c20 <e84322> {f284} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0072dd0 <e84323> {f284} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0072f30 <e84327> {f285} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0072ff0 <e84325> {f285} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a00731a0 <e84326> {f285} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0073300 <e84330> {f286} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a00733c0 <e84328> {f286} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0073570 <e84329> {f286} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a00736c0 <e84333> {f287} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0073780 <e84331> {f287} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0073930 <e84332> {f287} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0073a80 <e84336> {f288} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0073b40 <e84334> {f288} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0073cf0 <e84335> {f288} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0073e50 <e84339> {f289} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0073f10 <e84337> {f289} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a00740c0 <e84338> {f289} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0074210 <e84342> {f290} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a00742d0 <e84340> {f290} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0074480 <e84341> {f290} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a00745e0 <e84345> {f291} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a00746a0 <e84343> {f290} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0074850 <e84344> {f291} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a00749b0 <e84348> {f292} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0074a70 <e84346> {f292} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0074c20 <e84347> {f292} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5649a0074d70 <e84351> {f293} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5649a0074e30 <e84349> {f293} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5649a0074fe0 <e84350> {f293} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0075150 <e84354> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0075210 <e84352> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a00753c0 <e84353> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0075520 <e84357> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a00755e0 <e84355> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0075790 <e84356> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a00758f0 <e84360> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a00759b0 <e84358> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0075b60 <e84359> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0075cb0 <e84363> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0075d70 <e84361> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0075f20 <e84362> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0076070 <e84366> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0076130 <e84364> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a00762e0 <e84365> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0076440 <e84369> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0076500 <e84367> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a00766b0 <e84368> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0076800 <e84372> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a00768c0 <e84370> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0076a70 <e84371> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0076bd0 <e84375> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0076c90 <e84373> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0076e40 <e84374> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0076fa0 <e84378> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0077060 <e84376> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0077210 <e84377> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0077360 <e84381> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0077420 <e84379> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a00775d0 <e84380> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0077740 <e84384> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0077800 <e84382> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a00779b0 <e84383> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x5649a0077b00 <e84387> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5649a0077bc0 <e84385> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x5649a0077d70 <e84386> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0077ec0 <e84403> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0077f80 <e84401> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0078130 <e84402> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0078290 <e84406> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0078350 <e84404> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0078500 <e84405> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0078660 <e84409> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0078720 <e84407> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a00788d0 <e84408> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0078a20 <e84412> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0078ae0 <e84410> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0078c90 <e84411> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0078de0 <e84415> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0078ea0 <e84413> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0079050 <e84414> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a00791b0 <e84418> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0079270 <e84416> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0079420 <e84417> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0079570 <e84421> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0079630 <e84419> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a00797e0 <e84420> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0079940 <e84424> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0079a00 <e84422> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0079bb0 <e84423> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a0079d10 <e84427> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a0079dd0 <e84425> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a0079f80 <e84426> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a007a0d0 <e84430> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a007a190 <e84428> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a007a340 <e84429> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a007a4b0 <e84433> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a007a570 <e84431> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a007a720 <e84432> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5649a007a870 <e84436> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5649a007a930 <e84434> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5649a007aae0 <e84435> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3: IF 0x5649a007ac30 <e50827> {f27}
    1:2:3:3:1: AND 0x5649a01fe1d0 <e98842#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a01fdf40 <e98834#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:1:2: VARREF 0x5649a007add0 <e98835#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x5649a007b290 <e84493> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007b350 <e84491> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a007b500 <e84492> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007b660 <e84496> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007b720 <e84494> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a007b8d0 <e84495> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007ba30 <e84499> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007baf0 <e84497> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a007bca0 <e84498> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007bdf0 <e84502> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x5649a007beb0 <e84500> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x5649a007c060 <e84501> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007c1b0 <e84505> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x5649a007c270 <e84503> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x5649a007c420 <e84504> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007c580 <e84508> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007c640 <e84506> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a007c7f0 <e84507> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007c940 <e84511> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007ca00 <e84509> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a007cbb0 <e84510> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007cd10 <e84514> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007cdd0 <e84512> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a007cf80 <e84513> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007d0e0 <e84517> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x5649a007d1a0 <e84515> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x5649a007d350 <e84516> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007d4a0 <e84520> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a007d560 <e84518> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a008efc0 <e84519> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a007d710 <e84523> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a008f0e0 <e84521> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a008f250 <e84522> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a008f370 <e84526> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a008f430 <e84524> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a008f5a0 <e84525> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3: IF 0x5649a008f6c0 <e50794> {f27}
    1:2:3:3:3:1: AND 0x5649a01fdda0 <e98820#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1: CONST 0x5649a01fdb10 <e98812#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:3:1:2: VARREF 0x5649a008f860 <e98813#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: IF 0x5649a008fc60 <e50761> {f27}
    1:2:3:3:3:2:1: AND 0x5649a01fb7f0 <e98580#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:2:1:1: CONST 0x5649a01fb560 <e98572#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:2:1:2: VARREF 0x5649a008fe00 <e98573#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2: IF 0x5649a0090200 <e50728> {f27}
    1:2:3:3:3:2:2:1: AND 0x5649a01faf90 <e98522#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:2:2:1:1: CONST 0x5649a01fad00 <e98514#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:2:2:1:2: VARREF 0x5649a00903a0 <e98515#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2: IF 0x5649a00907a0 <e50695> {f27}
    1:2:3:3:3:2:2:2:1: AND 0x5649a0145300 <e84619> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x5649a0145070 <e84615> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: VARREF 0x5649a0090940 <e98495#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0090d40 <e84537> {f265} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0090e00 <e84535> {f265} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0090f70 <e84536> {f265} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0091090 <e84540> {f266} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0091150 <e84538> {f266} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a00912c0 <e84539> {f266} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a00913e0 <e84543> {f267} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a00914a0 <e84541> {f267} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0091610 <e84542> {f267} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0091730 <e84546> {f268} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a00917f0 <e84544> {f268} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0091960 <e84545> {f268} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0091a80 <e84549> {f269} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0091b40 <e84547> {f269} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0091cb0 <e84548> {f269} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0091dd0 <e84552> {f270} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0091e90 <e84550> {f270} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0092000 <e84551> {f270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0092120 <e84555> {f271} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a00921e0 <e84553> {f271} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0092350 <e84554> {f271} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0092470 <e84558> {f272} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0092530 <e84556> {f271} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a00926a0 <e84557> {f272} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a00927c0 <e84561> {f273} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0092880 <e84559> {f273} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a00929f0 <e84560> {f273} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0092b10 <e84564> {f274} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0092bd0 <e84562> {f274} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0092d40 <e84563> {f274} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a0092e60 <e84567> {f275} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0092f20 <e84565> {f275} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a0093090 <e84566> {f275} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5649a00931b0 <e84570> {f276} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5649a0093270 <e84568> {f276} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5649a00933e0 <e84569> {f276} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0093500 <e84573> {f251} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a00935c0 <e84571> {f251} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0093730 <e84572> {f251} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0093850 <e84576> {f252} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0093910 <e84574> {f252} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0093a80 <e84575> {f252} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0093ba0 <e84579> {f253} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0093c60 <e84577> {f253} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0093dd0 <e84578> {f253} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0093ef0 <e84582> {f254} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0093fb0 <e84580> {f254} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0094120 <e84581> {f254} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0094240 <e84585> {f255} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0094300 <e84583> {f255} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0094470 <e84584> {f255} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0094590 <e84588> {f256} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0094650 <e84586> {f256} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a00947c0 <e84587> {f256} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a00948e0 <e84591> {f257} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a00949a0 <e84589> {f257} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0094b10 <e84590> {f257} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0094c30 <e84594> {f258} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0094cf0 <e84592> {f257} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0094e60 <e84593> {f258} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0094f80 <e84597> {f259} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0095040 <e84595> {f259} @dt=0x5649a017c460@(G/wu32/6)  6'h26
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a00951b0 <e84596> {f259} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a00952d0 <e84600> {f260} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0095390 <e84598> {f260} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0095500 <e84599> {f260} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0095620 <e84603> {f261} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a00956e0 <e84601> {f261} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0095850 <e84602> {f261} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5649a0095970 <e84606> {f262} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5649a0095a30 <e84604> {f262} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5649a0095ba0 <e84605> {f262} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3: IF 0x5649a0095cc0 <e50662> {f27}
    1:2:3:3:3:2:2:3:1: AND 0x5649a0145650 <e84706> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:2:3:1:1: CONST 0x5649a01453c0 <e84702> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:2:3:1:2: VARREF 0x5649a0095e60 <e98502#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0096260 <e84624> {f237} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0096320 <e84622> {f237} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0096490 <e84623> {f237} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a00965b0 <e84627> {f238} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0096670 <e84625> {f238} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a00967e0 <e84626> {f238} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0096900 <e84630> {f239} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a00969c0 <e84628> {f239} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0096b30 <e84629> {f239} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0096c50 <e84633> {f240} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0096d10 <e84631> {f240} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0096e80 <e84632> {f240} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0096fa0 <e84636> {f241} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0097060 <e84634> {f241} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a00971d0 <e84635> {f241} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a00972f0 <e84639> {f242} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a00973b0 <e84637> {f242} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0097520 <e84638> {f242} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0097640 <e84642> {f243} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0097700 <e84640> {f243} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0097870 <e84641> {f243} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0097990 <e84645> {f244} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0097a50 <e84643> {f243} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0097bc0 <e84644> {f244} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0097ce0 <e84648> {f245} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0097da0 <e84646> {f245} @dt=0x5649a017c460@(G/wu32/6)  6'h25
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0097f10 <e84647> {f245} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0098030 <e84651> {f246} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a00980f0 <e84649> {f246} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0098260 <e84650> {f246} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a0098380 <e84654> {f247} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0098440 <e84652> {f247} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a00985b0 <e84653> {f247} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x5649a00986d0 <e84657> {f248} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x5649a0098790 <e84655> {f248} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x5649a0098900 <e84656> {f248} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a0098a20 <e84660> {f223} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a0098ae0 <e84658> {f223} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a0098c50 <e84659> {f223} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a0098d70 <e84663> {f224} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a0098e30 <e84661> {f224} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a0098fa0 <e84662> {f224} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a00990c0 <e84666> {f225} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a0099180 <e84664> {f225} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a00992f0 <e84665> {f225} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a0099410 <e84669> {f226} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a00994d0 <e84667> {f226} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a0099640 <e84668> {f226} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a0099760 <e84672> {f227} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a0099820 <e84670> {f227} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a0099990 <e84671> {f227} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a0099ab0 <e84675> {f228} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a0099b70 <e84673> {f228} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a0099ce0 <e84674> {f228} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a0099e00 <e84678> {f229} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a0099ec0 <e84676> {f229} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a009a030 <e84677> {f229} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a009a150 <e84681> {f230} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a009a210 <e84679> {f229} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a009a380 <e84680> {f230} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a009a4a0 <e84684> {f231} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a009a560 <e84682> {f231} @dt=0x5649a017c460@(G/wu32/6)  6'h24
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a009a6d0 <e84683> {f231} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a009a7f0 <e84687> {f232} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a009a8b0 <e84685> {f232} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a009aa20 <e84686> {f232} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a009ab40 <e84690> {f233} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a009ac00 <e84688> {f233} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a009ad70 <e84689> {f233} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x5649a009ae90 <e84693> {f234} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x5649a009af50 <e84691> {f234} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x5649a009b0c0 <e84692> {f234} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3: IF 0x5649a009b1e0 <e50629> {f27}
    1:2:3:3:3:2:3:1: AND 0x5649a01fb3c0 <e98558#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:2:3:1:1: CONST 0x5649a01fb130 <e98550#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:2:3:1:2: VARREF 0x5649a009b380 <e98551#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2: IF 0x5649a009b780 <e50596> {f27}
    1:2:3:3:3:2:3:2:1: AND 0x5649a017ac50 <e84808> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:3:2:1:1: CONST 0x5649a017a9c0 <e84804> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:3:2:1:2: VARREF 0x5649a009b920 <e98531#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009bd20 <e84726> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009bde0 <e84724> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009bf50 <e84725> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009c070 <e84729> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009c130 <e84727> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009c2a0 <e84728> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009c3c0 <e84732> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009c480 <e84730> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009c5f0 <e84731> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009c710 <e84735> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009c7d0 <e84733> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009c940 <e84734> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009ca60 <e84738> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009cb20 <e84736> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009cc90 <e84737> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009cdb0 <e84741> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009ce70 <e84739> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009cfe0 <e84740> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009d100 <e84744> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009d1c0 <e84742> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009d330 <e84743> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009d450 <e84747> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009d510 <e84745> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009d680 <e84746> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009d7a0 <e84750> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009d860 <e84748> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009d9d0 <e84749> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009daf0 <e84753> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009dbb0 <e84751> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009dd20 <e84752> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009de40 <e84756> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009df00 <e84754> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009e070 <e84755> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x5649a009e190 <e84759> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x5649a009e250 <e84757> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x5649a009e3c0 <e84758> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009e4e0 <e84762> {f194} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009e5a0 <e84760> {f194} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009e710 <e84761> {f194} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009e830 <e84765> {f195} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009e8f0 <e84763> {f195} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009ea60 <e84764> {f195} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009eb80 <e84768> {f196} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009ec40 <e84766> {f196} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009edb0 <e84767> {f196} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009eed0 <e84771> {f197} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009ef90 <e84769> {f197} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009f100 <e84770> {f197} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009f220 <e84774> {f198} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009f2e0 <e84772> {f198} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009f450 <e84773> {f198} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009f570 <e84777> {f199} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009f630 <e84775> {f199} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009f7a0 <e84776> {f199} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009f8c0 <e84780> {f200} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009f980 <e84778> {f200} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009faf0 <e84779> {f200} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009fc10 <e84783> {f201} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a009fcd0 <e84781> {f200} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a009fe40 <e84782> {f201} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a009ff60 <e84786> {f202} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a00a0020 <e84784> {f202} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a00a0190 <e84785> {f202} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a00a02b0 <e84789> {f203} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a00a0370 <e84787> {f203} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a00a04e0 <e84788> {f203} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a00a0600 <e84792> {f204} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a00a06c0 <e84790> {f204} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a00a0830 <e84791> {f204} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x5649a00a0950 <e84795> {f205} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x5649a00a0a10 <e84793> {f205} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x5649a00a0b80 <e84794> {f205} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3: IF 0x5649a00a0ca0 <e50563> {f27}
    1:2:3:3:3:2:3:3:1: AND 0x5649a014db50 <e84895> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x5649a014d8c0 <e84891> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: VARREF 0x5649a00a0e40 <e98538#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a1240 <e84813> {f179} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a1300 <e84811> {f179} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a1470 <e84812> {f179} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a1590 <e84816> {f180} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a1650 <e84814> {f180} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a17c0 <e84815> {f180} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a18e0 <e84819> {f181} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a19a0 <e84817> {f181} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a1b10 <e84818> {f181} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a1c30 <e84822> {f182} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a1cf0 <e84820> {f182} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a1e60 <e84821> {f182} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a1f80 <e84825> {f183} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a2040 <e84823> {f183} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a21b0 <e84824> {f183} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a22d0 <e84828> {f184} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a2390 <e84826> {f184} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a2500 <e84827> {f184} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a2620 <e84831> {f185} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a26e0 <e84829> {f185} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a2850 <e84830> {f185} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a2970 <e84834> {f186} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a2a30 <e84832> {f185} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a2ba0 <e84833> {f186} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a2cc0 <e84837> {f187} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a2d80 <e84835> {f187} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a2ef0 <e84836> {f187} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a3010 <e84840> {f188} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a30d0 <e84838> {f188} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a3240 <e84839> {f188} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a3360 <e84843> {f189} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a3420 <e84841> {f189} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a3590 <e84842> {f189} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5649a00a36b0 <e84846> {f190} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5649a00a3770 <e84844> {f190} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5649a00a38e0 <e84845> {f190} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a3a00 <e84849> {f164} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a3ac0 <e84847> {f164} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a3c30 <e84848> {f164} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a3d50 <e84852> {f165} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a3e10 <e84850> {f165} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a3f80 <e84851> {f165} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a40a0 <e84855> {f166} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a4160 <e84853> {f166} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a42d0 <e84854> {f166} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a43f0 <e84858> {f167} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a44b0 <e84856> {f167} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a4620 <e84857> {f167} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a4740 <e84861> {f168} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a4800 <e84859> {f168} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a4970 <e84860> {f168} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a4a90 <e84864> {f169} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a4b50 <e84862> {f169} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a4cc0 <e84863> {f169} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a4de0 <e84867> {f170} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a4ea0 <e84865> {f170} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a5010 <e84866> {f170} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a5130 <e84870> {f171} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a51f0 <e84868> {f170} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a5360 <e84869> {f171} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a5480 <e84873> {f172} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a5540 <e84871> {f172} @dt=0x5649a017c460@(G/wu32/6)  6'h20
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a56b0 <e84872> {f172} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a57d0 <e84876> {f173} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a5890 <e84874> {f173} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a5a00 <e84875> {f173} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a5b20 <e84879> {f174} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a5be0 <e84877> {f174} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a5d50 <e84878> {f174} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5649a00a5e70 <e84882> {f175} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5649a00a5f30 <e84880> {f175} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5649a00a60a0 <e84881> {f175} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3: IF 0x5649a00a61c0 <e50530> {f27}
    1:2:3:3:3:3:1: AND 0x5649a01fd970 <e98798#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x5649a01fd6e0 <e98790#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:3:1:2: VARREF 0x5649a00a6360 <e98791#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2: IF 0x5649a00a6760 <e50497> {f27}
    1:2:3:3:3:3:2:1: AND 0x5649a01fbc20 <e98616#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:1: CONST 0x5649a01fb990 <e98608#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:3:2:1:2: VARREF 0x5649a00a6900 <e98609#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2: IF 0x5649a00a6d00 <e50464> {f27}
    1:2:3:3:3:3:2:2:1: AND 0x5649a014d3a0 <e85012> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x5649a014d110 <e85008> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: VARREF 0x5649a00a6ea0 <e98589#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a72a0 <e84930> {f149} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a7360 <e84928> {f149} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a74d0 <e84929> {f149} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a75f0 <e84933> {f150} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a76b0 <e84931> {f150} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a7820 <e84932> {f150} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a7940 <e84936> {f151} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a7a00 <e84934> {f151} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a7b70 <e84935> {f151} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a7c90 <e84939> {f152} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a7d50 <e84937> {f152} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a7ec0 <e84938> {f152} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a7fe0 <e84942> {f153} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a80a0 <e84940> {f153} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a8210 <e84941> {f153} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a8330 <e84945> {f154} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a83f0 <e84943> {f154} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a8560 <e84944> {f154} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a8680 <e84948> {f155} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a8740 <e84946> {f155} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a88b0 <e84947> {f155} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a89d0 <e84951> {f156} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a8a90 <e84949> {f155} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a8c00 <e84950> {f156} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a8d20 <e84954> {f157} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a8de0 <e84952> {f157} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a8f50 <e84953> {f157} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a9070 <e84957> {f158} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a9130 <e84955> {f158} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a92a0 <e84956> {f158} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a93c0 <e84960> {f159} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a9480 <e84958> {f159} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a95f0 <e84959> {f159} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5649a00a9710 <e84963> {f160} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5649a00a97d0 <e84961> {f160} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5649a00a9940 <e84962> {f160} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00a9a60 <e84966> {f135} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00a9b20 <e84964> {f135} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00a9c90 <e84965> {f135} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00a9db0 <e84969> {f136} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00a9e70 <e84967> {f136} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00a9fe0 <e84968> {f136} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00aa100 <e84972> {f137} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00aa1c0 <e84970> {f137} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00aa330 <e84971> {f137} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00aa450 <e84975> {f138} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00aa510 <e84973> {f138} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00aa680 <e84974> {f138} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00aa7a0 <e84978> {f139} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00aa860 <e84976> {f139} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00aa9d0 <e84977> {f139} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00aaaf0 <e84981> {f140} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00aabb0 <e84979> {f140} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00aad20 <e84980> {f140} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00aae40 <e84984> {f141} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00aaf00 <e84982> {f141} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00ab070 <e84983> {f141} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00ab190 <e84987> {f142} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00ab250 <e84985> {f141} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00ab3c0 <e84986> {f142} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00ab4e0 <e84990> {f143} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00ab5a0 <e84988> {f143} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00ab710 <e84989> {f143} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00ab830 <e84993> {f144} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00ab8f0 <e84991> {f144} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00aba60 <e84992> {f144} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00abb80 <e84996> {f145} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00abc40 <e84994> {f145} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00abdb0 <e84995> {f145} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5649a00abed0 <e84999> {f146} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5649a00abf90 <e84997> {f146} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5649a00ac100 <e84998> {f146} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3: IF 0x5649a00ac220 <e50431> {f27}
    1:2:3:3:3:3:2:3:1: AND 0x5649a01398b0 <e85099> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x5649a014d460 <e85095> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: VARREF 0x5649a00ac3c0 <e98596#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ac7c0 <e85017> {f119} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ac880 <e85015> {f119} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ac9f0 <e85016> {f119} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00acb10 <e85020> {f120} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00acbd0 <e85018> {f120} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00acd40 <e85019> {f120} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ace60 <e85023> {f121} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00acf20 <e85021> {f121} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ad090 <e85022> {f121} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ad1b0 <e85026> {f122} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ad270 <e85024> {f122} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ad3e0 <e85025> {f122} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ad500 <e85029> {f123} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ad5c0 <e85027> {f123} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ad730 <e85028> {f123} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ad850 <e85032> {f124} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ad910 <e85030> {f124} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ada80 <e85031> {f124} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00adba0 <e85035> {f125} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00adc60 <e85033> {f125} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00addd0 <e85034> {f125} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00adef0 <e85038> {f126} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00adfb0 <e85036> {f125} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ae120 <e85037> {f126} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ae240 <e85041> {f127} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ae300 <e85039> {f127} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ae470 <e85040> {f127} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ae590 <e85044> {f128} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ae650 <e85042> {f128} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00ae7c0 <e85043> {f128} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00ae8e0 <e85047> {f129} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00ae9a0 <e85045> {f129} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00aeb10 <e85046> {f129} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5649a00aec30 <e85050> {f130} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5649a00aecf0 <e85048> {f130} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5649a00aee60 <e85049> {f130} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00aef80 <e85053> {f104} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00af040 <e85051> {f104} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00af1b0 <e85052> {f104} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00af2d0 <e85056> {f105} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00af390 <e85054> {f105} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00af500 <e85055> {f105} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00af620 <e85059> {f106} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00af6e0 <e85057> {f106} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00af850 <e85058> {f106} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00af970 <e85062> {f107} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00afa30 <e85060> {f107} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00afba0 <e85061> {f107} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00afcc0 <e85065> {f108} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00afd80 <e85063> {f108} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00afef0 <e85064> {f108} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b0010 <e85068> {f109} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b00d0 <e85066> {f109} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b0240 <e85067> {f109} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b0360 <e85071> {f110} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b0420 <e85069> {f110} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b0590 <e85070> {f110} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b06b0 <e85074> {f111} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b0770 <e85072> {f110} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b08e0 <e85073> {f111} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b0a00 <e85077> {f112} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b0ac0 <e85075> {f112} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b0c30 <e85076> {f112} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b0d50 <e85080> {f113} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b0e10 <e85078> {f113} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b0f80 <e85079> {f113} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b10a0 <e85083> {f114} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b1160 <e85081> {f114} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b12d0 <e85082> {f114} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5649a00b13f0 <e85086> {f115} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5649a00b14b0 <e85084> {f115} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5649a00b1620 <e85085> {f115} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3: IF 0x5649a00b1740 <e50398> {f27}
    1:2:3:3:3:3:3:1: AND 0x5649a01fd540 <e98776#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x5649a01fd2b0 <e98768#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:3:3:1:2: VARREF 0x5649a00b18e0 <e98769#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2: IF 0x5649a00b1ce0 <e50365> {f27}
    1:2:3:3:3:3:3:2:1: AND 0x5649a01569c0 <e85201> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:2:1:1: CONST 0x5649a0156730 <e85197> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:2:1:2: VARREF 0x5649a00b1e80 <e98625#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b2280 <e85119> {f90} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b2340 <e85117> {f90} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b24b0 <e85118> {f90} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b25d0 <e85122> {f91} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b2690 <e85120> {f91} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b2800 <e85121> {f91} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b2920 <e85125> {f92} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b29e0 <e85123> {f92} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b2b50 <e85124> {f92} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b2c70 <e85128> {f93} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b2d30 <e85126> {f93} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b2ea0 <e85127> {f93} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b2fc0 <e85131> {f94} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b3080 <e85129> {f94} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b31f0 <e85130> {f94} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b3310 <e85134> {f95} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b33d0 <e85132> {f95} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b3540 <e85133> {f95} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b3660 <e85137> {f96} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b3720 <e85135> {f96} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b3890 <e85136> {f96} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b39b0 <e85140> {f97} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b3a70 <e85138> {f96} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b3be0 <e85139> {f97} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b3d00 <e85143> {f98} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b3dc0 <e85141> {f98} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b3f30 <e85142> {f98} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b4050 <e85146> {f99} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b4110 <e85144> {f99} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b4280 <e85145> {f99} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b43a0 <e85149> {f100} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b4460 <e85147> {f100} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b45d0 <e85148> {f100} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x5649a00b46f0 <e85152> {f101} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x5649a00b47b0 <e85150> {f101} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x5649a00b4920 <e85151> {f101} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b4a40 <e85155> {f76} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b4b00 <e85153> {f76} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b4c70 <e85154> {f76} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b4d90 <e85158> {f77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b4e50 <e85156> {f77} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b4fc0 <e85157> {f77} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b50e0 <e85161> {f78} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b51a0 <e85159> {f78} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b5310 <e85160> {f78} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b5430 <e85164> {f79} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b54f0 <e85162> {f79} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b5660 <e85163> {f79} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b5780 <e85167> {f80} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b5840 <e85165> {f80} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b59b0 <e85166> {f80} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b5ad0 <e85170> {f81} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b5b90 <e85168> {f81} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b5d00 <e85169> {f81} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b5e20 <e85173> {f82} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b5ee0 <e85171> {f82} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b6050 <e85172> {f82} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b6170 <e85176> {f83} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b6230 <e85174> {f82} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b63a0 <e85175> {f83} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b64c0 <e85179> {f84} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b6580 <e85177> {f84} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b66f0 <e85178> {f84} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b6810 <e85182> {f85} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b68d0 <e85180> {f85} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b6a40 <e85181> {f85} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b6b60 <e85185> {f86} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b6c20 <e85183> {f86} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b6d90 <e85184> {f86} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x5649a00b6eb0 <e85188> {f87} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x5649a00b6f70 <e85186> {f87} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x5649a00b70e0 <e85187> {f87} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3: IF 0x5649a00b7200 <e50332> {f27}
    1:2:3:3:3:3:3:3:1: AND 0x5649a0173eb0 <e85461> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x56499fd0edc0 <e85457> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: VARREF 0x5649a00b73a0 <e98632#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b77a0 <e85212> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: OR 0x5649a00b7860 <e85210> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x5649a00b7920 <e85206> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x5649a00b79e0 <e85204> {f60} @dt=0x5649a01874c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:1:2: VARREF 0x5649a00b7b50 <e85205> {f60} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x5649a00b7c70 <e85209> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x5649a00b7d30 <e85207> {f60} @dt=0x5649a01874c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2: VARREF 0x5649a00b7ea0 <e85208> {f60} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b7fc0 <e85211> {f60} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b80e0 <e85215> {f61} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b81a0 <e85213> {f61} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b8310 <e85214> {f61} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b8430 <e85218> {f62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b84f0 <e85216> {f62} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b8660 <e85217> {f62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b8780 <e85221> {f63} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b8840 <e85219> {f63} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b89b0 <e85220> {f63} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b8ad0 <e85224> {f64} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b8b90 <e85222> {f64} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b8d00 <e85223> {f64} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b8e20 <e85227> {f65} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b8ee0 <e85225> {f65} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b9050 <e85226> {f65} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b9170 <e85230> {f66} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b9230 <e85228> {f66} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b93a0 <e85229> {f66} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b94c0 <e85233> {f67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b9580 <e85231> {f66} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b96f0 <e85232> {f67} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b9810 <e85236> {f68} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b98d0 <e85234> {f68} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b9a40 <e85235> {f68} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b9b60 <e85239> {f69} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b9c20 <e85237> {f69} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00b9d90 <e85238> {f69} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00b9eb0 <e85242> {f70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00b9f70 <e85240> {f70} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00ba0e0 <e85241> {f70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5649a00ba200 <e85245> {f71} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5649a00ba2c0 <e85243> {f71} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5649a00ba430 <e85244> {f71} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00ba550 <e85248> {f29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00ba610 <e85246> {f29} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00ba780 <e85247> {f29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00ba8a0 <e85251> {f30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00ba960 <e85249> {f30} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00baad0 <e85250> {f30} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00babf0 <e85254> {f31} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00bacb0 <e85252> {f31} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00bae20 <e85253> {f31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00baf40 <e85257> {f32} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00bb000 <e85255> {f32} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00bb170 <e85256> {f32} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00bb290 <e85260> {f33} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00bb350 <e85258> {f33} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00bb4c0 <e85259> {f33} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00bb5e0 <e85263> {f34} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00bb6a0 <e85261> {f34} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00bb810 <e85262> {f34} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00bb930 <e85284> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x5649a00bb9f0 <e85282> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x5649a00bbab0 <e85278> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x5649a00bbb70 <e85274> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x5649a00bbc30 <e85270> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x5649a00bbcf0 <e85266> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x5649a00bbdb0 <e85264> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: VARREF 0x5649a00bbf20 <e85265> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x5649a00bc040 <e85269> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x5649a00bc100 <e85267> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: VARREF 0x5649a00bc270 <e85268> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x5649a00bc390 <e85273> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x5649a00bc450 <e85271> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: VARREF 0x5649a00bc5c0 <e85272> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x5649a00bc6e0 <e85277> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x5649a00bc7a0 <e85275> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: VARREF 0x5649a00bc910 <e85276> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x5649a00bca30 <e85281> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x5649a00bcaf0 <e85279> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h11
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x5649a00bcc60 <e85280> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00bcd80 <e85283> {f35} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00bcea0 <e85287> {f55} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00bcf60 <e85285> {f55} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00bd0d0 <e85286> {f55} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00bd1f0 <e85308> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x5649a00bd2b0 <e85306> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x5649a00bd370 <e85302> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x5649a00bd430 <e85298> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x5649a00bd4f0 <e85294> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x5649a00bd5b0 <e85290> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x5649a00bd670 <e85288> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: VARREF 0x5649a00bd7e0 <e85289> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x5649a00bd900 <e85293> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x5649a00bd9c0 <e85291> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: VARREF 0x5649a00bdb30 <e85292> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x5649a00bdc50 <e85297> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x5649a00bdd10 <e85295> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: VARREF 0x5649a00bde80 <e85296> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x5649a00bdfa0 <e85301> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x5649a00be060 <e85299> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: VARREF 0x5649a00be1d0 <e85300> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x5649a00be2f0 <e85305> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x5649a00be3b0 <e85303> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h13
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x5649a00be520 <e85304> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00be640 <e85307> {f36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00be760 <e85430> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: COND 0x5649a00be820 <e85428> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:1: AND 0x5649a01fd110 <e98754#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x5649a01fce80 <e98746#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x5649a00be9b0 <e98747#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: VARREF 0x5649a00bedb0 <e85311> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3: COND 0x5649a00beed0 <e85414> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:1: AND 0x5649a01fcce0 <e98732#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:1:1: CONST 0x5649a01fca50 <e98724#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:3:3:3:3:3:1:3:1:2: VARREF 0x5649a00bf060 <e98725#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2: COND 0x5649a00bf460 <e85399> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:1: AND 0x5649a01fc8b0 <e98710#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:1:1: CONST 0x5649a01fc620 <e98702#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:3:3:3:3:3:1:3:2:1:2: VARREF 0x5649a00bf5f0 <e98703#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:2: VARREF 0x5649a00bf9f0 <e85316> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3: COND 0x5649a00bfb10 <e85385> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1: AND 0x5649a01fc480 <e98688#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:1: CONST 0x5649a01fc1f0 <e98680#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2: VARREF 0x5649a00bfca0 <e98681#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:2: VARREF 0x5649a00c00a0 <e85319> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3: COND 0x5649a00c01c0 <e85371> {f42} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1: AND 0x5649a01fc050 <e98666#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:1: CONST 0x5649a01fbdc0 <e98658#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2: VARREF 0x5649a00c0350 <e98659#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2: COND 0x5649a00c0750 <e85339> {f42} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1: AND 0x5649a0123260 <e85338> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:1: CONST 0x5649a0122fd0 <e85334> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2: VARREF 0x5649a00c08e0 <e98639#> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:2: CONST 0x5649a00c0ce0 <e85324> {f42} @dt=0x5649a017c460@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:3: CONST 0x5649a00c0e50 <e85325> {f48} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3: COND 0x5649a00c0fc0 <e85357> {f39} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1: AND 0x5649a01235b0 <e85356> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:1: CONST 0x5649a0123320 <e85352> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2: VARREF 0x5649a00c1150 <e98646#> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:2: CONST 0x5649a00c1550 <e85342> {f39} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:3: CONST 0x5649a00c16c0 <e85343> {f45} @dt=0x5649a017c460@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:3: VARREF 0x5649a00c1830 <e85400> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00c1950 <e85429> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00c1a70 <e85439> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x5649a00c1b30 <e85437> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x5649a00c1bf0 <e85433> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x5649a00c1cb0 <e85431> {f54} @dt=0x5649a017c460@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x5649a00c1e20 <e85432> {f54} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x5649a00c1f40 <e85436> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x5649a00c2000 <e85434> {f54} @dt=0x5649a017c460@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x5649a00c2170 <e85435> {f54} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00c2290 <e85438> {f54} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00c23b0 <e85448> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x5649a00c2470 <e85446> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x5649a00c2530 <e85442> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x5649a00c25f0 <e85440> {f56} @dt=0x5649a017c460@(G/wu32/6)  6'h10
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x5649a00c2760 <e85441> {f56} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x5649a00c2880 <e85445> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x5649a00c2940 <e85443> {f56} @dt=0x5649a017c460@(G/wu32/6)  6'h12
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x5649a00c2ab0 <e85444> {f56} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00c2bd0 <e85447> {f56} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: ASSIGNW 0x5649a007fa30 <e76613> {c256} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a007faf0 <e30019> {c256} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: AND 0x5649a007fbb0 <e85563> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a007fc70 <e85561> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5649a007fd30 <e85530> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5649a0000030 <e85527> {h67} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5649a011f5c0 <e85543> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5649a011f330 <e85539> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x5649a01cf730 <e92659> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x5649a007fdf0 <e92650> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x5649a00001f0 <e92651> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: EQ 0x5649a0080080 <e85547> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5649a011f910 <e85560> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5649a011f680 <e85556> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x5649a01cf8d0 <e92675> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x5649a0080140 <e92666> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x5649a0080260 <e92667> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:2: VARREF 0x5649a0080540 <e85546> {h67} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5649a0080660 <e85562> {h67} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x5649a0080780 <e30017> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x5649a00808a0 <e30018> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x5649a00809c0 <e30020> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: ASSIGNW 0x5649a0080ae0 <e76615> {c257} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0080ba0 <e30025> {c257} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: AND 0x5649a0080c60 <e85600> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a0080d20 <e85598> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5649a0080de0 <e85567> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5649a0080ea0 <e85564> {h68} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5649a0197fa0 <e85580> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5649a011f9d0 <e85576> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x5649a01cfa70 <e92691> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x5649a0081010 <e92682> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x5649a0081130 <e92683> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2: EQ 0x5649a0081410 <e85584> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5649a01982f0 <e85597> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5649a0198060 <e85593> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x5649a01cfc10 <e92707> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x5649a00814d0 <e92698> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x5649a00815f0 <e92699> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:2: VARREF 0x5649a00818d0 <e85583> {h68} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5649a00819f0 <e85599> {h68} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x5649a0081b10 <e30023> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x5649a0081c60 <e30024> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x5649a0081d80 <e30026> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: COMMENT 0x5649a014b2b0 <e77567> {q22}  ALWAYS
    1:2:3: ASSIGN 0x5649a00cd440 <e77569> {q29} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a00cd500 <e55138> {q29} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: AND 0x5649a01ff290 <e98951#> {q23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:1: CONST 0x5649a01ff000 <e98943#> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:1:2: VARREF 0x5649a00cd690 <e98944#> {q23} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x5649a00cdb40 <e55135> {q29} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:1: AND 0x5649a01fea30 <e98893#> {q23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x5649a01fe7a0 <e98885#> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:1:2: VARREF 0x5649a00cdcd0 <e98886#> {q23} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:2: CONST 0x5649a00ce180 <e55050> {q29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x5649a00ce330 <e55051> {q29} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:3:1: AND 0x5649a0198640 <e85619> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x5649a01983b0 <e85615> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: VARREF 0x5649a00ce4c0 <e98873#> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:3:2: CONST 0x5649a00ce970 <e55034> {q29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x5649a00ceb20 <e55035> {q28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:1:3: COND 0x5649a00cec70 <e55136> {q27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: AND 0x5649a01fee60 <e98929#> {q23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x5649a01febd0 <e98921#> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:3:1:2: VARREF 0x5649a00cee00 <e98922#> {q23} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2: COND 0x5649a00cf2b0 <e55119> {q27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1: AND 0x5649a017bcd0 <e85649> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x5649a017ba40 <e85645> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: VARREF 0x5649a00cf440 <e98902#> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2:2: VARREF 0x5649a00cf8f0 <e55080> {q27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x5649a00cfa50 <e55081> {q26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x5649a00cfba0 <e55120> {q25} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: AND 0x5649a017c020 <e85664> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x5649a017bd90 <e85660> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: VARREF 0x5649a00cfd30 <e98909#> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:3:2: VARREF 0x5649a00d01e0 <e55103> {q25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x5649a00d0330 <e55104> {q24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3:2: VARREF 0x5649a00d0480 <e32935> {q29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: COMMENT 0x5649a014b390 <e77575> {q22}  ALWAYS
    1:2:3: ASSIGN 0x5649a00d0690 <e77577> {q37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a00d0750 <e55276> {q37} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: AND 0x5649a01fff20 <e99038#> {q31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:1: CONST 0x5649a01ffc90 <e99030#> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:1:2: VARREF 0x5649a00d08e0 <e99031#> {q31} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x5649a00d0d90 <e55273> {q37} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:1: AND 0x5649a01ff6c0 <e98980#> {q31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x5649a01ff430 <e98972#> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:1:2: VARREF 0x5649a00d0f20 <e98973#> {q31} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:2: CONST 0x5649a00d13d0 <e55188> {q37} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x5649a00d1580 <e55189> {q37} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:3:1: AND 0x5649a01571e0 <e85709> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x5649a0156f50 <e85705> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: VARREF 0x5649a00d1710 <e98960#> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:3:2: CONST 0x5649a00d1bc0 <e55172> {q37} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x5649a00d1d70 <e55173> {q36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:1:3: COND 0x5649a00d1ec0 <e55274> {q35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: AND 0x5649a01ffaf0 <e99016#> {q31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x5649a01ff860 <e99008#> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:3:1:2: VARREF 0x5649a00d2050 <e99009#> {q31} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2: COND 0x5649a00d2500 <e55257> {q35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1: AND 0x5649a011fe40 <e85739> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x5649a01575f0 <e85735> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: VARREF 0x5649a00d2690 <e98989#> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2:2: VARREF 0x5649a00d2b40 <e55218> {q35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x5649a00d2ca0 <e55219> {q34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x5649a00d2df0 <e55258> {q33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: AND 0x5649a0120190 <e85754> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x5649a011ff00 <e85750> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: VARREF 0x5649a00d2f80 <e98996#> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:3:2: VARREF 0x5649a00d3430 <e55241> {q33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x5649a00d3580 <e55242> {q32} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3:2: VARREF 0x5649a00d36d0 <e32968> {q37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: ASSIGN 0x5649a00d3830 <e57140> {q40} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a00d38f0 <e55375> {q40} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: EQ 0x5649a00d39b0 <e85783> {q40} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x5649a00d3a70 <e85781> {q40} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:1:1:2: VARREF 0x5649a00d3c20 <e85782> {q39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x5649a00d3d70 <e55372> {q40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:1:3: COND 0x5649a00d3ed0 <e55373> {q41} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: EQ 0x5649a00d3f90 <e85786> {q41} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x5649a00d4050 <e85784> {q41} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:1:3:1:2: VARREF 0x5649a00d4200 <e85785> {q39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:2: VARREF 0x5649a00d4350 <e55356> {q41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3:1:3:3: COND 0x5649a00d44a0 <e55357> {q42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: EQ 0x5649a00d4560 <e85789> {q42} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x5649a00d4620 <e85787> {q42} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:1:3:3:1:2: VARREF 0x5649a00d47d0 <e85788> {q39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:3:2: ADD 0x5649a00d4920 <e67562> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:2:1: CONST 0x5649a00d49e0 <e37008> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:3:3:2:2: VARREF 0x5649a00d4b90 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3:1:3:3:3: CONST 0x5649a00d4cf0 <e55341> {q43} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x5649a00d4ea0 <e32973> {q40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: COMMENT 0x5649a014b470 <e77583> {h34}  ALWAYS
    1:2:3: ASSIGN 0x5649a00f92d0 <e85828> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x5649a00f9390 <e85826> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a00f9450 <e85824> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x5649a00f9510 <e85793> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x56499fd17de0 <e85806> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x56499fd17b50 <e85802> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x5649a01d1130 <e92927> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x5649a00f96a0 <e92918> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x5649a00f97f0 <e92919> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: VARREF 0x5649a00f9b50 <e85792> {h62} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x5649a00f9ca0 <e85810> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x56499fd18130 <e85823> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x56499fd17ea0 <e85819> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x5649a01d12d0 <e92943> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x5649a00f9e30 <e92934> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x5649a00f9f80 <e92935> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: VARREF 0x5649a00fa2e0 <e85809> {h62} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:2: VARREF 0x5649a00fa430 <e85825> {h62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x5649a00fa590 <e85827> {h62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x5649a00fa6f0 <e85909> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x5649a00fa7b0 <e85907> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: AND 0x5649a00fa870 <e85867> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a00fa930 <e85831> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5649a00fa9f0 <e85829> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:1:1:2: VARREF 0x5649a00fab40 <e85830> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x5649a00faca0 <e85866> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x5649a00fad60 <e85835> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x5649a00fae20 <e85832> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x56499fd18480 <e85848> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x56499fd181f0 <e85844> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x5649a01d1470 <e92959> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x5649a00fb050 <e92950> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x5649a00fb1a0 <e92951> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x5649a00fb500 <e85852> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x5649a00fb5c0 <e85849> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x5649a01797f0 <e85865> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x56499fd18540 <e85861> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x5649a01d1610 <e92975> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x5649a00fb7f0 <e92966> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x5649a00fb940 <e92967> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x5649a00fbca0 <e85906> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: AND 0x5649a00fbd60 <e85870> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5649a00fbe20 <e85868> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2:1:2: VARREF 0x5649a00fbf70 <e85869> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x5649a00fc0d0 <e85905> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x5649a00fc190 <e85874> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1:1: VARREF 0x5649a00fc250 <e85871> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x5649a0179b40 <e85887> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x5649a01798b0 <e85883> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x5649a01d17b0 <e92991> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x5649a00fc480 <e92982> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x5649a00fc5d0 <e92983> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x5649a00fc930 <e85891> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:2:1: VARREF 0x5649a00fc9f0 <e85888> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x5649a0179e90 <e85904> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x5649a0179c00 <e85900> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x5649a01d1950 <e93007> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x5649a00fcc20 <e92998> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x5649a00fcd70 <e92999> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x5649a00fd0d0 <e85908> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x5649a00fd230 <e85916> {h73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x5649a00fd2f0 <e85914> {h73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a00fd3b0 <e85912> {h73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a00fd470 <e85910> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: VARREF 0x5649a00fd5d0 <e85911> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: VARREF 0x5649a00fd730 <e85913> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x5649a00fd8a0 <e85915> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x5649a00fd9f0 <e85923> {h74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x5649a00fdab0 <e85921> {h74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a00fdb70 <e85919> {h74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a00fdc30 <e85917> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: VARREF 0x5649a00fdd90 <e85918> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: VARREF 0x5649a00fdef0 <e85920> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x5649a00fe060 <e85922> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x5649a00fe1b0 <e85928> {h75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x5649a00fe270 <e85926> {h75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5649a00fe330 <e85924> {h75} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x5649a00fe490 <e85925> {h75} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x5649a00fe5f0 <e85927> {h75} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: COMMENT 0x5649a014b550 <e77591> {g9}  ALWAYS
    1:2:3: IF 0x5649a00c2db0 <e77593> {g10}
    1:2:3:1: AND 0x5649a02024d0 <e99236#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a0202240 <e99228#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h80000000
    1:2:3:1:2: VARREF 0x5649a00c2f50 <e99229#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: ASSIGN 0x5649a00c33d0 <e85932> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x5649a00c3490 <e85930> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x5649a00c3640 <e85931> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3: IF 0x5649a00c3790 <e56966> {g10}
    1:2:3:3:1: AND 0x5649a02020a0 <e99214#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a0201e10 <e99206#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h40000000
    1:2:3:3:1:2: VARREF 0x5649a00c3930 <e99207#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x5649a00c3de0 <e85936> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5649a00c3ea0 <e85934> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5649a00c4050 <e85935> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3: IF 0x5649a00c41a0 <e57007> {g10}
    1:2:3:3:3:1: AND 0x5649a0201c70 <e99192#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1: CONST 0x5649a02019e0 <e99184#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h20000000
    1:2:3:3:3:1:2: VARREF 0x5649a00c4340 <e99185#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:2: ASSIGN 0x5649a00c47f0 <e85940> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x5649a00c48b0 <e85938> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x5649a00c4a60 <e85939> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3: IF 0x5649a00c4bb0 <e57038> {g10}
    1:2:3:3:3:3:1: AND 0x5649a0201840 <e99170#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x5649a02015b0 <e99162#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h10000000
    1:2:3:3:3:3:1:2: VARREF 0x5649a00c4d50 <e99163#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2: ASSIGN 0x5649a00c5200 <e85992> {g29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1: COND 0x5649a00c52c0 <e85990> {g29} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: AND 0x5649a0200bb0 <e99104#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:1:1: CONST 0x5649a0200920 <e99096#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h8000000
    1:2:3:3:3:3:2:1:1:2: VARREF 0x5649a00c5450 <e99097#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2: COND 0x5649a00c5900 <e85959> {g29} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: AND 0x5649a0200350 <e99060#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:2:1:1: CONST 0x5649a02000c0 <e99052#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:2:1:2: VARREF 0x5649a00c5a90 <e99053#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2:2: LTS 0x5649a00c5f40 <e85944> {g29} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:2:1: CONST 0x5649a00c6000 <e34194> {g29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:2:2: VARREF 0x5649a00c61b0 <e34195> {g29} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:2:3: GTES 0x5649a00c6300 <e85945> {g26} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:3:1: CONST 0x5649a00c63c0 <e34184> {g26} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:3:2: VARREF 0x5649a00c6570 <e34185> {g26} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3: COND 0x5649a00c66c0 <e85976> {g23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1: AND 0x5649a0200780 <e99082#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:3:1:1: CONST 0x5649a02004f0 <e99074#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:3:1:2: VARREF 0x5649a00c6850 <e99075#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:3:2: NEQ 0x5649a00c6d00 <e85961> {g23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:2:1: VARREF 0x5649a00c6dc0 <e31803> {g23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:2:2: VARREF 0x5649a00c6f10 <e31804> {g23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:1:3:3: EQ 0x5649a00c7060 <e85962> {g20} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:3:1: VARREF 0x5649a00c7120 <e31797> {g20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:3:2: VARREF 0x5649a00c7270 <e31798> {g20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:2: VARREF 0x5649a00c73c0 <e85991> {g29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3: IF 0x5649a00c7510 <e57084> {g10}
    1:2:3:3:3:3:3:1: AND 0x5649a0201410 <e99148#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x5649a0201180 <e99140#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h8000000
    1:2:3:3:3:3:3:1:2: VARREF 0x5649a00c76b0 <e99141#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5649a00c7b60 <e85996> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x5649a00c7c20 <e85994> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5649a00c7dd0 <e85995> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3: IF 0x5649a00c7f20 <e57095> {g10}
    1:2:3:3:3:3:3:3:1: AND 0x5649a0200fe0 <e99126#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5649a0200d50 <e99118#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h4000000
    1:2:3:3:3:3:3:3:1:2: VARREF 0x5649a00c80c0 <e99119#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2: IF 0x5649a00c8570 <e57120> {g12}
    1:2:3:3:3:3:3:3:2:1: OR 0x5649a00c8640 <e86032> {g12} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x5649a00c8700 <e86001> {g12} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x5649a00c87c0 <e85998> {g12} @dt=0x5649a01874c0@(G/wu32/5)  5'h1
    1:2:3:3:3:3:3:3:2:1:1:2: AND 0x5649a01596d0 <e86014> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:1: CONST 0x5649a0159440 <e86010> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:1:2:2: SHIFTR 0x5649a01d2990 <e93167> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:2:1: VARREF 0x5649a00c8a40 <e93158> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:1:2:2:2: CONST 0x5649a00c8b90 <e93159> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x5649a00c8ef0 <e86018> {g12} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x5649a00c8fb0 <e86015> {g12} @dt=0x5649a01874c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:2:2: AND 0x5649a0159a20 <e86031> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:1: CONST 0x5649a0159790 <e86027> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:2:2:2: SHIFTR 0x5649a01d2b30 <e93183> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:2:1: VARREF 0x5649a00c9230 <e93174> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:2:2:2:2: CONST 0x5649a00c9380 <e93175> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:2: ASSIGN 0x5649a00c96e0 <e86035> {g13} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:2:1: LTES 0x5649a00c97a0 <e86033> {g13} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:2:1:1: CONST 0x5649a00c9860 <e34143> {g13} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:2:1:2: VARREF 0x5649a00c9a10 <e34144> {g13} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:2:2: VARREF 0x5649a00c9b60 <e86034> {g13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:2:3: IF 0x5649a00c9cb0 <e57126> {g15}
    1:2:3:3:3:3:3:3:2:3:1: OR 0x5649a00c9d80 <e86070> {g15} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1: EQ 0x5649a00c9e40 <e86039> {g15} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1:1: CONST 0x5649a00c9f00 <e86036> {g15} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:3:3:3:3:3:2:3:1:1:2: AND 0x5649a013fd80 <e86052> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:1: CONST 0x5649a0159ae0 <e86048> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:1:2:2: SHIFTR 0x5649a01d2cd0 <e93199> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:1: VARREF 0x5649a00ca180 <e93190> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:2: CONST 0x5649a00ca2d0 <e93191> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2: EQ 0x5649a00ca630 <e86056> {g15} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:2:1: CONST 0x5649a00ca6f0 <e86053> {g15} @dt=0x5649a01874c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2: AND 0x5649a01400d0 <e86069> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:1: CONST 0x5649a013fe40 <e86065> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:2:2:2: SHIFTR 0x5649a01d2e70 <e93215> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:1: VARREF 0x5649a00ca970 <e93206> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:2: CONST 0x5649a00caac0 <e93207> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:2: ASSIGN 0x5649a00cae20 <e86073> {g16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1: GTS 0x5649a00caee0 <e86071> {g16} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1:1: CONST 0x5649a00cafa0 <e34174> {g16} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:3:2:1:2: VARREF 0x5649a00cb150 <e34175> {g16} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:3:2:2: VARREF 0x5649a00cb2a0 <e86072> {g16} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5649a00cb3f0 <e86076> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5649a00cb4b0 <e86074> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5649a00cb660 <e86075> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: COMMENT 0x5649a0154030 <e77599> {e29}  ALWAYS
    1:2:3: ASSIGN 0x5649a00df610 <e77601> {e30} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: CONST 0x5649a00df6d0 <e35470> {e30} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x5649a00df880 <e30548> {e30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: IF 0x5649a00df9d0 <e57216> {e32}
    1:2:3:1: AND 0x5649a0207cc0 <e99789#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a0207a30 <e99781#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x5649a00dfb70 <e99782#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x5649a00e0020 <e57256> {e32}
    1:2:3:2:1: AND 0x5649a0204eb0 <e99498#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a0204c20 <e99490#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x5649a00e01c0 <e99491#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x5649a00e0670 <e57261> {e32}
    1:2:3:2:2:1: AND 0x5649a0203160 <e99309#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x5649a0202ed0 <e99301#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:2:1:2: VARREF 0x5649a00e0810 <e99302#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x5649a00e0cc0 <e57291> {e32}
    1:2:3:2:2:2:1: AND 0x5649a0202d30 <e99287#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x5649a0202aa0 <e99279#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: VARREF 0x5649a00e0e60 <e99280#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x5649a00e1310 <e57316> {e32}
    1:2:3:2:2:2:2:1: AND 0x5649a0202900 <e99265#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x5649a0202670 <e99257#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: VARREF 0x5649a00e14b0 <e99258#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: ASSIGN 0x5649a00e1960 <e57317> {e68} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:2:2:1: COND 0x5649a00e1a20 <e55440> {e68} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:2:2:1:1: AND 0x5649a018a8a0 <e86179> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x5649a018a610 <e86175> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: VARREF 0x5649a00e1bb0 <e99245#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: VARREF 0x5649a00e2060 <e55437> {e68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:3: VARREF 0x5649a00e21b0 <e55438> {e67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x5649a00e2300 <e30914> {e68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:2:3: ASSIGN 0x5649a00e2450 <e57319> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:3:1: CONST 0x5649a00e2510 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:2:2:3:2: VARREF 0x5649a00e26c0 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:3: ASSIGN 0x5649a00e2810 <e57320> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:3:1: CONST 0x5649a00e28d0 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:2:3:2: VARREF 0x5649a00e2a80 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:3: ASSIGN 0x5649a00e2bd0 <e57321> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1: COND 0x5649a00e2c90 <e55716> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:1: AND 0x5649a0204a80 <e99476#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:1:1: CONST 0x5649a02047f0 <e99468#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:3:1:1:2: VARREF 0x5649a00e2e20 <e99469#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2: COND 0x5649a00e32d0 <e55713> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:1: AND 0x5649a02039c0 <e99360#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:1:1: CONST 0x5649a0203730 <e99352#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:1:2:1:2: VARREF 0x5649a00e3460 <e99353#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:2: CONST 0x5649a00e3910 <e55536> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3: COND 0x5649a00e3ac0 <e55537> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:1: AND 0x5649a0203590 <e99338#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:1:1: CONST 0x5649a0203300 <e99330#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:1:2:3:1:2: VARREF 0x5649a00e3c50 <e99331#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2: COND 0x5649a00e4100 <e55520> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:2:1: AND 0x5649a01754f0 <e86241> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:2:3:2:1:1: CONST 0x5649a0175260 <e86237> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:1:2: VARREF 0x5649a00e4290 <e99318#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2:2: COND 0x5649a00e4740 <e55504> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:2:2:1: LT 0x5649a00e4800 <e86227> {e64} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:2:1:1: VARREF 0x5649a00e48c0 <e30837> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:1:2: VARREF 0x5649a00e4a10 <e30838> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:2: CONST 0x5649a00e4b60 <e33472> {e64} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:2:3: CONST 0x5649a00e4d10 <e33484> {e64} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:2:3: COND 0x5649a00e4ec0 <e55505> {e63} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:2:3:1: LTS 0x5649a00e4f80 <e86228> {e63} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:3:1:1: VARREF 0x5649a00e5040 <e30803> {e63} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:1:2: VARREF 0x5649a00e5190 <e30804> {e63} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:2: CONST 0x5649a00e52e0 <e33424> {e63} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:3:3: CONST 0x5649a00e5490 <e33436> {e63} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:3: CONST 0x5649a00e5640 <e55521> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:3: COND 0x5649a00e57f0 <e55714> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:1: AND 0x5649a0204650 <e99454#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:1:1: CONST 0x5649a02043c0 <e99446#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:1:3:1:2: VARREF 0x5649a00e5980 <e99447#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2: COND 0x5649a00e5e30 <e55697> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:1: AND 0x5649a0203df0 <e99396#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:1:1: CONST 0x5649a0203b60 <e99388#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:1:3:2:1:2: VARREF 0x5649a00e5fc0 <e99389#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2: COND 0x5649a00e6470 <e55612> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:1: AND 0x5649a0175ee0 <e86286> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:2:1:1: CONST 0x5649a0175c50 <e86282> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:2:1:2: VARREF 0x5649a00e6600 <e99369#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2:2: NOT 0x5649a00e6ab0 <e55573> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1: OR 0x5649a00e6b70 <e30798> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1:1: VARREF 0x5649a00e6c30 <e30796> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:2:1:2: VARREF 0x5649a00e6d80 <e30797> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3: XNOR 0x5649a00e6ed0 <e55574> {e61} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:3:1: VARREF 0x5649a00e6f90 <e30790> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3:2: VARREF 0x5649a00e70e0 <e30791> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3: COND 0x5649a00e7230 <e55613> {e60} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:3:1: AND 0x5649a0198d80 <e86301> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:3:1:1: CONST 0x5649a0198af0 <e86297> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:3:1:2: VARREF 0x5649a00e73c0 <e99376#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:3:2: OR 0x5649a00e7870 <e55596> {e60} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:3:2:1: VARREF 0x5649a00e7930 <e30784> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:2:2: VARREF 0x5649a00e7a80 <e30785> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3: AND 0x5649a00e7bd0 <e55597> {e59} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:3:3:1: VARREF 0x5649a00e7c90 <e30778> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3:2: VARREF 0x5649a00e7de0 <e30779> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3: COND 0x5649a00e7f30 <e55698> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:1: AND 0x5649a0204220 <e99432#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:1:1: CONST 0x5649a0203f90 <e99424#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:1:3:3:1:2: VARREF 0x5649a00e80c0 <e99425#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2: COND 0x5649a00e8570 <e55681> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:2:1: AND 0x5649a0199420 <e86331> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:2:1:1: CONST 0x5649a0199190 <e86327> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:2:1:2: VARREF 0x5649a00e8700 <e99405#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2:2: SUB 0x5649a00e8bb0 <e55642> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:2:2:1: VARREF 0x5649a00e8c70 <e30772> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:2:2: VARREF 0x5649a00e8dc0 <e30773> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3: SUB 0x5649a00e8f10 <e55643> {e57} @dt=0x56499faf0450@(G/sw32)
    1:2:3:2:3:1:3:3:2:3:1: VARREF 0x5649a00e8fd0 <e30766> {e57} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3:2: VARREF 0x5649a00e9120 <e30767> {e57} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3: COND 0x5649a00e9270 <e55682> {e56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:3:1: AND 0x5649a0199770 <e86346> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:3:1:1: CONST 0x5649a01994e0 <e86342> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:3:1:2: VARREF 0x5649a00e9400 <e99412#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:3:2: ADD 0x5649a00e98b0 <e55665> {e56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:3:2:1: VARREF 0x5649a00e9970 <e30760> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:2:2: VARREF 0x5649a00e9ac0 <e30761> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3: ADD 0x5649a00e9c10 <e55666> {e55} @dt=0x56499faf0450@(G/sw32)
    1:2:3:2:3:1:3:3:3:3:1: VARREF 0x5649a00e9cd0 <e30754> {e55} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3:2: VARREF 0x5649a00e9e20 <e30755> {e55} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:2: VARREF 0x5649a00e9f70 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x5649a00ea0c0 <e57351> {e32}
    1:2:3:3:1: AND 0x5649a0207890 <e99767#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a0207600 <e99759#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:1:2: VARREF 0x5649a00ea260 <e99760#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x5649a00ea710 <e57381> {e32}
    1:2:3:3:2:1: AND 0x5649a0205b40 <e99564#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x5649a02058b0 <e99556#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:2:1:2: VARREF 0x5649a00ea8b0 <e99557#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x5649a00ead60 <e57411> {e32}
    1:2:3:3:2:2:1: AND 0x5649a02052e0 <e99520#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x5649a0205050 <e99512#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: VARREF 0x5649a00eaf00 <e99513#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x5649a00eb3b0 <e57412> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x5649a00eb470 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x5649a00eb620 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x5649a00eb770 <e57443> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:1: COND 0x5649a00eb830 <e55896> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x5649a0205710 <e99542#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x5649a0205480 <e99534#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: VARREF 0x5649a00eb9c0 <e99535#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x5649a00ebe70 <e55893> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x5649a00ec020 <e55894> {e44} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x5649a00ec170 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x5649a00ec2c0 <e57444> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1: COND 0x5649a00ec380 <e56159> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1: AND 0x5649a0207460 <e99745#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x5649a02071d0 <e99737#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: VARREF 0x5649a00ec510 <e99738#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x5649a00ec9c0 <e56156> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x5649a02063a0 <e99608#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x5649a0206110 <e99600#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: VARREF 0x5649a00ecb50 <e99601#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x5649a00ed000 <e55979> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x5649a00ed1b0 <e55980> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x5649a0205f70 <e99586#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x5649a0205ce0 <e99578#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: VARREF 0x5649a00ed340 <e99579#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x5649a00ed7f0 <e55963> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x5649a00ed9a0 <e55964> {e40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x5649a00edaf0 <e56157> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x5649a0207030 <e99723#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x5649a0206da0 <e99715#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: VARREF 0x5649a00edc80 <e99716#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x5649a00ee130 <e56140> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x5649a02067d0 <e99665#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x5649a0206540 <e99657#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: VARREF 0x5649a00ee2c0 <e99658#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x5649a00ee770 <e56055> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x5649a0191390 <e86526> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x5649a019bca0 <e86522> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: VARREF 0x5649a00ee900 <e99617#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x5649a00eedb0 <e56016> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x5649a00eee70 <e30618> {e38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x5649a019b890 <e86498> {e38} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x5649a019b600 <e86494> {e38} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x5649a00ef090 <e99624#> {e38} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x5649a00ef540 <e56017> {e37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x5649a00ef600 <e30601> {e37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x5649a019bbe0 <e86513> {e37} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x5649a019b950 <e86509> {e37} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x5649a00ef820 <e99631#> {e37} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x5649a00efcd0 <e56056> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x5649a0191a30 <e86556> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x5649a01917a0 <e86552> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: VARREF 0x5649a00efe60 <e99638#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x5649a00f0310 <e56039> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x5649a00f04c0 <e56040> {e36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x5649a00f0580 <e30584> {e36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x5649a01916e0 <e86543> {e36} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x5649a0191450 <e86539> {e36} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x5649a00f07a0 <e99645#> {e36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x5649a00f0c50 <e56141> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x5649a0206c00 <e99701#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x5649a0206970 <e99693#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: VARREF 0x5649a00f0de0 <e99694#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x5649a00f1290 <e56124> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x5649a0192420 <e86601> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x5649a0192190 <e86597> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: VARREF 0x5649a00f1420 <e99674#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x5649a00f18d0 <e56085> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x5649a00f1990 <e30578> {e35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x5649a01920d0 <e86588> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x5649a0191e40 <e86584> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x5649a01d65b0 <e93789> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x5649a00f1bb0 <e93780> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x5649a00f1d00 <e93781> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x5649a00f2060 <e56086> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x5649a00f2210 <e56125> {e34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x5649a0192e10 <e86646> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x5649a0192b80 <e86642> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: VARREF 0x5649a00f23a0 <e99681#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x5649a00f2850 <e56108> {e34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x5649a00f2910 <e30572> {e34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x5649a0192770 <e86618> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x5649a01924e0 <e86614> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x5649a01d68f0 <e93822> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x5649a00f2b30 <e93813> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x5649a00f2c80 <e93814> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x5649a00f2fe0 <e56109> {e33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x5649a00f30a0 <e30566> {e33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x5649a0192ac0 <e86633> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x5649a0192830 <e86629> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x5649a01d6a90 <e93838> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x5649a00f32c0 <e93829> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x5649a00f3410 <e93830> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x5649a00f3770 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x5649a0154110 <e77607> {e29}  ALWAYS
    1:2:3: ASSIGN 0x5649a00d50b0 <e77609> {e31} @dt=0x56499f87c310@(G/w64)
    1:2:3:1: CONST 0x5649a00d5170 <e35480> {e31} @dt=0x56499f87c310@(G/w64)  64'h0
    1:2:3:2: VARREF 0x5649a00d5320 <e30562> {e31} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x5649a00d5480 <e57221> {e32}
    1:2:3:1: AND 0x5649a020a1c0 <e100027#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a0209f30 <e100019#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x5649a00d5620 <e100020#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x5649a00d5ad0 <e57231> {e32}
    1:2:3:2:1: AND 0x5649a0208be0 <e99883#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a0208950 <e99875#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x5649a00d5c70 <e99876#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x5649a00d6120 <e57271> {e32}
    1:2:3:2:2:1: AND 0x5649a02087b0 <e99861#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x5649a0208520 <e99853#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:2:1:2: VARREF 0x5649a00d62c0 <e99854#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x5649a00d6770 <e57286> {e32}
    1:2:3:2:2:2:1: AND 0x5649a0208380 <e99839#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x5649a02080f0 <e99831#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: VARREF 0x5649a00d6910 <e99832#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x5649a00d6dc0 <e57306> {e32}
    1:2:3:2:2:2:2:1: AND 0x5649a0194540 <e86750> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x5649a01942b0 <e86746> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: NOT 0x5649a00d6e90 <e86747> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: SHIFTR 0x5649a01d72b0 <e93923> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1:1: VARREF 0x5649a00d7020 <e93913> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:1:2: CONST 0x5649a00d7170 <e93914> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: ASSIGN 0x5649a00d74d0 <e67722> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:2:2:2:2:1: COND 0x5649a00d7590 <e55463> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:2:2:2:2:1:1: AND 0x5649a01941f0 <e86737> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x5649a0193f60 <e86733> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: VARREF 0x5649a00d7720 <e99798#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: SHIFTL 0x5649a01d79c0 <e99819#> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:2:2:2:2:1:2:1: CCAST 0x5649a01d75f0 <e93961> {e66} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:2:1:1: VARREF 0x5649a00d7c90 <e93948> {e66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x5649a01d7770 <e93962> {e66} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:1:3: CCAST 0x5649a01d7c20 <e93982> {e65} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:3:1: VARREF 0x5649a00d8050 <e93979> {e65} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x5649a00d81a0 <e30906> {e66} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3: IF 0x5649a00d8300 <e57326> {e32}
    1:2:3:3:1: AND 0x5649a0209d90 <e100005#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a0209b00 <e99997#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:1:2: VARREF 0x5649a00d84a0 <e99998#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x5649a00d8950 <e57361> {e32}
    1:2:3:3:2:1: AND 0x5649a0209960 <e99983#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x5649a02096d0 <e99975#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:2:1:2: VARREF 0x5649a00d8af0 <e99976#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x5649a00d8fa0 <e57391> {e32}
    1:2:3:3:2:2:1: AND 0x5649a0196310 <e86884> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x5649a0196080 <e86880> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: NOT 0x5649a00d9070 <e86881> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: SHIFTR 0x5649a01d8020 <e94032> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1:1: VARREF 0x5649a00d9200 <e94022> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:1:2: CONST 0x5649a00d9350 <e94023> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:2:2:2: IF 0x5649a00d96b0 <e67732> {e32}
    1:2:3:3:2:2:2:1: AND 0x5649a0209530 <e99961#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:1:1: CONST 0x5649a02092a0 <e99953#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:2:2:2:1:2: VARREF 0x5649a00d9850 <e99954#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2: IF 0x5649a00d9d00 <e57432> {e32}
    1:2:3:3:2:2:2:2:1: AND 0x5649a0195280 <e86813> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:2:2:1:1: CONST 0x5649a0194ff0 <e86809> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:2:1:2: VARREF 0x5649a00d9ea0 <e99892#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x5649a00da350 <e57438> {e52} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1: SHIFTL 0x5649a01d88d0 <e99913#> {e52} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: CCAST 0x5649a01d8500 <e94087> {e52} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:1:1: DIV 0x5649a00da4d0 <e94074> {e52} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:1:1:1: VARREF 0x5649a00da590 <e30711> {e52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:1:1:2: VARREF 0x5649a00da6e0 <e30712> {e52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2: CONST 0x5649a01d8680 <e94088> {e52} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:2:2: VARREF 0x5649a00da9e0 <e30729> {e52} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x5649a01c0df0 <e90869> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1: ADD 0x5649a00dac00 <e90863> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: VARREF 0x5649a00dacc0 <e30731> {e53} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2:1:2: CCAST 0x5649a01d8b30 <e94108> {e53} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:2:1: MODDIV 0x5649a00daee0 <e94105> {e53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:2:1:1: VARREF 0x5649a00dafa0 <e30744> {e53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2:1:2: VARREF 0x5649a00db0f0 <e30745> {e53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:2: VARREF 0x5649a01c0cd0 <e90864> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp1 [LV] => VAR 0x5649a01c0a30 <e90856> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp1 STMTTEMP
    1:2:3:3:2:2:2:2:2: ASSIGN 0x5649a00dab40 <e90867> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1: VARREF 0x5649a01c0bb0 <e90859> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp1 [RV] <- VAR 0x5649a01c0a30 <e90856> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp1 STMTTEMP
    1:2:3:3:2:2:2:2:2:2: VARREF 0x5649a00db240 <e30751> {e53} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x5649a00db3a0 <e57440> {e48} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1: SHIFTL 0x5649a01d8fc0 <e99934#> {e48} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: CCAST 0x5649a01d8bf0 <e94128> {e48} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:1:1: DIVS 0x5649a00db520 <e94115> {e48} @dt=0x56499faf0450@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:1:1:1: VARREF 0x5649a00db5e0 <e30668> {e48} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:1:1:2: VARREF 0x5649a00db730 <e30669> {e48} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2: CONST 0x5649a01d8d70 <e94129> {e48} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:3:2: VARREF 0x5649a00dba30 <e30686> {e48} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x5649a01c1270 <e90886> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1: ADD 0x5649a00dbc50 <e90880> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: VARREF 0x5649a00dbd10 <e30688> {e49} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3:1:2: CCAST 0x5649a01d9220 <e94149> {e49} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:2:1: MODDIVS 0x5649a00dbf30 <e94146> {e49} @dt=0x56499faf0450@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:2:1:1: VARREF 0x5649a00dbff0 <e30701> {e49} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2:1:2: VARREF 0x5649a00dc140 <e30702> {e49} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:2: VARREF 0x5649a01c1150 <e90881> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp2 [LV] => VAR 0x5649a01c0eb0 <e90873> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3:3:2:2:2:2:3: ASSIGN 0x5649a00dbb90 <e90884> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1: VARREF 0x5649a01c1030 <e90876> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp2 [RV] <- VAR 0x5649a01c0eb0 <e90873> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3:3:2:2:2:2:3:2: VARREF 0x5649a00dc290 <e30708> {e49} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:3: ASSIGN 0x5649a00dc3f0 <e57442> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1: COND 0x5649a00dc4b0 <e55774> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:1: AND 0x5649a0195c70 <e86858> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CONST 0x5649a01959e0 <e86854> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:1:2: VARREF 0x5649a00dc640 <e99941#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:3:1:2: MUL 0x5649a00dcaf0 <e55771> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:2:1: CCAST 0x5649a01d9480 <e94175> {e24} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:1:1: VARREF 0x5649a00dcc70 <e94172> {e24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:2:2: CCAST 0x5649a01d9540 <e94184> {e25} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:2:1: VARREF 0x5649a00dce80 <e94181> {e25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3: MULS 0x5649a00dcfd0 <e55772> {e45} @dt=0x56499fae09c0@(G/sw64)
    1:2:3:3:2:2:2:3:1:3:1: OR 0x5649a01d9dd0 <e94242> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1: SHIFTL 0x5649a01d9c30 <e94238> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1:1: CCAST 0x5649a01d9860 <e94230> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:1:1:1: NEGATE 0x5649a01d97a0 <e94217> {e22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1: AND 0x5649a01955d0 <e94206> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1: CONST 0x5649a0195340 <e86826> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:2: SHIFTR 0x5649a01d9600 <e94199> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:2:1: VARREF 0x5649a00dd2e0 <e94190> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:2:2: CONST 0x5649a00dd430 <e94191> {e22} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:1:1:2: CONST 0x5649a01d99e0 <e94231> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:1:2: CCAST 0x5649a01d9920 <e94239> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:2:1: VARREF 0x5649a00dd940 <e94221> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2: OR 0x5649a01da660 <e94300> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1: SHIFTL 0x5649a01da4c0 <e94296> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1:1: CCAST 0x5649a01da0f0 <e94288> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:1:1:1: NEGATE 0x5649a01da030 <e94275> {e23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1: AND 0x5649a0195920 <e94264> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1: CONST 0x5649a0195690 <e86841> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:2: SHIFTR 0x5649a01d9e90 <e94257> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:2:1: VARREF 0x5649a00ddce0 <e94248> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:2:2: CONST 0x5649a00dde30 <e94249> {e23} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:2:1:2: CONST 0x5649a01da270 <e94289> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:2:2: CCAST 0x5649a01da1b0 <e94297> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:2:1: VARREF 0x5649a00de340 <e94279> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:2: VARREF 0x5649a00de490 <e30665> {e46} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x5649a00de5f0 <e57445> {e71} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: CCAST 0x5649a01da8c0 <e94318> {e71} @dt=0x56499f7b4bf0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x5649a01da720 <e94315> {e71} @dt=0x56499f87c310@(G/w64)
    1:2:3:1:1:1: VARREF 0x5649a00de780 <e94306> {e71} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x5649a00de8e0 <e94307> {e71} @dt=0x5649a0196dc0@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x5649a00dec40 <e30942> {e71} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x5649a00deda0 <e57446> {e72} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: CCAST 0x5649a01dab20 <e94337> {e72} @dt=0x56499f7b4bf0@(G/w32) sz32
    1:2:3:1:1: VARREF 0x5649a00def30 <e100035#> {e72} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x5649a00df3f0 <e30956> {e72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: ASSIGNW 0x5649a0081ed0 <e86933> {c270} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x5649a0081f90 <e86931> {c270} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5649a0082050 <e86929> {c270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2: VARREF 0x5649a00821a0 <e86930> {c270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:2: VARREF 0x5649a00822f0 <e86932> {c270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: ASSIGNW 0x5649a0085190 <e76631> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0085250 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x5649a0085310 <e86934> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:1:2: COND 0x5649a0085430 <e68345> {c410} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:2:1: VARREF 0x5649a00854f0 <e86935> {c410} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:1:2:2: VARREF 0x5649a0085640 <e30213> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:1:2:3: VARREF 0x5649a00857a0 <e30214> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x5649a00858f0 <e68391> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: VARREF 0x5649a00859b0 <e86936> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:1:3:2: ADD 0x5649a0085b10 <e68362> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1: SHIFTL 0x5649a0085bd0 <e100054#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1:1: VARREF 0x5649a0085c90 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:1:3:2:1:2: CONST 0x5649a0085de0 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3:1:3:2:2: VARREF 0x5649a0085f50 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:3: ADD 0x5649a00860b0 <e67111> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: CONST 0x5649a0086170 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:3:3:2: VARREF 0x5649a00862e0 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x5649a0086440 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: CFUNC 0x5649a0188280 <e82583> {l36}  _sequent__TOP__5 [STATICU]
    1:2:3: COMMENT 0x5649a01541f0 <e77619> {l30}  ALWAYS
    1:2:3: IF 0x56499ff29790 <e77621> {l35}
    1:2:3:1: VARREF 0x56499ff29630 <e86937> {l35} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x56499ff29c10 <e57732> {l36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x56499ff29cd0 <e32252> {l36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:2:2: VARREF 0x5649a0184ef0 <e78966> {l36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: COMMENT 0x5649a01542d0 <e77627> {l30}  ALWAYS
    1:2:3: IF 0x56499ff28cb0 <e77629> {l32}
    1:2:3:1: VARREF 0x56499ff28b50 <e86938> {l32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x56499ff29130 <e57721> {l33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x56499ff291f0 <e32248> {l33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:2:2: VARREF 0x5649a0185050 <e78972> {l33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: CFUNC 0x5649a0188510 <e82585> {n46}  _sequent__TOP__6 [STATICU]
    1:2:2: VAR 0x5649a01c1ba0 <e90917> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp3 STMTTEMP
    1:2:2: VAR 0x5649a01c2020 <e90934> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3: COMMENT 0x5649a0154840 <e77653> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4c380 <e86944> {n46} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd4520 <e86942> {n46} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffd4e30 <e86940> {n46} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff49ac0 <e86939> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff4f570 <e86941> {n62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3:2: VARREF 0x5649a01859e0 <e86943> {n46} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: COMMENT 0x5649a0154920 <e77661> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4bff0 <e86950> {n45} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd5190 <e86948> {n45} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffd5730 <e86946> {n45} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff49e30 <e86945> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff4f1f0 <e86947> {n61} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x5649a0185b30 <e86949> {n45} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: COMMENT 0x5649a0148d90 <e77669> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff56bb0 <e77671> {p42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0000e30 <e71431> {p42} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff53590 <e86951> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff56c70 <e71428> {p42} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff58fa0 <e71429> {p56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:2: VARREF 0x5649a0185c90 <e79026> {p42} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: COMMENT 0x5649a0148e70 <e77677> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff55db0 <e86957> {p38} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffccfd0 <e86955> {p38} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffcd330 <e86953> {p38} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff55110 <e86952> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff581d0 <e86954> {p51} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:2: VARREF 0x5649a0185df0 <e86956> {p38} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: COMMENT 0x5649a0148f50 <e77685> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff56820 <e77687> {p41} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x5649a0000ff0 <e71415> {p41} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff53900 <e86958> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff568e0 <e71412> {p41} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff58c30 <e71413> {p55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:2: VARREF 0x5649a0185f50 <e79038> {p41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: COMMENT 0x5649a0149030 <e77693> {p33}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff55a20 <e86964> {p37} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffc8000 <e86962> {p37} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffccc70 <e86960> {p37} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff54a30 <e86959> {p34} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff57e50 <e86961> {p50} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:2: VARREF 0x5649a01860b0 <e86963> {p37} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: COMMENT 0x5649a0149110 <e77701> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499feeced0 <e86972> {m62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe7f00 <e86970> {m62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe84a0 <e86968> {m62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff3b2f0 <e86967> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff3b3b0 <e86965> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff3b510 <e86966> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff43460 <e86969> {m85} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2: VARREF 0x5649a011d270 <e86971> {m62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: COMMENT 0x5649a01491f0 <e77709> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff3eee0 <e86980> {m61} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe8a40 <e86978> {m61} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe9f10 <e86976> {m61} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff3b960 <e86975> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff3ba20 <e86973> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff3bb80 <e86974> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff430e0 <e86977> {m84} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2: VARREF 0x5649a011d3c0 <e86979> {m61} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: COMMENT 0x5649a01492d0 <e77717> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4d810 <e77719> {n52} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffe1d00 <e70823> {n52} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff4b700 <e86981> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff4d8d0 <e70820> {n52} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff50db0 <e70821> {n69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3:2: VARREF 0x5649a011d520 <e79098> {n52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: COMMENT 0x5649a01493b0 <e77725> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4ca60 <e86987> {n48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffded00 <e86985> {n48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffdf060 <e86983> {n48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff4a510 <e86982> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff4fc50 <e86984> {n64} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3:2: VARREF 0x5649a011d670 <e86986> {n48} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: COMMENT 0x5649a0149490 <e77733> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4d490 <e77735> {n51} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499ffe1b50 <e70839> {n51} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: VARREF 0x56499ff4b390 <e86988> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x56499ff4d550 <e70836> {n51} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x56499ff50a40 <e70837> {n68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3:2: VARREF 0x5649a011d7d0 <e79110> {n51} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: COMMENT 0x5649a0149570 <e77741> {n42}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff4c6d0 <e86994> {n47} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd30d0 <e86992> {n47} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffd3790 <e86990> {n47} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff49750 <e86989> {n43} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff4f8d0 <e86991> {n63} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3:2: VARREF 0x5649a011d920 <e86993> {n47} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: COMMENT 0x5649a0149650 <e77749> {h34}  ALWAYS
    1:2:3: ASSIGN 0x56499ff0ac30 <e87029> {h37} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1: COND 0x56499ff0acf0 <e87027> {h37} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:1: AND 0x56499ff0adb0 <e87003> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56499ff0ae70 <e87001> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x56499ff0af30 <e86997> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x56499ff0aff0 <e86995> {h36} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x56499ff0b160 <e86996> {h36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x56499ff0b280 <e87000> {h36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x56499ff0b340 <e86998> {h36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x56499ff0b460 <e86999> {h36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x56499ff0b5c0 <e87002> {h36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x56499ff0b720 <e87004> {h37} @dt=0x5649a0177f50@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x56499ff0b890 <e87026> {h39} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:1: AND 0x56499ff0b950 <e87007> {h38} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:1:1: VARREF 0x56499ff0ba10 <e87005> {h38} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: VARREF 0x56499ff0bb30 <e87006> {h38} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x56499ff0bc90 <e87008> {h39} @dt=0x5649a0177f50@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x56499ff0be00 <e87025> {h41} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x56499ff0bec0 <e87017> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x56499ff0bf80 <e87015> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x56499ff0c040 <e87011> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x56499ff0c100 <e87009> {h40} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: VARREF 0x56499ff0c270 <e87010> {h40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x56499ff0c3c0 <e87014> {h40} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: VARREF 0x56499ff0c480 <e87012> {h40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2:2: VARREF 0x56499ff0c5d0 <e87013> {h40} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: VARREF 0x56499ff0c730 <e87016> {h40} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x56499ff0c890 <e87018> {h41} @dt=0x5649a0177f50@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x56499ff0ca00 <e87024> {h43} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x56499ff0cac0 <e87021> {h42} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: VARREF 0x56499ff0cb80 <e87019> {h42} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: VARREF 0x56499ff0ccd0 <e87020> {h42} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x56499ff0ce30 <e87022> {h43} @dt=0x5649a0177f50@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x56499ff0cfa0 <e87023> {h45} @dt=0x5649a0177f50@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x56499ff0d110 <e87028> {h37} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x5649a0141e80 <e77757> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff3fdf0 <e87037> {m66} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffe05d0 <e87035> {m66} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffe6aa0 <e87033> {m66} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff3d5d0 <e87032> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff3d690 <e87030> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff3d7f0 <e87031> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff44220 <e87034> {m89} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2: VARREF 0x5649a011dd40 <e87036> {m66} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: COMMENT 0x5649a0141f60 <e77765> {h34}  ALWAYS
    1:2:3: ASSIGN 0x56499ff0d260 <e87072> {h49} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1: COND 0x56499ff0d320 <e87070> {h49} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:1: AND 0x56499ff0d3e0 <e87046> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56499ff0d4a0 <e87044> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x56499ff0d560 <e87040> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x56499ff0d620 <e87038> {h48} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x56499ff0d790 <e87039> {h48} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x56499ff0d8e0 <e87043> {h48} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x56499ff0d9a0 <e87041> {h48} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x56499ff0daf0 <e87042> {h48} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x56499ff0dc50 <e87045> {h48} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x56499ff0ddb0 <e87047> {h49} @dt=0x5649a0177f50@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x56499ff0df20 <e87069> {h51} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:1: AND 0x56499ff0dfe0 <e87050> {h50} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:1:1: VARREF 0x56499ff0e0a0 <e87048> {h50} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: VARREF 0x56499ff0e1f0 <e87049> {h50} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x56499ff0e350 <e87051> {h51} @dt=0x5649a0177f50@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x56499ff0e4c0 <e87068> {h53} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x56499ff0e580 <e87060> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x56499ff0e640 <e87058> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x56499ff0e700 <e87054> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x56499ff0e7c0 <e87052> {h52} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: VARREF 0x56499ff0e930 <e87053> {h52} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x56499ff0ea80 <e87057> {h52} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: VARREF 0x56499ff0eb40 <e87055> {h52} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2:2: VARREF 0x56499ff0ec90 <e87056> {h52} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: VARREF 0x56499ff0edf0 <e87059> {h52} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x56499ff0ef50 <e87061> {h53} @dt=0x5649a0177f50@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x56499ff0f0c0 <e87067> {h55} @dt=0x5649a0177f50@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x56499ff0f180 <e87064> {h54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: VARREF 0x56499ff0f240 <e87062> {h54} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: VARREF 0x56499ff0f390 <e87063> {h54} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x56499ff0f4f0 <e87065> {h55} @dt=0x5649a0177f50@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x56499ff0f660 <e87066> {h57} @dt=0x5649a0177f50@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x56499ff0f7d0 <e87071> {h49} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x5649a0142040 <e77773> {m58}  ALWAYS
    1:2:3: ASSIGNDLY 0x56499ff3faa0 <e87080> {m65} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ffd3670 <e87078> {m65} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x56499ffdf660 <e87076> {m65} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: OR 0x56499ff3d020 <e87075> {m59} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff3d0e0 <e87073> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff3d240 <e87074> {m59} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56499ff43ea0 <e87077> {m88} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2: VARREF 0x5649a011dea0 <e87079> {m65} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: COMMENT 0x5649a0142120 <e77781> {q22}  ALWAYS
    1:2:3: ASSIGN 0x56499fee5e70 <e77783> {q29} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499fee5f30 <e55138> {q29} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: AND 0x5649a020b0e0 <e100140#> {q23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:1: CONST 0x5649a020ae50 <e100132#> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:1:2: VARREF 0x56499fededd0 <e100133#> {q23} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x56499fedf1d0 <e55135> {q29} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:1: AND 0x5649a020a880 <e100082#> {q23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x5649a020a5f0 <e100074#> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:1:2: VARREF 0x56499fedf360 <e100075#> {q23} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:2: CONST 0x56499fedf760 <e55050> {q29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x56499fedf8d0 <e55051> {q29} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:3:1: AND 0x5649a0197130 <e87099> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x5649a0196ea0 <e87095> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: VARREF 0x56499fedfa60 <e100062#> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:3:2: CONST 0x56499fee20d0 <e55034> {q29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x56499fee2240 <e55035> {q28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:1:3: COND 0x56499fee2360 <e55136> {q27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: AND 0x5649a020acb0 <e100118#> {q23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x5649a020aa20 <e100110#> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:3:1:2: VARREF 0x56499fee24f0 <e100111#> {q23} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2: COND 0x56499fee28f0 <e55119> {q27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1: AND 0x5649a01977d0 <e87129> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x5649a0197540 <e87125> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: VARREF 0x56499fee2a80 <e100091#> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2:2: VARREF 0x56499fee2e80 <e55080> {q27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x56499fee2fa0 <e55081> {q26} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x56499fee30c0 <e55120> {q25} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: AND 0x5649a0197b20 <e87144> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x5649a0197890 <e87140> {q23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: VARREF 0x56499feb5bd0 <e100098#> {q23} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:3:2: VARREF 0x56499feb6000 <e55103> {q25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x56499feb6150 <e55104> {q24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3:2: VARREF 0x56499feb62a0 <e32935> {q29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: COMMENT 0x5649a0142200 <e77789> {q22}  ALWAYS
    1:2:3: ASSIGN 0x56499feb63f0 <e77791> {q37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499feb64b0 <e55276> {q37} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:1: AND 0x5649a020bd70 <e100227#> {q31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1:1: CONST 0x5649a020bae0 <e100219#> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:1:2: VARREF 0x56499feb6640 <e100220#> {q31} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x56499feb6a70 <e55273> {q37} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:1: AND 0x5649a020b510 <e100169#> {q31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:2:1:1: CONST 0x5649a020b280 <e100161#> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:2:1:2: VARREF 0x56499feb6c00 <e100162#> {q31} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:2: CONST 0x56499feb7030 <e55188> {q37} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x56499feb71a0 <e55189> {q37} @dt=0x56499faf0450@(G/sw32)
    1:2:3:1:2:3:1: AND 0x5649a01a4350 <e87189> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x5649a01a4100 <e87185> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: VARREF 0x56499feb7330 <e100149#> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:3:2: CONST 0x56499feb7910 <e55172> {q37} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x56499feb7a80 <e55173> {q36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:1:3: COND 0x56499feb7ba0 <e55274> {q35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: AND 0x5649a020b940 <e100205#> {q31} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1:1: CONST 0x5649a020b6b0 <e100197#> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:1:3:1:2: VARREF 0x56499feb7d30 <e100198#> {q31} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2: COND 0x56499feb8160 <e55257> {q35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1: AND 0x5649a01a4970 <e87219> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x5649a01a4720 <e87215> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: VARREF 0x56499feb82f0 <e100178#> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2:2: VARREF 0x56499feb8720 <e55218> {q35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x56499feb8840 <e55219> {q34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x56499feb8990 <e55258> {q33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: AND 0x5649a01a4c80 <e87234> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x5649a01a4a30 <e87230> {q31} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: VARREF 0x56499feb8b20 <e100185#> {q31} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:3:2: VARREF 0x56499feb8f50 <e55241> {q33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x56499feb90a0 <e55242> {q32} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3:2: VARREF 0x56499feb91f0 <e32968> {q37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: ASSIGN 0x56499feb9310 <e57140> {q40} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499feb93d0 <e55375> {q40} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: EQ 0x56499feb9490 <e87263> {q40} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x56499feb9550 <e87261> {q40} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:1:1:2: VARREF 0x56499feb96c0 <e87262> {q39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x56499feb9810 <e55372> {q40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:1:3: COND 0x56499feb9930 <e55373> {q41} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: EQ 0x56499feb99f0 <e87266> {q41} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x56499feb9bf0 <e87264> {q41} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:1:3:1:2: VARREF 0x56499feb9d60 <e87265> {q39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:2: VARREF 0x56499feb9eb0 <e55356> {q41} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3:1:3:3: COND 0x56499feba000 <e55357> {q42} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: EQ 0x56499feba0c0 <e87269> {q42} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x56499feba180 <e87267> {q42} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:1:3:3:1:2: VARREF 0x56499feba2f0 <e87268> {q39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:3:2: ADD 0x5649a002fd70 <e67562> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:2:1: CONST 0x5649a002fe30 <e37008> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:3:3:2:2: VARREF 0x5649a002ffa0 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3:1:3:3:3: CONST 0x56499feba560 <e55341> {q43} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x56499feba6d0 <e32973> {q40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: COMMENT 0x5649a01422e0 <e77797> {e29}  ALWAYS
    1:2:3: ASSIGN 0x56499febef90 <e77799> {e30} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: CONST 0x56499febf050 <e35470> {e30} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x56499febf200 <e30548> {e30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: IF 0x56499fec44f0 <e57216> {e32}
    1:2:3:1: AND 0x5649a0211560 <e100780#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a02112d0 <e100772#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x56499fec4040 <e100773#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x56499fec8560 <e57256> {e32}
    1:2:3:2:1: AND 0x5649a020e750 <e100489#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a020e4c0 <e100481#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x56499fec80b0 <e100482#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x56499fec8d20 <e57261> {e32}
    1:2:3:2:2:1: AND 0x5649a020ca00 <e100300#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x5649a020c770 <e100292#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:2:1:2: VARREF 0x56499fec88a0 <e100293#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x56499fecbd10 <e57291> {e32}
    1:2:3:2:2:2:1: AND 0x5649a020c5d0 <e100278#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x5649a020c340 <e100270#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: VARREF 0x56499fecb860 <e100271#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x56499fece4f0 <e57316> {e32}
    1:2:3:2:2:2:2:1: AND 0x5649a020c1a0 <e100256#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x5649a020bf10 <e100248#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: VARREF 0x56499fece040 <e100249#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: ASSIGN 0x56499fece610 <e57317> {e68} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:2:2:1: COND 0x56499fece6d0 <e55440> {e68} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:2:2:1:1: AND 0x5649a01a55b0 <e87294> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x5649a01a5360 <e87290> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: VARREF 0x56499fece860 <e100236#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: VARREF 0x56499fececf0 <e55437> {e68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:3: VARREF 0x56499fecee40 <e55438> {e67} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x56499fecef90 <e30914> {e68} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:2:3: ASSIGN 0x56499fecfed0 <e57319> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:3:1: CONST 0x56499fecff90 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:2:2:3:2: VARREF 0x56499fed0100 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:3: ASSIGN 0x56499fed0220 <e57320> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:3:1: CONST 0x56499fed02e0 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:2:3:2: VARREF 0x56499fed0450 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:3: ASSIGN 0x56499fed0570 <e57321> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1: COND 0x56499fed0630 <e55716> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:1: AND 0x5649a020e320 <e100467#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:1:1: CONST 0x5649a020e090 <e100459#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:3:1:1:2: VARREF 0x56499fed07c0 <e100460#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2: COND 0x56499fed0bc0 <e55713> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:1: AND 0x5649a020d260 <e100351#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:1:1: CONST 0x5649a020cfd0 <e100343#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:1:2:1:2: VARREF 0x56499fed0d50 <e100344#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:2: CONST 0x56499fed1180 <e55536> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3: COND 0x56499fed1330 <e55537> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:1: AND 0x5649a020ce30 <e100329#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:1:1: CONST 0x5649a020cba0 <e100321#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:1:2:3:1:2: VARREF 0x56499fed14c0 <e100322#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2: COND 0x56499fed1970 <e55520> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:2:1: AND 0x5649a01a61f0 <e87356> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:2:3:2:1:1: CONST 0x5649a01a5fa0 <e87352> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:1:2: VARREF 0x56499fed1b00 <e100309#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2:2: COND 0x56499fed1fb0 <e55504> {e64} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:2:2:1: LT 0x56499fed2070 <e87342> {e64} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:2:1:1: VARREF 0x56499fed2130 <e30837> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:1:2: VARREF 0x56499fed2280 <e30838> {e64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:2: CONST 0x56499fed23d0 <e33472> {e64} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:2:3: CONST 0x56499fed2580 <e33484> {e64} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:2:3: COND 0x56499fed2730 <e55505> {e63} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:2:3:2:3:1: LTS 0x56499fed27f0 <e87343> {e63} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:3:1:1: VARREF 0x56499fed28b0 <e30803> {e63} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:1:2: VARREF 0x56499fed2a00 <e30804> {e63} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:2: CONST 0x56499fed2b50 <e33424> {e63} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:3:3: CONST 0x56499fed2d00 <e33436> {e63} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:3: CONST 0x56499fed2eb0 <e55521> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:2:3:1:3: COND 0x56499fed3060 <e55714> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:1: AND 0x5649a020def0 <e100445#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:1:1: CONST 0x5649a020dc60 <e100437#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:1:3:1:2: VARREF 0x56499fed31f0 <e100438#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2: COND 0x56499fed36a0 <e55697> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:1: AND 0x5649a020d690 <e100387#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:1:1: CONST 0x5649a020d400 <e100379#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:1:3:2:1:2: VARREF 0x56499fed3830 <e100380#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2: COND 0x56499fed3ce0 <e55612> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:1: AND 0x5649a01a6b20 <e87401> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:2:1:1: CONST 0x5649a01a68d0 <e87397> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:2:1:2: VARREF 0x56499fed3e70 <e100360#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2:2: NOT 0x56499fed4320 <e55573> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1: OR 0x56499fed43e0 <e30798> {e62} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1:1: VARREF 0x56499fed44a0 <e30796> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:2:1:2: VARREF 0x56499fed45f0 <e30797> {e62} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3: XNOR 0x56499fed4740 <e55574> {e61} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:2:3:1: VARREF 0x56499fed4800 <e30790> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3:2: VARREF 0x56499fed4950 <e30791> {e61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3: COND 0x56499fed4aa0 <e55613> {e60} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:3:1: AND 0x5649a01a6e30 <e87416> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:3:1:1: CONST 0x5649a01a6be0 <e87412> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:3:1:2: VARREF 0x56499fed4c30 <e100367#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:3:2: OR 0x56499fed50e0 <e55596> {e60} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:3:2:1: VARREF 0x56499fed51a0 <e30784> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:2:2: VARREF 0x56499fed52f0 <e30785> {e60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3: AND 0x56499fed5440 <e55597> {e59} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:2:3:3:1: VARREF 0x56499fed5500 <e30778> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3:2: VARREF 0x56499fed5650 <e30779> {e59} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3: COND 0x56499fed57a0 <e55698> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:1: AND 0x5649a020dac0 <e100423#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:1:1: CONST 0x5649a020d830 <e100415#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:1:3:3:1:2: VARREF 0x56499fed5930 <e100416#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2: COND 0x56499fed5de0 <e55681> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:2:1: AND 0x5649a01a7450 <e87446> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:2:1:1: CONST 0x5649a01a7200 <e87442> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:2:1:2: VARREF 0x56499fed5f70 <e100396#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2:2: SUB 0x56499fed6420 <e55642> {e58} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:2:2:1: VARREF 0x56499fed64e0 <e30772> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:2:2: VARREF 0x56499fed6630 <e30773> {e58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3: SUB 0x56499fed6780 <e55643> {e57} @dt=0x56499faf0450@(G/sw32)
    1:2:3:2:3:1:3:3:2:3:1: VARREF 0x56499fed6840 <e30766> {e57} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3:2: VARREF 0x56499fed6990 <e30767> {e57} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3: COND 0x56499fed6ae0 <e55682> {e56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:3:1: AND 0x5649a01a7760 <e87461> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:3:1:1: CONST 0x5649a01a7510 <e87457> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:3:1:2: VARREF 0x56499fed6c70 <e100403#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:3:2: ADD 0x56499fed7120 <e55665> {e56} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:3:3:3:2:1: VARREF 0x56499fed71e0 <e30760> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:2:2: VARREF 0x56499fed7330 <e30761> {e56} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3: ADD 0x56499fed7480 <e55666> {e55} @dt=0x56499faf0450@(G/sw32)
    1:2:3:2:3:1:3:3:3:3:1: VARREF 0x56499fed7540 <e30754> {e55} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3:2: VARREF 0x56499fed7690 <e30755> {e55} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:2: VARREF 0x56499fed77e0 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x56499feda750 <e57351> {e32}
    1:2:3:3:1: AND 0x5649a0211130 <e100758#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a0210ea0 <e100750#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:1:2: VARREF 0x56499feda2a0 <e100751#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x56499fedd6f0 <e57381> {e32}
    1:2:3:3:2:1: AND 0x5649a020f3e0 <e100555#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x5649a020f150 <e100547#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:2:1:2: VARREF 0x56499fedd240 <e100548#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x56499fefdb50 <e57411> {e32}
    1:2:3:3:2:2:1: AND 0x5649a020eb80 <e100511#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x5649a020e8f0 <e100503#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: VARREF 0x56499fefd750 <e100504#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x56499fefdc20 <e57412> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x56499fefdce0 <e35577> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x56499fefde50 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x56499ff02da0 <e57443> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:1: COND 0x56499ff02e60 <e55896> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x5649a020efb0 <e100533#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x5649a020ed20 <e100525#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: VARREF 0x56499ff02ff0 <e100526#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x56499ff033f0 <e55893> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x56499ff03560 <e55894> {e44} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x56499ff03680 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x56499ff037a0 <e57444> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1: COND 0x56499ff03860 <e56159> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1: AND 0x5649a0210d00 <e100736#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x5649a0210a70 <e100728#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: VARREF 0x56499ff039f0 <e100729#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x56499ff03df0 <e56156> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x5649a020fc40 <e100599#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x5649a020f9b0 <e100591#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: VARREF 0x56499ff03f80 <e100592#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x56499ff04380 <e55979> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x56499ff044f0 <e55980> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x5649a020f810 <e100577#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x5649a020f580 <e100569#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: VARREF 0x56499ff04680 <e100570#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x56499ff04a80 <e55963> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x56499ff04bf0 <e55964> {e40} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x56499ff04d10 <e56157> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x5649a02108d0 <e100714#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x5649a0210640 <e100706#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: VARREF 0x56499ff04ea0 <e100707#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x56499ff052a0 <e56140> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x5649a0210070 <e100656#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x5649a020fde0 <e100648#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: VARREF 0x56499ff05430 <e100649#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x56499ff05830 <e56055> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x5649a01a9c20 <e87641> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x5649a01a99d0 <e87637> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: VARREF 0x56499ff059c0 <e100608#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x56499ff05dc0 <e56016> {e38} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x56499ff05e80 <e30618> {e38} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x5649a01a9600 <e87613> {e38} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x5649a01a93b0 <e87609> {e38} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x56499ff06070 <e100615#> {e38} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x56499ff06470 <e56017> {e37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x56499ff06530 <e30601> {e37} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x5649a01a9910 <e87628> {e37} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x5649a01a96c0 <e87624> {e37} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x56499ff06720 <e100622#> {e37} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x56499ff06b20 <e56056> {e69} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x5649a01aa240 <e87671> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x5649a01a9ff0 <e87667> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: VARREF 0x56499ff06cb0 <e100629#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x56499ff070b0 <e56039> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x56499ff07220 <e56040> {e36} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x56499ff072e0 <e30584> {e36} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x5649a01a9f30 <e87658> {e36} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x5649a01a9ce0 <e87654> {e36} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x56499ff074d0 <e100636#> {e36} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x56499ff07980 <e56141> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x5649a02104a0 <e100692#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x5649a0210210 <e100684#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: VARREF 0x56499ff07b10 <e100685#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x56499ff07fc0 <e56124> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x5649a01aab70 <e87716> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x5649a01aa920 <e87712> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: VARREF 0x56499ff08150 <e100665#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x56499ff08600 <e56085> {e35} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x56499ff086c0 <e30578> {e35} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x5649a01aa860 <e87703> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x5649a01aa610 <e87699> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x5649a01df500 <e95115> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x5649a0047170 <e95106> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x5649a0047290 <e95107> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x56499ff08930 <e56086> {e69} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x56499ff08ae0 <e56125> {e34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x5649a01ab4a0 <e87761> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x5649a01ab250 <e87757> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: VARREF 0x56499ff08c70 <e100672#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x56499ff09120 <e56108> {e34} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x56499ff091e0 <e30572> {e34} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x5649a01aae80 <e87733> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x5649a01aac30 <e87729> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x5649a01df840 <e95148> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x5649a0047640 <e95139> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x5649a0047760 <e95140> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x56499ff09490 <e56109> {e33} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x56499ff09550 <e30566> {e33} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x5649a01ab190 <e87748> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x5649a01aaf40 <e87744> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x5649a01df9e0 <e95164> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x5649a0047b10 <e95155> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x5649a0047c30 <e95156> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x56499ff09800 <e30928> {e69} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x5649a01423c0 <e77805> {e29}  ALWAYS
    1:2:3: ASSIGN 0x56499febf320 <e77807> {e31} @dt=0x56499f87c310@(G/w64)
    1:2:3:1: CONST 0x56499febf3e0 <e35480> {e31} @dt=0x56499f87c310@(G/w64)  64'h0
    1:2:3:2: VARREF 0x56499febf590 <e30562> {e31} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x56499fec4ce0 <e57221> {e32}
    1:2:3:1: AND 0x5649a0213a60 <e101018#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a02137d0 <e101010#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x56499fec4830 <e101011#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x56499fec5d80 <e57231> {e32}
    1:2:3:2:1: AND 0x5649a0212480 <e100874#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a02121f0 <e100866#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x56499fec58d0 <e100867#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x56499fec9d20 <e57271> {e32}
    1:2:3:2:2:1: AND 0x5649a0212050 <e100852#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1:1: CONST 0x5649a0211dc0 <e100844#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:2:1:2: VARREF 0x56499fec9870 <e100845#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x56499fecb500 <e57286> {e32}
    1:2:3:2:2:2:1: AND 0x5649a0211c20 <e100830#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x5649a0211990 <e100822#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: VARREF 0x56499fecb050 <e100823#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x56499fecd4f0 <e57306> {e32}
    1:2:3:2:2:2:2:1: AND 0x5649a01aca10 <e87865> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x5649a01ac7c0 <e87861> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: NOT 0x5649a0048be0 <e87862> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: SHIFTR 0x5649a01e0200 <e95249> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1:1: VARREF 0x56499fecd040 <e95239> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:1:2: CONST 0x56499fecd190 <e95240> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: ASSIGN 0x56499fecf0e0 <e67722> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:2:2:2:2:1: COND 0x56499fecf1a0 <e55463> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:2:2:2:2:1:1: AND 0x5649a01ac700 <e87852> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x5649a01ac4b0 <e87848> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: VARREF 0x56499fecf330 <e100789#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: SHIFTL 0x5649a01e0910 <e100810#> {e66} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:2:2:2:2:1:2:1: CCAST 0x5649a01e0540 <e95287> {e66} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:2:1:1: VARREF 0x56499fecf8a0 <e95274> {e66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x5649a01e06c0 <e95288> {e66} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:1:3: CCAST 0x5649a01e0b70 <e95308> {e65} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:3:1: VARREF 0x56499fecfc60 <e95305> {e65} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x56499fecfdb0 <e30906> {e66} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3: IF 0x56499fed7fb0 <e57326> {e32}
    1:2:3:3:1: AND 0x5649a0213630 <e100996#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a02133a0 <e100988#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:1:2: VARREF 0x56499fed7b80 <e100989#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x56499fedb700 <e57361> {e32}
    1:2:3:3:2:1: AND 0x5649a0213200 <e100974#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:1:1: CONST 0x5649a0212f70 <e100966#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:2:1:2: VARREF 0x56499fedb250 <e100967#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x56499fede6a0 <e57391> {e32}
    1:2:3:3:2:2:1: AND 0x5649a01ae5a0 <e87999> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x5649a01ae350 <e87995> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: NOT 0x5649a0048ca0 <e87996> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: SHIFTR 0x5649a01e0f70 <e95358> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1:1: VARREF 0x56499fede220 <e95348> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:1:2: CONST 0x56499fede340 <e95349> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:2:2:2: IF 0x56499fefece0 <e67732> {e32}
    1:2:3:3:2:2:2:1: AND 0x5649a0212dd0 <e100952#> {e32} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:1:1: CONST 0x5649a0212b40 <e100944#> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:2:2:2:1:2: VARREF 0x56499fefe8e0 <e100945#> {e32} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2: IF 0x56499feffb20 <e57432> {e32}
    1:2:3:3:2:2:2:2:1: AND 0x5649a01ad650 <e87928> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:2:2:1:1: CONST 0x5649a01ad400 <e87924> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:2:1:2: VARREF 0x56499feff720 <e100883#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x56499ff00310 <e57438> {e52} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1: SHIFTL 0x5649a01e1820 <e100904#> {e52} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: CCAST 0x5649a01e1450 <e95413> {e52} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:1:1: DIV 0x56499ff00490 <e95400> {e52} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:1:1:1: VARREF 0x56499ff00550 <e30711> {e52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:1:1:2: VARREF 0x56499ff00670 <e30712> {e52} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2: CONST 0x5649a01e15d0 <e95414> {e52} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:2:2: VARREF 0x56499ff00900 <e30729> {e52} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x5649a01c1f60 <e90930> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1: ADD 0x56499ff00ae0 <e90924> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: VARREF 0x56499ff00ba0 <e30731> {e53} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2:1:2: CCAST 0x5649a01e1a80 <e95434> {e53} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:2:1: MODDIV 0x56499ff00d80 <e95431> {e53} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:2:2:1:2:1:1: VARREF 0x56499ff00e40 <e30744> {e53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2:1:2: VARREF 0x56499ff00f60 <e30745> {e53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:2: VARREF 0x5649a01c1e40 <e90925> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp3 [LV] => VAR 0x5649a01c1ba0 <e90917> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp3 STMTTEMP
    1:2:3:3:2:2:2:2:2: ASSIGN 0x56499ff00a20 <e90928> {e53} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:2:1: VARREF 0x5649a01c1d20 <e90920> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp3 [RV] <- VAR 0x5649a01c1ba0 <e90917> {e53} @dt=0x56499f87c310@(G/w64)  __Vtemp3 STMTTEMP
    1:2:3:3:2:2:2:2:2:2: VARREF 0x56499ff01080 <e30751> {e53} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x56499ff011a0 <e57440> {e48} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1: SHIFTL 0x5649a01e1f10 <e100925#> {e48} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: CCAST 0x5649a01e1b40 <e95454> {e48} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:1:1: DIVS 0x56499ff01320 <e95441> {e48} @dt=0x56499faf0450@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:1:1:1: VARREF 0x56499ff013e0 <e30668> {e48} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:1:1:2: VARREF 0x56499ff01500 <e30669> {e48} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2: CONST 0x5649a01e1cc0 <e95455> {e48} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:3:2: VARREF 0x56499ff01790 <e30686> {e48} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x5649a01c23e0 <e90947> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1: ADD 0x56499ff01970 <e90941> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: VARREF 0x56499ff01a30 <e30688> {e49} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3:1:2: CCAST 0x5649a01e2170 <e95475> {e49} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:2:1: MODDIVS 0x56499ff01c10 <e95472> {e49} @dt=0x56499faf0450@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:2:1:1: VARREF 0x56499ff01cd0 <e30701> {e49} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2:1:2: VARREF 0x56499ff01df0 <e30702> {e49} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:2: VARREF 0x5649a01c22c0 <e90942> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp4 [LV] => VAR 0x5649a01c2020 <e90934> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3:3:2:2:2:2:3: ASSIGN 0x56499ff018b0 <e90945> {e49} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:2:3:1: VARREF 0x5649a01c21a0 <e90937> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp4 [RV] <- VAR 0x5649a01c2020 <e90934> {e49} @dt=0x56499f87c310@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3:3:2:2:2:2:3:2: VARREF 0x56499ff01f10 <e30708> {e49} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:3: ASSIGN 0x56499ff02030 <e57442> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1: COND 0x56499ff020f0 <e55774> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:1: AND 0x5649a01adf80 <e87973> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CONST 0x5649a01add30 <e87969> {e32} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:1:2: VARREF 0x56499ff02280 <e100932#> {e32} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:3:1:2: MUL 0x56499ff02680 <e55771> {e46} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:2:1: CCAST 0x5649a01e23d0 <e95501> {e24} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:1:1: VARREF 0x5649a00484a0 <e95498> {e24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:2:2: CCAST 0x5649a01e2490 <e95510> {e25} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:2:1: VARREF 0x5649a0048ac0 <e95507> {e25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3: MULS 0x56499ff02980 <e55772> {e45} @dt=0x56499fae09c0@(G/sw64)
    1:2:3:3:2:2:2:3:1:3:1: OR 0x5649a01e2d20 <e95568> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1: SHIFTL 0x5649a01e2b80 <e95564> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1:1: CCAST 0x5649a01e27b0 <e95556> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:1:1:1: NEGATE 0x5649a01e26f0 <e95543> {e22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1: AND 0x5649a01ad960 <e95532> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1: CONST 0x5649a01ad710 <e87941> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:2: SHIFTR 0x5649a01e2550 <e95525> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:2:1: VARREF 0x5649a00643b0 <e95516> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:2:2: CONST 0x5649a00644d0 <e95517> {e22} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:1:1:2: CONST 0x5649a01e2930 <e95557> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:1:2: CCAST 0x5649a01e2870 <e95565> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:2:1: VARREF 0x5649a0064920 <e95547> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2: OR 0x5649a01e35b0 <e95626> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1: SHIFTL 0x5649a01e3410 <e95622> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1:1: CCAST 0x5649a01e3040 <e95614> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:1:1:1: NEGATE 0x5649a01e2f80 <e95601> {e23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1: AND 0x5649a01adc70 <e95590> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1: CONST 0x5649a01ada20 <e87956> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:2: SHIFTR 0x5649a01e2de0 <e95583> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:2:1: VARREF 0x5649a0065570 <e95574> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:2:2: CONST 0x5649a0065690 <e95575> {e23} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:2:1:2: CONST 0x5649a01e31c0 <e95615> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:2:2: CCAST 0x5649a01e3100 <e95623> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:2:1: VARREF 0x5649a0065ae0 <e95605> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:2: VARREF 0x56499ff02c80 <e30665> {e46} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x56499fec55c0 <e57445> {e71} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: CCAST 0x5649a01e3810 <e95644> {e71} @dt=0x56499f7b4bf0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x5649a01e3670 <e95641> {e71} @dt=0x56499f87c310@(G/w64)
    1:2:3:1:1:1: VARREF 0x56499ff09a20 <e95632> {e71} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x56499ff09b80 <e95633> {e71} @dt=0x5649a0196dc0@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x56499ff09e60 <e30942> {e71} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x56499ff09fc0 <e57446> {e72} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: CCAST 0x5649a01e3a70 <e95663> {e72} @dt=0x56499f7b4bf0@(G/w32) sz32
    1:2:3:1:1: VARREF 0x56499ff0a150 <e101026#> {e72} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x56499ff0a590 <e30956> {e72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x5649a0188890 <e82587> {c477}  _multiclk__TOP__7 [STATICU]
    1:2:3: COMMENT 0x5649a014e8e0 <e77845> {c477}  ALWAYS
    1:2:3: ASSIGN 0x56499fd256c0 <e77847> {c482} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499fd25780 <e43922> {c482} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x56499fd25840 <e88041> {c478} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:1:2: VARREF 0x5649a001b880 <e66787> {c482} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x5649a001c750 <e66930> {c479} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x56499fd25ba0 <e30280> {c482} @dt=0x56499f7b4bf0@(G/w32)  address [LV] => VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x5649a0188c10 <e82589> {l19}  _multiclk__TOP__8 [STATICU]
    1:2:3: ASSIGNW 0x56499fd31710 <e76758> {l19} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: ARRAYSEL 0x56499fd317d0 <e32219> {l19} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x56499fd31890 <e22146> {l19} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x5649a01af1e0 <e88056> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x5649a01aef90 <e88052> {c60} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x5649a01e3b30 <e95679> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x5649a0022a80 <e95670> {c60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x5649a0022bd0 <e95671> {c60} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x56499fd31ad0 <e32220> {l19} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x56499fd31bf0 <e76761> {l20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: ARRAYSEL 0x56499fd31cb0 <e32223> {l20} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x56499fd31d70 <e22170> {l20} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x5649a01af4f0 <e88071> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x5649a01af2a0 <e88067> {c63} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x5649a01e3cd0 <e95695> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x56499ffdac20 <e95686> {c63} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x56499ffdad70 <e95687> {c63} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x56499fd31fb0 <e32224> {l20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x5649a0188ff0 <e82591> {f23}  _sequent__TOP__9 [STATICU]
    1:2:3: COMMENT 0x5649a015b1f0 <e77942> {f23}  ALWAYS
    1:2:3: ASSIGN 0x56499fd43630 <e88075> {f24} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1: AND 0x5649a01af800 <e88088> {f24} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:1: CONST 0x5649a01af5b0 <e88084> {f24} @dt=0x56499f7b4bf0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x5649a01e3e70 <e95711> {f24} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x56499fd437c0 <e95702> {f24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x56499fd438e0 <e95703> {f24} @dt=0x56499fd14610@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x56499fd43bc0 <e88074> {f24} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x56499fd43ce0 <e88092> {f25} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1: AND 0x5649a01afb10 <e88105> {f25} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1: CONST 0x5649a01af8c0 <e88101> {f25} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2: SHIFTR 0x5649a01e4010 <e95727> {f25} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x56499fd43e70 <e95718> {f25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x56499fd43f90 <e95719> {f25} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x56499fd44270 <e88091> {f25} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: ASSIGN 0x56499fd44390 <e88109> {f26} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1: AND 0x5649a01afe20 <e88122> {f26} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:1:1: CONST 0x5649a01afbd0 <e88118> {f26} @dt=0x56499f7b4bf0@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x56499fd44520 <e101033#> {f26} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x56499fd44920 <e88108> {f26} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x56499fe64f60 <e51128> {f27}
    1:2:3:1: AND 0x5649a0218e20 <e101555#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a0218b90 <e101547#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x56499fe644e0 <e101548#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2: IF 0x56499fe64410 <e51091> {f27}
    1:2:3:2:1: AND 0x5649a0215380 <e101177#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a02150f0 <e101169#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x56499fe63990 <e101170#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:2: ASSIGN 0x56499fe61220 <e88129> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe612e0 <e88127> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe61450 <e88128> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe61570 <e88132> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe61630 <e88130> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe617a0 <e88131> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe618c0 <e88135> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe61980 <e88133> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe61af0 <e88134> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe61c10 <e88138> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x56499fe61cd0 <e88136> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x56499fe61e40 <e88137> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe61f60 <e88141> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x56499fe62020 <e88139> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x56499fe62190 <e88140> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe622b0 <e88144> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe62370 <e88142> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe624e0 <e88143> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe62600 <e88147> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe626c0 <e88145> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe62830 <e88146> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe62950 <e88150> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499feb0f20 <e88148> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe62b30 <e88149> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe62c50 <e88153> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x56499fe62d10 <e88151> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x56499fe62e80 <e88152> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe62fa0 <e88156> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe63060 <e88154> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe631d0 <e88155> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe632f0 <e88159> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe633b0 <e88157> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe63520 <e88158> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:2: ASSIGN 0x56499fe63640 <e88162> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x56499fe63700 <e88160> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x56499fe63870 <e88161> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3: IF 0x56499fe61150 <e51058> {f27}
    1:2:3:2:3:1: AND 0x5649a0214f50 <e101155#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1:1: CONST 0x5649a0214cc0 <e101147#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:3:1:2: VARREF 0x56499fe606d0 <e101148#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2: IF 0x56499fe60600 <e51025> {f27}
    1:2:3:2:3:2:1: AND 0x5649a02142c0 <e101082#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:2:1:1: CONST 0x5649a0214030 <e101074#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:2:1:2: VARREF 0x56499fe5fb80 <e101075#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5d410 <e88169> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5d4d0 <e88167> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5d640 <e88168> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5d760 <e88172> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5d820 <e88170> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5d990 <e88171> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5dab0 <e88175> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5db70 <e88173> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5dce0 <e88174> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5de00 <e88178> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5dec0 <e88176> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5e030 <e88177> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5e150 <e88181> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5e210 <e88179> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5e380 <e88180> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5e4a0 <e88184> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5e560 <e88182> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5e6d0 <e88183> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5e7f0 <e88187> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5e8b0 <e88185> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5ea20 <e88186> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5eb40 <e88190> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499feb1090 <e88188> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5ed20 <e88189> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5ee40 <e88193> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5ef00 <e88191> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5f070 <e88192> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5f190 <e88196> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5f250 <e88194> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5f3c0 <e88195> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5f4e0 <e88199> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5f5a0 <e88197> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5f710 <e88198> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x56499fe5f830 <e88202> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x56499fe5f8f0 <e88200> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x56499fe5fa60 <e88201> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3: IF 0x56499fe5d340 <e50992> {f27}
    1:2:3:2:3:2:3:1: AND 0x5649a0213e90 <e101060#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:2:3:1:1: CONST 0x5649a0213c00 <e101052#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:2:3:1:2: VARREF 0x56499fe5c8c0 <e101053#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2: IF 0x56499fe5a080 <e50959> {f27}
    1:2:3:2:3:2:3:2:1: AND 0x5649a01b0130 <e88291> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x5649a01afee0 <e88287> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: VARREF 0x56499fe59600 <e101040#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe56e90 <e88209> {f302} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe56f50 <e88207> {f302} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe570c0 <e88208> {f302} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe571e0 <e88212> {f303} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe572a0 <e88210> {f303} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe57410 <e88211> {f303} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe57530 <e88215> {f304} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe575f0 <e88213> {f304} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe57760 <e88214> {f304} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe57880 <e88218> {f305} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe57940 <e88216> {f305} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe57ab0 <e88217> {f305} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe57bd0 <e88221> {f306} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe57c90 <e88219> {f306} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe57e00 <e88220> {f306} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe57f20 <e88224> {f307} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe57fe0 <e88222> {f307} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe58150 <e88223> {f307} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe58270 <e88227> {f308} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe58330 <e88225> {f308} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe584a0 <e88226> {f308} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe585c0 <e88230> {f309} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499feb12c0 <e88228> {f308} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe587a0 <e88229> {f309} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe588c0 <e88233> {f310} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe58980 <e88231> {f310} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe58af0 <e88232> {f310} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe58c10 <e88236> {f311} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe58cd0 <e88234> {f311} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe58e40 <e88235> {f311} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe58f60 <e88239> {f312} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe59020 <e88237> {f312} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe59190 <e88238> {f312} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x56499fe592b0 <e88242> {f313} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x56499fe59370 <e88240> {f313} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x56499fe594e0 <e88241> {f313} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe54720 <e88245> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe547e0 <e88243> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe54950 <e88244> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe54a70 <e88248> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe54b30 <e88246> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe54ca0 <e88247> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe54dc0 <e88251> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe54e80 <e88249> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe54ff0 <e88250> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe55110 <e88254> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe551d0 <e88252> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe55340 <e88253> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe55460 <e88257> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe55520 <e88255> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe55690 <e88256> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe557b0 <e88260> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe55870 <e88258> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe559e0 <e88259> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe55b00 <e88263> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe55bc0 <e88261> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe55d30 <e88262> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe55e50 <e88266> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499feb1610 <e88264> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe56030 <e88265> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe56150 <e88269> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe56210 <e88267> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe56380 <e88268> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe564a0 <e88272> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe56560 <e88270> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe566d0 <e88271> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe567f0 <e88275> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe568b0 <e88273> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe56a20 <e88274> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x56499fe56b40 <e88278> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x56499fe56c00 <e88276> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x56499fe56d70 <e88277> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5a150 <e88294> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5a210 <e88292> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5a380 <e88293> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5a4a0 <e88297> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5a560 <e88295> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5a6d0 <e88296> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5a7f0 <e88300> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5a8b0 <e88298> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5aa20 <e88299> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5ab40 <e88303> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5ac00 <e88301> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5ad70 <e88302> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5ae90 <e88306> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5af50 <e88304> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5b0c0 <e88305> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5b1e0 <e88309> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5b2a0 <e88307> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5b410 <e88308> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5b530 <e88312> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5b5f0 <e88310> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5b760 <e88311> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5b880 <e88315> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499feb1cd0 <e88313> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5ba60 <e88314> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5bb80 <e88318> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5bc40 <e88316> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5bdb0 <e88317> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5bed0 <e88321> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5bf90 <e88319> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5c100 <e88320> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5c220 <e88324> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5c2e0 <e88322> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5c450 <e88323> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x56499fe5c570 <e88327> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x56499fe5c630 <e88325> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x56499fe5c7a0 <e88326> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3: IF 0x56499fe54650 <e50926> {f27}
    1:2:3:2:3:3:1: AND 0x5649a0214b20 <e101133#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:3:1:1: CONST 0x5649a0214890 <e101125#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:3:1:2: VARREF 0x56499fe53bd0 <e101126#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe51460 <e88358> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe51520 <e88356> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe51690 <e88357> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe517b0 <e88361> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe51870 <e88359> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe519e0 <e88360> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe51b00 <e88364> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe51bc0 <e88362> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe51d30 <e88363> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe51e50 <e88367> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:2:1: CONST 0x56499fe51f10 <e88365> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe52080 <e88366> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe521a0 <e88370> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:2:1: CONST 0x56499fe52260 <e88368> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe523d0 <e88369> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe524f0 <e88373> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe525b0 <e88371> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe52720 <e88372> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe52840 <e88376> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe52900 <e88374> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe52a70 <e88375> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe52b90 <e88379> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499feb1e40 <e88377> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe52d70 <e88378> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe52e90 <e88382> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:2:1: CONST 0x56499fe52f50 <e88380> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe530c0 <e88381> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe531e0 <e88385> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe532a0 <e88383> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe53410 <e88384> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe53530 <e88388> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe535f0 <e88386> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe53760 <e88387> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x56499fe53880 <e88391> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x56499fe53940 <e88389> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x56499fe53ab0 <e88390> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3: IF 0x56499fe51390 <e50893> {f27}
    1:2:3:2:3:3:3:1: AND 0x5649a02146f0 <e101111#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:3:3:1:1: CONST 0x5649a0214460 <e101103#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:3:3:3:1:2: VARREF 0x56499fe50910 <e101104#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2: IF 0x56499fe4e0d0 <e50860> {f27}
    1:2:3:2:3:3:3:2:1: AND 0x5649a01b0a60 <e88474> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:1: CONST 0x5649a01b0810 <e88470> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:1:2: VARREF 0x56499fe4d650 <e101091#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4b580 <e88398> {f284} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4b640 <e88396> {f284} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4b7b0 <e88397> {f284} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4b8d0 <e88401> {f285} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4b990 <e88399> {f285} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4bb00 <e88400> {f285} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4bc20 <e88404> {f286} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4bce0 <e88402> {f286} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4be50 <e88403> {f286} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4bf70 <e88407> {f287} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4c030 <e88405> {f287} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4c1a0 <e88406> {f287} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4c2c0 <e88410> {f288} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4c380 <e88408> {f288} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4c4f0 <e88409> {f288} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4c610 <e88413> {f289} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4c6d0 <e88411> {f289} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4c840 <e88412> {f289} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4c960 <e88416> {f290} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4ca20 <e88414> {f290} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4cb90 <e88415> {f290} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4ccb0 <e88419> {f291} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499feb22e0 <e88417> {f290} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4ce90 <e88418> {f291} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4cfb0 <e88422> {f292} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4d070 <e88420> {f292} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4d1e0 <e88421> {f292} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x56499fe4d300 <e88425> {f293} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x56499fe4d3c0 <e88423> {f293} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x56499fe4d530 <e88424> {f293} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe48e10 <e88428> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe48ed0 <e88426> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe49040 <e88427> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe49160 <e88431> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe49220 <e88429> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe49390 <e88430> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe494b0 <e88434> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe49570 <e88432> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe496e0 <e88433> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe49800 <e88437> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe498c0 <e88435> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe49a30 <e88436> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe49b50 <e88440> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe49c10 <e88438> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe49d80 <e88439> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe49ea0 <e88443> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe49f60 <e88441> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4a0d0 <e88442> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe4a1f0 <e88446> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe4a2b0 <e88444> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4a420 <e88445> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe4a540 <e88449> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499feb2450 <e88447> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4a720 <e88448> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe4a840 <e88452> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe4a900 <e88450> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4aa70 <e88451> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe4ab90 <e88455> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe4ac50 <e88453> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4adc0 <e88454> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe4aee0 <e88458> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe4afa0 <e88456> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4b110 <e88457> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x56499fe4b230 <e88461> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x56499fe4b2f0 <e88459> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x56499fe4b460 <e88460> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4e1a0 <e88477> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4e260 <e88475> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4e3d0 <e88476> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4e4f0 <e88480> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4e5b0 <e88478> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4e720 <e88479> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4e840 <e88483> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4e900 <e88481> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4ea70 <e88482> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4eb90 <e88486> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4ec50 <e88484> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4edc0 <e88485> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4eee0 <e88489> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4efa0 <e88487> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4f110 <e88488> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4f230 <e88492> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4f2f0 <e88490> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4f460 <e88491> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4f580 <e88495> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4f640 <e88493> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4f7b0 <e88494> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4f8d0 <e88498> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499feb2930 <e88496> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4fab0 <e88497> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4fbd0 <e88501> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4fc90 <e88499> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe4fe00 <e88500> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe4ff20 <e88504> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe4ffe0 <e88502> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe50150 <e88503> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe50270 <e88507> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe50330 <e88505> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe504a0 <e88506> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x56499fe505c0 <e88510> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x56499fe50680 <e88508> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x56499fe507f0 <e88509> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3: IF 0x56499fe48d40 <e50827> {f27}
    1:2:3:3:1: AND 0x5649a02189f0 <e101533#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a0218760 <e101525#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:1:2: VARREF 0x56499fe482c0 <e101526#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x56499fe45b50 <e88567> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe45c10 <e88565> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe45d80 <e88566> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe45ea0 <e88570> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe45f60 <e88568> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe460d0 <e88569> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe461f0 <e88573> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe462b0 <e88571> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe46420 <e88572> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe46540 <e88576> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x56499fe46600 <e88574> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x56499fe46770 <e88575> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe46890 <e88579> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x56499fe46950 <e88577> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x56499fe46ac0 <e88578> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe46be0 <e88582> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe46ca0 <e88580> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe46e10 <e88581> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe46f30 <e88585> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe46ff0 <e88583> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe47160 <e88584> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe47280 <e88588> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499feb2b40 <e88586> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe47460 <e88587> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe47580 <e88591> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x56499fe47640 <e88589> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x56499fe477b0 <e88590> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe478d0 <e88594> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe47990 <e88592> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe47b00 <e88593> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe47c20 <e88597> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe47ce0 <e88595> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe47e50 <e88596> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fe47f70 <e88600> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fe48030 <e88598> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fe481a0 <e88599> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3: IF 0x56499fe45a80 <e50794> {f27}
    1:2:3:3:3:1: AND 0x5649a02185c0 <e101511#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1: CONST 0x5649a0218330 <e101503#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:3:1:2: VARREF 0x56499fe45000 <e101504#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: IF 0x56499fe44f30 <e50761> {f27}
    1:2:3:3:3:2:1: AND 0x5649a0216010 <e101271#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:2:1:1: CONST 0x5649a0215d80 <e101263#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:2:1:2: VARREF 0x56499fe444b0 <e101264#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2: IF 0x56499fe443e0 <e50728> {f27}
    1:2:3:3:3:2:2:1: AND 0x5649a02157b0 <e101213#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:2:2:1:1: CONST 0x5649a0215520 <e101205#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:2:2:1:2: VARREF 0x56499fe43960 <e101206#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2: IF 0x56499fe43890 <e50695> {f27}
    1:2:3:3:3:2:2:2:1: AND 0x5649a01b19b0 <e88693> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x5649a01b1760 <e88689> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: VARREF 0x56499fe42e10 <e101186#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe406a0 <e88611> {f265} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe40760 <e88609> {f265} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe408d0 <e88610> {f265} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe409f0 <e88614> {f266} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe40ab0 <e88612> {f266} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe40c20 <e88613> {f266} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe40d40 <e88617> {f267} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe40e00 <e88615> {f267} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe40f70 <e88616> {f267} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe41090 <e88620> {f268} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe41150 <e88618> {f268} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe412c0 <e88619> {f268} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe413e0 <e88623> {f269} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe414a0 <e88621> {f269} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe41610 <e88622> {f269} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe41730 <e88626> {f270} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe417f0 <e88624> {f270} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe41960 <e88625> {f270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe41a80 <e88629> {f271} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe41b40 <e88627> {f271} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe41cb0 <e88628> {f271} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe41dd0 <e88632> {f272} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499feb2cb0 <e88630> {f271} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe41fb0 <e88631> {f272} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe420d0 <e88635> {f273} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe42190 <e88633> {f273} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe42300 <e88634> {f273} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe42420 <e88638> {f274} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe424e0 <e88636> {f274} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe42650 <e88637> {f274} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe42770 <e88641> {f275} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe42830 <e88639> {f275} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe429a0 <e88640> {f275} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x56499fe42ac0 <e88644> {f276} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x56499fe42b80 <e88642> {f276} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x56499fe42cf0 <e88643> {f276} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3df30 <e88647> {f251} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3dff0 <e88645> {f251} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3e160 <e88646> {f251} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3e280 <e88650> {f252} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3e340 <e88648> {f252} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3e4b0 <e88649> {f252} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3e5d0 <e88653> {f253} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3e690 <e88651> {f253} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3e800 <e88652> {f253} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3e920 <e88656> {f254} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3e9e0 <e88654> {f254} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3eb50 <e88655> {f254} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3ec70 <e88659> {f255} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3ed30 <e88657> {f255} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3eea0 <e88658> {f255} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3efc0 <e88662> {f256} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3f080 <e88660> {f256} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3f1f0 <e88661> {f256} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3f310 <e88665> {f257} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3f3d0 <e88663> {f257} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3f540 <e88664> {f257} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3f660 <e88668> {f258} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499feb2e20 <e88666> {f257} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3f840 <e88667> {f258} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3f960 <e88671> {f259} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3fa20 <e88669> {f259} @dt=0x5649a017c460@(G/wu32/6)  6'h26
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3fb90 <e88670> {f259} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe3fcb0 <e88674> {f260} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe3fd70 <e88672> {f260} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe3fee0 <e88673> {f260} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe40000 <e88677> {f261} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe400c0 <e88675> {f261} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe40230 <e88676> {f261} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x56499fe40350 <e88680> {f262} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x56499fe40410 <e88678> {f262} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x56499fe40580 <e88679> {f262} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3: IF 0x56499fe3de60 <e50662> {f27}
    1:2:3:3:3:2:2:3:1: AND 0x5649a01b1cc0 <e88780> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:2:3:1:1: CONST 0x5649a01b1a70 <e88776> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:2:3:1:2: VARREF 0x56499fe3d3e0 <e101193#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3ac70 <e88698> {f237} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3ad30 <e88696> {f237} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3aea0 <e88697> {f237} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3afc0 <e88701> {f238} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3b080 <e88699> {f238} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3b1f0 <e88700> {f238} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3b310 <e88704> {f239} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3b3d0 <e88702> {f239} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3b540 <e88703> {f239} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3b660 <e88707> {f240} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3b720 <e88705> {f240} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3b890 <e88706> {f240} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3b9b0 <e88710> {f241} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3ba70 <e88708> {f241} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3bbe0 <e88709> {f241} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3bd00 <e88713> {f242} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3bdc0 <e88711> {f242} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3bf30 <e88712> {f242} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3c050 <e88716> {f243} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3c110 <e88714> {f243} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3c280 <e88715> {f243} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3c3a0 <e88719> {f244} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499feb2f90 <e88717> {f243} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3c580 <e88718> {f244} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3c6a0 <e88722> {f245} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3c760 <e88720> {f245} @dt=0x5649a017c460@(G/wu32/6)  6'h25
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3c8d0 <e88721> {f245} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3c9f0 <e88725> {f246} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3cab0 <e88723> {f246} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3cc20 <e88724> {f246} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3cd40 <e88728> {f247} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3ce00 <e88726> {f247} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3cf70 <e88727> {f247} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x56499fe3d090 <e88731> {f248} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x56499fe3d150 <e88729> {f248} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x56499fe3d2c0 <e88730> {f248} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe38500 <e88734> {f223} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe385c0 <e88732> {f223} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe38730 <e88733> {f223} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe38850 <e88737> {f224} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe38910 <e88735> {f224} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe38a80 <e88736> {f224} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe38ba0 <e88740> {f225} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe38c60 <e88738> {f225} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe38dd0 <e88739> {f225} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe38ef0 <e88743> {f226} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe38fb0 <e88741> {f226} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe39120 <e88742> {f226} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe39240 <e88746> {f227} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe39300 <e88744> {f227} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe39470 <e88745> {f227} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe39590 <e88749> {f228} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe39650 <e88747> {f228} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe397c0 <e88748> {f228} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe398e0 <e88752> {f229} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe399a0 <e88750> {f229} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe39b10 <e88751> {f229} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe39c30 <e88755> {f230} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499feb3100 <e88753> {f229} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe39e10 <e88754> {f230} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe39f30 <e88758> {f231} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe39ff0 <e88756> {f231} @dt=0x5649a017c460@(G/wu32/6)  6'h24
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe3a160 <e88757> {f231} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe3a280 <e88761> {f232} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe3a340 <e88759> {f232} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe3a4b0 <e88760> {f232} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe3a5d0 <e88764> {f233} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe3a690 <e88762> {f233} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe3a800 <e88763> {f233} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x56499fe3a920 <e88767> {f234} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x56499fe3a9e0 <e88765> {f234} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x56499fe3ab50 <e88766> {f234} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3: IF 0x56499fe38430 <e50629> {f27}
    1:2:3:3:3:2:3:1: AND 0x5649a0215be0 <e101249#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:2:3:1:1: CONST 0x5649a0215950 <e101241#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:2:3:1:2: VARREF 0x56499fe379b0 <e101242#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2: IF 0x56499fe378e0 <e50596> {f27}
    1:2:3:3:3:2:3:2:1: AND 0x5649a01b22e0 <e88882> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:3:2:1:1: CONST 0x5649a01b2090 <e88878> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:3:2:1:2: VARREF 0x56499fe36e60 <e101222#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe346f0 <e88800> {f319} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe347b0 <e88798> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe34920 <e88799> {f319} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe34a40 <e88803> {f320} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe34b00 <e88801> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe34c70 <e88802> {f320} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe34d90 <e88806> {f321} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe34e50 <e88804> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe34fc0 <e88805> {f321} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe350e0 <e88809> {f322} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe351a0 <e88807> {f322} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe35310 <e88808> {f322} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe35430 <e88812> {f323} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe354f0 <e88810> {f323} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe35660 <e88811> {f323} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe35780 <e88815> {f324} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe35840 <e88813> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe359b0 <e88814> {f324} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe35ad0 <e88818> {f325} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe35b90 <e88816> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe35d00 <e88817> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe35e20 <e88821> {f326} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499feb32c0 <e88819> {f325} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe36000 <e88820> {f326} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe36120 <e88824> {f327} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe361e0 <e88822> {f327} @dt=0x5649a017c460@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe36350 <e88823> {f327} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe36470 <e88827> {f328} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe36530 <e88825> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe366a0 <e88826> {f328} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe367c0 <e88830> {f329} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe36880 <e88828> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe369f0 <e88829> {f329} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x56499fe36b10 <e88833> {f330} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x56499fe36bd0 <e88831> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x56499fe36d40 <e88832> {f330} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe31f80 <e88836> {f194} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe32040 <e88834> {f194} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe321b0 <e88835> {f194} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe322d0 <e88839> {f195} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe32390 <e88837> {f195} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe32500 <e88838> {f195} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe32620 <e88842> {f196} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe326e0 <e88840> {f196} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe32850 <e88841> {f196} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe32970 <e88845> {f197} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe32a30 <e88843> {f197} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe32ba0 <e88844> {f197} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe32cc0 <e88848> {f198} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe32d80 <e88846> {f198} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe32ef0 <e88847> {f198} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe33010 <e88851> {f199} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe330d0 <e88849> {f199} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe33240 <e88850> {f199} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe33360 <e88854> {f200} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe33420 <e88852> {f200} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe33590 <e88853> {f200} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe336b0 <e88857> {f201} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499feb3430 <e88855> {f200} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe33890 <e88856> {f201} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe339b0 <e88860> {f202} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe33a70 <e88858> {f202} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe33be0 <e88859> {f202} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe33d00 <e88863> {f203} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe33dc0 <e88861> {f203} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe33f30 <e88862> {f203} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe34050 <e88866> {f204} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe34110 <e88864> {f204} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe34280 <e88865> {f204} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x56499fe343a0 <e88869> {f205} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x56499fe34460 <e88867> {f205} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x56499fe345d0 <e88868> {f205} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3: IF 0x56499fe31eb0 <e50563> {f27}
    1:2:3:3:3:2:3:3:1: AND 0x5649a01b25f0 <e88969> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x5649a01b23a0 <e88965> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: VARREF 0x56499fe31430 <e101229#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe2ecc0 <e88887> {f179} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe2ed80 <e88885> {f179} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe2eef0 <e88886> {f179} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe2f010 <e88890> {f180} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe2f0d0 <e88888> {f180} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe2f240 <e88889> {f180} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe2f360 <e88893> {f181} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe2f420 <e88891> {f181} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe2f590 <e88892> {f181} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe2f6b0 <e88896> {f182} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe2f770 <e88894> {f182} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe2f8e0 <e88895> {f182} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe2fa00 <e88899> {f183} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe2fac0 <e88897> {f183} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe2fc30 <e88898> {f183} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe2fd50 <e88902> {f184} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe2fe10 <e88900> {f184} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe2ff80 <e88901> {f184} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe300a0 <e88905> {f185} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe30160 <e88903> {f185} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe302d0 <e88904> {f185} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe303f0 <e88908> {f186} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499feb35a0 <e88906> {f185} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe305d0 <e88907> {f186} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe306f0 <e88911> {f187} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe307b0 <e88909> {f187} @dt=0x5649a017c460@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe30920 <e88910> {f187} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe30a40 <e88914> {f188} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe30b00 <e88912> {f188} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe30c70 <e88913> {f188} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe30d90 <e88917> {f189} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe30e50 <e88915> {f189} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe30fc0 <e88916> {f189} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x56499fe310e0 <e88920> {f190} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x56499fe311a0 <e88918> {f190} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x56499fe31310 <e88919> {f190} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2c550 <e88923> {f164} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2c610 <e88921> {f164} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2c780 <e88922> {f164} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2c8a0 <e88926> {f165} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2c960 <e88924> {f165} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2cad0 <e88925> {f165} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2cbf0 <e88929> {f166} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2ccb0 <e88927> {f166} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2ce20 <e88928> {f166} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2cf40 <e88932> {f167} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2d000 <e88930> {f167} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2d170 <e88931> {f167} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2d290 <e88935> {f168} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2d350 <e88933> {f168} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2d4c0 <e88934> {f168} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2d5e0 <e88938> {f169} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2d6a0 <e88936> {f169} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2d810 <e88937> {f169} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2d930 <e88941> {f170} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2d9f0 <e88939> {f170} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2db60 <e88940> {f170} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2dc80 <e88944> {f171} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499feb3710 <e88942> {f170} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2de60 <e88943> {f171} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2df80 <e88947> {f172} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2e040 <e88945> {f172} @dt=0x5649a017c460@(G/wu32/6)  6'h20
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2e1b0 <e88946> {f172} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2e2d0 <e88950> {f173} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2e390 <e88948> {f173} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2e500 <e88949> {f173} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2e620 <e88953> {f174} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2e6e0 <e88951> {f174} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2e850 <e88952> {f174} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x56499fe2e970 <e88956> {f175} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x56499fe2ea30 <e88954> {f175} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x56499fe2eba0 <e88955> {f175} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3: IF 0x56499fe2c480 <e50530> {f27}
    1:2:3:3:3:3:1: AND 0x5649a0218190 <e101489#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x5649a0217f00 <e101481#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:3:1:2: VARREF 0x56499fe2ba00 <e101482#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2: IF 0x56499fe2b930 <e50497> {f27}
    1:2:3:3:3:3:2:1: AND 0x5649a0216440 <e101307#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:1: CONST 0x5649a02161b0 <e101299#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:3:2:1:2: VARREF 0x56499fe2aeb0 <e101300#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2: IF 0x56499fe2ade0 <e50464> {f27}
    1:2:3:3:3:3:2:2:1: AND 0x5649a01b2f20 <e89086> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x5649a01b2cd0 <e89082> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: VARREF 0x56499fe2a360 <e101280#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe27bf0 <e89004> {f149} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe27cb0 <e89002> {f149} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe27e20 <e89003> {f149} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe27f40 <e89007> {f150} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe28000 <e89005> {f150} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe28170 <e89006> {f150} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe28290 <e89010> {f151} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe28350 <e89008> {f151} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe284c0 <e89009> {f151} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe285e0 <e89013> {f152} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe286a0 <e89011> {f152} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe28810 <e89012> {f152} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe28930 <e89016> {f153} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe289f0 <e89014> {f153} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe28b60 <e89015> {f153} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe28c80 <e89019> {f154} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe28d40 <e89017> {f154} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe28eb0 <e89018> {f154} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe28fd0 <e89022> {f155} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe29090 <e89020> {f155} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe29200 <e89021> {f155} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe29320 <e89025> {f156} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499feb3c90 <e89023> {f155} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe29500 <e89024> {f156} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe29620 <e89028> {f157} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe296e0 <e89026> {f157} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe29850 <e89027> {f157} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe29970 <e89031> {f158} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe29a30 <e89029> {f158} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe29ba0 <e89030> {f158} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe29cc0 <e89034> {f159} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe29d80 <e89032> {f159} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe29ef0 <e89033> {f159} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x56499fe2a010 <e89037> {f160} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x56499fe2a0d0 <e89035> {f160} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x56499fe2a240 <e89036> {f160} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe25480 <e89040> {f135} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe25540 <e89038> {f135} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe256b0 <e89039> {f135} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe257d0 <e89043> {f136} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe25890 <e89041> {f136} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe25a00 <e89042> {f136} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe25b20 <e89046> {f137} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe25be0 <e89044> {f137} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe25d50 <e89045> {f137} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe25e70 <e89049> {f138} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe25f30 <e89047> {f138} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe260a0 <e89048> {f138} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe261c0 <e89052> {f139} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe26280 <e89050> {f139} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe263f0 <e89051> {f139} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe26510 <e89055> {f140} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe265d0 <e89053> {f140} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe26740 <e89054> {f140} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe26860 <e89058> {f141} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe26920 <e89056> {f141} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe26a90 <e89057> {f141} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe26bb0 <e89061> {f142} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499feb3e00 <e89059> {f141} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe26d90 <e89060> {f142} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe26eb0 <e89064> {f143} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe26f70 <e89062> {f143} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe270e0 <e89063> {f143} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe27200 <e89067> {f144} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe272c0 <e89065> {f144} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe27430 <e89066> {f144} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe27550 <e89070> {f145} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe27610 <e89068> {f145} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe27780 <e89069> {f145} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x56499fe278a0 <e89073> {f146} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x56499fe27960 <e89071> {f146} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x56499fe27ad0 <e89072> {f146} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3: IF 0x56499fe253b0 <e50431> {f27}
    1:2:3:3:3:3:2:3:1: AND 0x5649a01b3230 <e89173> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x5649a01b2fe0 <e89169> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: VARREF 0x56499fe24930 <e101287#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe221c0 <e89091> {f119} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe22280 <e89089> {f119} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe223f0 <e89090> {f119} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe22510 <e89094> {f120} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe225d0 <e89092> {f120} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe22740 <e89093> {f120} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe22860 <e89097> {f121} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe22920 <e89095> {f121} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe22a90 <e89096> {f121} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe22bb0 <e89100> {f122} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe22c70 <e89098> {f122} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe22de0 <e89099> {f122} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe22f00 <e89103> {f123} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe22fc0 <e89101> {f123} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe23130 <e89102> {f123} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe23250 <e89106> {f124} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe23310 <e89104> {f124} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe23480 <e89105> {f124} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe235a0 <e89109> {f125} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe23660 <e89107> {f125} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe237d0 <e89108> {f125} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe238f0 <e89112> {f126} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499feb3f70 <e89110> {f125} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe23ad0 <e89111> {f126} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe23bf0 <e89115> {f127} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe23cb0 <e89113> {f127} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe23e20 <e89114> {f127} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe23f40 <e89118> {f128} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe24000 <e89116> {f128} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe24170 <e89117> {f128} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe24290 <e89121> {f129} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe24350 <e89119> {f129} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe244c0 <e89120> {f129} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x56499fe245e0 <e89124> {f130} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x56499fe246a0 <e89122> {f130} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x56499fe24810 <e89123> {f130} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe1fa50 <e89127> {f104} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe1fb10 <e89125> {f104} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe1fc80 <e89126> {f104} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe1fda0 <e89130> {f105} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe1fe60 <e89128> {f105} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe1ffd0 <e89129> {f105} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe200f0 <e89133> {f106} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe201b0 <e89131> {f106} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe20320 <e89132> {f106} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe20440 <e89136> {f107} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe20500 <e89134> {f107} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe20670 <e89135> {f107} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe20790 <e89139> {f108} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe20850 <e89137> {f108} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe209c0 <e89138> {f108} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe20ae0 <e89142> {f109} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe20ba0 <e89140> {f109} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe20d10 <e89141> {f109} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe20e30 <e89145> {f110} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe20ef0 <e89143> {f110} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe21060 <e89144> {f110} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe21180 <e89148> {f111} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499feb40e0 <e89146> {f110} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe21360 <e89147> {f111} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe21480 <e89151> {f112} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe21540 <e89149> {f112} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe216b0 <e89150> {f112} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe217d0 <e89154> {f113} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe21890 <e89152> {f113} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe21a00 <e89153> {f113} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe21b20 <e89157> {f114} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe21be0 <e89155> {f114} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe21d50 <e89156> {f114} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x56499fe21e70 <e89160> {f115} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x56499fe21f30 <e89158> {f115} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x56499fe220a0 <e89159> {f115} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3: IF 0x56499fe1f980 <e50398> {f27}
    1:2:3:3:3:3:3:1: AND 0x5649a0217d60 <e101467#> {f27} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x5649a0217ad0 <e101459#> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:3:3:1:2: VARREF 0x56499fe1ef00 <e101460#> {f27} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2: IF 0x56499fe1ee30 <e50365> {f27}
    1:2:3:3:3:3:3:2:1: AND 0x5649a01b3850 <e89275> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:2:1:1: CONST 0x5649a01b3600 <e89271> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:2:1:2: VARREF 0x56499fe1e3b0 <e101316#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1bc40 <e89193> {f90} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1bd00 <e89191> {f90} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1be70 <e89192> {f90} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1bf90 <e89196> {f91} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1c050 <e89194> {f91} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1c1c0 <e89195> {f91} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1c2e0 <e89199> {f92} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1c3a0 <e89197> {f92} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1c510 <e89198> {f92} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1c630 <e89202> {f93} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1c6f0 <e89200> {f93} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1c860 <e89201> {f93} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1c980 <e89205> {f94} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1ca40 <e89203> {f94} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1cbb0 <e89204> {f94} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1ccd0 <e89208> {f95} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1cd90 <e89206> {f95} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1cf00 <e89207> {f95} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1d020 <e89211> {f96} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1d0e0 <e89209> {f96} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1d250 <e89210> {f96} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1d370 <e89214> {f97} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499feb4250 <e89212> {f96} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1d550 <e89213> {f97} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1d670 <e89217> {f98} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1d730 <e89215> {f98} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1d8a0 <e89216> {f98} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1d9c0 <e89220> {f99} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1da80 <e89218> {f99} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1dbf0 <e89219> {f99} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1dd10 <e89223> {f100} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1ddd0 <e89221> {f100} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1df40 <e89222> {f100} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x56499fe1e060 <e89226> {f101} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x56499fe1e120 <e89224> {f101} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x56499fe1e290 <e89225> {f101} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe194d0 <e89229> {f76} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe19590 <e89227> {f76} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe19700 <e89228> {f76} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe19820 <e89232> {f77} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe198e0 <e89230> {f77} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe19a50 <e89231> {f77} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe19b70 <e89235> {f78} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe19c30 <e89233> {f78} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe19da0 <e89234> {f78} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe19ec0 <e89238> {f79} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe19f80 <e89236> {f79} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1a0f0 <e89237> {f79} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1a210 <e89241> {f80} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1a2d0 <e89239> {f80} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1a440 <e89240> {f80} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1a560 <e89244> {f81} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1a620 <e89242> {f81} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1a790 <e89243> {f81} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1a8b0 <e89247> {f82} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1a970 <e89245> {f82} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1aae0 <e89246> {f82} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1ac00 <e89250> {f83} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499feb43c0 <e89248> {f82} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1ade0 <e89249> {f83} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1af00 <e89253> {f84} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1afc0 <e89251> {f84} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1b130 <e89252> {f84} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1b250 <e89256> {f85} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1b310 <e89254> {f85} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1b480 <e89255> {f85} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1b5a0 <e89259> {f86} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1b660 <e89257> {f86} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1b7d0 <e89258> {f86} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x56499fe1b8f0 <e89262> {f87} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x56499fe1b9b0 <e89260> {f87} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x56499fe1bb20 <e89261> {f87} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3: IF 0x56499fe19400 <e50332> {f27}
    1:2:3:3:3:3:3:3:1: AND 0x5649a01b50d0 <e89535> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5649a01b4e80 <e89531> {f27} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: VARREF 0x56499fe18980 <e101323#> {f27} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe15c20 <e89286> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: OR 0x56499fe15ce0 <e89284> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x56499fe15da0 <e89280> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x56499fe15e60 <e89278> {f60} @dt=0x5649a01874c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:1:2: VARREF 0x56499fe15fd0 <e89279> {f60} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x56499fe160f0 <e89283> {f60} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x56499fe161b0 <e89281> {f60} @dt=0x5649a01874c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2: VARREF 0x56499fe16320 <e89282> {f60} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe16440 <e89285> {f60} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe16560 <e89289> {f61} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe16620 <e89287> {f61} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe16790 <e89288> {f61} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe168b0 <e89292> {f62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe16970 <e89290> {f62} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe16ae0 <e89291> {f62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe16c00 <e89295> {f63} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe16cc0 <e89293> {f63} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe16e30 <e89294> {f63} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe16f50 <e89298> {f64} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe17010 <e89296> {f64} @dt=0x5649a017c540@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe17180 <e89297> {f64} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe172a0 <e89301> {f65} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe17360 <e89299> {f65} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe174d0 <e89300> {f65} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe175f0 <e89304> {f66} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe176b0 <e89302> {f66} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe17820 <e89303> {f66} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe17940 <e89307> {f67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499feb4530 <e89305> {f66} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe17b20 <e89306> {f67} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe17c40 <e89310> {f68} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe17d00 <e89308> {f68} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe17e70 <e89309> {f68} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe17f90 <e89313> {f69} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe18050 <e89311> {f69} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe181c0 <e89312> {f69} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe182e0 <e89316> {f70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe183a0 <e89314> {f70} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe18510 <e89315> {f70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x56499fe18630 <e89319> {f71} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x56499fe186f0 <e89317> {f71} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x56499fe18860 <e89318> {f71} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0b7a0 <e89322> {f29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe0b860 <e89320> {f29} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0b9d0 <e89321> {f29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0baf0 <e89325> {f30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe0bbb0 <e89323> {f30} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0bd20 <e89324> {f30} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0be40 <e89328> {f31} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe0bf00 <e89326> {f31} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0c070 <e89327> {f31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0c190 <e89331> {f32} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe0c250 <e89329> {f32} @dt=0x5649a017c540@(G/wu32/2)  2'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0c3c0 <e89330> {f32} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0c4e0 <e89334> {f33} @dt=0x5649a017c540@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe0c5a0 <e89332> {f33} @dt=0x5649a017c540@(G/wu32/2)  2'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0c710 <e89333> {f33} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0c830 <e89337> {f34} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe0c8f0 <e89335> {f34} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0ca60 <e89336> {f34} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0cb80 <e89358> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x56499fe0cc40 <e89356> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x56499fe0cd00 <e89352> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x56499fe0cdc0 <e89348> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x56499fe0ce80 <e89344> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x56499fe0cf40 <e89340> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x56499fe0d000 <e89338> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: VARREF 0x56499fe0d170 <e89339> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x56499fe0d290 <e89343> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x56499fe0d350 <e89341> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: VARREF 0x56499fe0d4c0 <e89342> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x56499fe0d5e0 <e89347> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x56499fe0d6a0 <e89345> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: VARREF 0x56499fe0d810 <e89346> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x56499fe0d930 <e89351> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x56499fe0d9f0 <e89349> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: VARREF 0x56499fe0db60 <e89350> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x56499fe0dc80 <e89355> {f35} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x56499fe0dd40 <e89353> {f35} @dt=0x5649a017c460@(G/wu32/6)  6'h11
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x56499fe0deb0 <e89354> {f35} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0dfd0 <e89357> {f35} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe14f90 <e89361> {f55} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fe15050 <e89359> {f55} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe151c0 <e89360> {f55} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0e0f0 <e89382> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x56499fe0e1b0 <e89380> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x56499fe0e270 <e89376> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x56499fe0e330 <e89372> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x56499fe0e3f0 <e89368> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x56499fe0e4b0 <e89364> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x56499fe0e570 <e89362> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: VARREF 0x56499fe0e6e0 <e89363> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x56499fe0e800 <e89367> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x56499fe0e8c0 <e89365> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: VARREF 0x56499fe0ea30 <e89366> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x56499fe0eb50 <e89371> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x56499fe0ec10 <e89369> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: VARREF 0x56499fe0ed80 <e89370> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x56499fe0eea0 <e89375> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x56499fe0ef60 <e89373> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: VARREF 0x56499fe0f0d0 <e89374> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x56499fe0f1f0 <e89379> {f36} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x56499fe0f2b0 <e89377> {f36} @dt=0x5649a017c460@(G/wu32/6)  6'h13
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x56499fe0f420 <e89378> {f36} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe0f540 <e89381> {f36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe0fe30 <e89504> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: COND 0x56499fead880 <e89502> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:1: AND 0x5649a0217930 <e101445#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x5649a02176a0 <e101437#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x56499fe0fa30 <e101438#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: VARREF 0x56499fe0fef0 <e89385> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3: COND 0x56499fead7c0 <e89488> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:1: AND 0x5649a0217500 <e101423#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:1:1: CONST 0x5649a0217270 <e101415#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:3:3:3:3:3:3:1:3:1:2: VARREF 0x56499fe10500 <e101416#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2: COND 0x56499fead700 <e89473> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:1: AND 0x5649a02170d0 <e101401#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:1:1: CONST 0x5649a0216e40 <e101393#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:3:3:3:3:3:3:1:3:2:1:2: VARREF 0x56499fe10cd0 <e101394#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:2: VARREF 0x56499fe11190 <e89390> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3: COND 0x56499fead640 <e89459> {f51} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1: AND 0x5649a0216ca0 <e101379#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:1: CONST 0x5649a0216a10 <e101371#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2: VARREF 0x56499fe117a0 <e101372#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:2: VARREF 0x56499fe11c60 <e89393> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3: COND 0x56499fead580 <e89445> {f42} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1: AND 0x5649a0216870 <e101357#> {f37} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:1: CONST 0x5649a02165e0 <e101349#> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2: VARREF 0x56499fe12270 <e101350#> {f37} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2: COND 0x56499fead400 <e89413> {f42} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1: AND 0x5649a01b3b60 <e89412> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:1: CONST 0x5649a01b3910 <e89408> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2: VARREF 0x56499fe12a40 <e101330#> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:2: CONST 0x56499fe12f00 <e89398> {f42} @dt=0x5649a017c460@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:3: CONST 0x56499fe13250 <e89399> {f48} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3: COND 0x56499fead4c0 <e89431> {f39} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1: AND 0x5649a01b3e70 <e89430> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:1: CONST 0x5649a01b3c20 <e89426> {f37} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2: VARREF 0x56499fe138b0 <e101337#> {f37} @dt=0x5649a0145bd0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:2: CONST 0x56499fe13d70 <e89416> {f39} @dt=0x5649a017c460@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:3: CONST 0x56499fe140c0 <e89417> {f45} @dt=0x5649a017c460@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:3: VARREF 0x56499fe14410 <e89474> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe10010 <e89503> {f51} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe14650 <e89513> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x56499fe14710 <e89511> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x56499fe147d0 <e89507> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x56499fe14890 <e89505> {f54} @dt=0x5649a017c460@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x56499fe14a00 <e89506> {f54} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x56499fe14b20 <e89510> {f54} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x56499fe14be0 <e89508> {f54} @dt=0x5649a017c460@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x56499fe14d50 <e89509> {f54} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe14e70 <e89512> {f54} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fe152e0 <e89522> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x56499fe153a0 <e89520> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x56499fe15460 <e89516> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x56499fe15520 <e89514> {f56} @dt=0x5649a017c460@(G/wu32/6)  6'h10
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x56499fe15690 <e89515> {f56} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x56499fe157b0 <e89519> {f56} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x56499fe15870 <e89517> {f56} @dt=0x5649a017c460@(G/wu32/6)  6'h12
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x56499fe159e0 <e89518> {f56} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fe15b00 <e89521> {f56} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: CFUNC 0x5649a0189400 <e82593> {c256}  _multiclk__TOP__10 [STATICU]
    1:2:3: ASSIGNW 0x56499fd213d0 <e76772> {c256} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499fd21490 <e30019> {c256} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: AND 0x5649a004fb80 <e89637> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a004fc40 <e89635> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5649a004fd00 <e89604> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5649a004fdc0 <e89601> {h67} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5649a01b6330 <e89617> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5649a01b60e0 <e89613> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x5649a01e7750 <e96303> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x5649a0050000 <e96294> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x5649a0050120 <e96295> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: EQ 0x5649a0050400 <e89621> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5649a01b6640 <e89634> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5649a01b63f0 <e89630> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x5649a01e78f0 <e96319> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x5649a0050590 <e96310> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x5649a00506b0 <e96311> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:2: VARREF 0x5649a0050990 <e89620> {h67} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5649a0050ab0 <e89636> {h67} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x56499fd21670 <e30017> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x56499fd21790 <e30018> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x56499fd218b0 <e30020> {c256} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: ASSIGNW 0x56499fd219d0 <e76775> {c257} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499fd21a90 <e30025> {c257} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: AND 0x5649a0053cc0 <e89674> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5649a0053d80 <e89672> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5649a0053e40 <e89641> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5649a0053f00 <e89638> {h68} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5649a01b6950 <e89654> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5649a01b6700 <e89650> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x5649a01e7a90 <e96335> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x5649a0054140 <e96326> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x5649a0054260 <e96327> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2: EQ 0x5649a0054540 <e89658> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5649a01b6c60 <e89671> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5649a01b6a10 <e89667> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x5649a01e7c30 <e96351> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x5649a00546d0 <e96342> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x5649a00547f0 <e96343> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:2: VARREF 0x5649a0054ad0 <e89657> {h68} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5649a0054bf0 <e89673> {h68} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x56499fd21c70 <e30023> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x56499fd21d90 <e30024> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x56499fd21eb0 <e30026> {c257} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: COMMENT 0x5649a015bb20 <e77980> {g9}  ALWAYS
    1:2:3: IF 0x56499fef0690 <e77982> {g10}
    1:2:3:1: AND 0x5649a021b3d0 <e101753#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: CONST 0x5649a021b140 <e101745#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h80000000
    1:2:3:1:2: VARREF 0x5649a003c2d0 <e101746#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: ASSIGN 0x56499fef2b00 <e89678> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x56499fef2bc0 <e89676> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56499fef2d30 <e89677> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3: IF 0x56499fef42e0 <e56966> {g10}
    1:2:3:3:1: AND 0x5649a021afa0 <e101731#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:1:1: CONST 0x5649a021ad10 <e101723#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h40000000
    1:2:3:3:1:2: VARREF 0x5649a003c810 <e101724#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x56499fef6770 <e89682> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56499fef6830 <e89680> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56499fef69e0 <e89681> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3: IF 0x56499fef81d0 <e57007> {g10}
    1:2:3:3:3:1: AND 0x5649a021ab70 <e101709#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:1:1: CONST 0x5649a021a8e0 <e101701#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h20000000
    1:2:3:3:3:1:2: VARREF 0x5649a003cd90 <e101702#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:2: ASSIGN 0x56499fefa220 <e89686> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x56499fefa2e0 <e89684> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x56499fefa490 <e89685> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3: IF 0x56499fefb4a0 <e57038> {g10}
    1:2:3:3:3:3:1: AND 0x5649a021a740 <e101687#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x5649a021a4b0 <e101679#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h10000000
    1:2:3:3:3:3:1:2: VARREF 0x5649a003d310 <e101680#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2: ASSIGN 0x56499fee7b00 <e89738> {g29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1: COND 0x56499feed790 <e89736> {g29} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: AND 0x5649a0219ab0 <e101621#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:1:1: CONST 0x5649a0219820 <e101613#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h8000000
    1:2:3:3:3:3:2:1:1:2: VARREF 0x5649a003d890 <e101614#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2: COND 0x56499fee9d80 <e89705> {g29} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: AND 0x5649a0219250 <e101577#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:2:1:1: CONST 0x5649a0218fc0 <e101569#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:2:1:2: VARREF 0x5649a003de10 <e101570#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2:2: LTS 0x56499fee9a80 <e89690> {g29} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:2:1: CONST 0x56499fee7350 <e34194> {g29} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:2:2: VARREF 0x56499fee4f50 <e34195> {g29} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:2:3: GTES 0x56499fee5070 <e89691> {g26} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:3:1: CONST 0x56499fee95d0 <e34184> {g26} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:3:2: VARREF 0x56499fee7050 <e34185> {g26} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3: COND 0x56499fee5130 <e89722> {g23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1: AND 0x5649a0219680 <e101599#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:2:1:3:1:1: CONST 0x5649a02193f0 <e101591#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:3:1:2: VARREF 0x5649a003e390 <e101592#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:3:2: NEQ 0x56499fee9480 <e89707> {g23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:2:1: VARREF 0x56499fee4d90 <e31803> {g23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:2:2: VARREF 0x56499fee6d50 <e31804> {g23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:1:3:3: EQ 0x56499fee6e70 <e89708> {g20} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:3:1: VARREF 0x56499fee4950 <e31797> {g20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:3:2: VARREF 0x56499fee4a70 <e31798> {g20} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:2: VARREF 0x56499fedffd0 <e89737> {g29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3: IF 0x56499fee8880 <e57084> {g10}
    1:2:3:3:3:3:3:1: AND 0x5649a021a310 <e101665#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x5649a021a080 <e101657#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h8000000
    1:2:3:3:3:3:3:1:2: VARREF 0x5649a003e910 <e101658#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x56499fee6300 <e89742> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x56499fee3d50 <e89740> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x56499feeac10 <e89741> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3: IF 0x56499fee8280 <e57095> {g10}
    1:2:3:3:3:3:3:3:1: AND 0x5649a0219ee0 <e101643#> {g10} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5649a0219c50 <e101635#> {g10} @dt=0x56499f7b4bf0@(G/w32)  32'h4000000
    1:2:3:3:3:3:3:3:1:2: VARREF 0x5649a003ee90 <e101636#> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2: IF 0x56499feb4b10 <e57120> {g12}
    1:2:3:3:3:3:3:3:2:1: OR 0x56499fee0960 <e89778> {g12} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x56499fee0a20 <e89747> {g12} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x56499feebd90 <e89744> {g12} @dt=0x5649a01874c0@(G/wu32/5)  5'h1
    1:2:3:3:3:3:3:3:2:1:1:2: AND 0x5649a01b78a0 <e89760> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:1: CONST 0x5649a01b7650 <e89756> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:1:2:2: SHIFTR 0x5649a01e8c70 <e96511> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:2:1: VARREF 0x56499ffdbca0 <e96502> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:1:2:2:2: CONST 0x56499ffdbdf0 <e96503> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x56499feec060 <e89764> {g12} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x56499feec120 <e89761> {g12} @dt=0x5649a01874c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:2:2: AND 0x5649a01b7bb0 <e89777> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:1: CONST 0x5649a01b7960 <e89773> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:2:2:2: SHIFTR 0x5649a01e8e10 <e96527> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:2:1: VARREF 0x56499ffdc1e0 <e96518> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:2:2:2:2: CONST 0x56499ffdc330 <e96519> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:2: ASSIGN 0x56499feb07f0 <e89781> {g13} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:2:1: LTES 0x56499feb08b0 <e89779> {g13} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:2:1:1: CONST 0x56499feb0970 <e34143> {g13} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:2:1:2: VARREF 0x56499feb0b00 <e34144> {g13} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:2:2: VARREF 0x56499feb0c20 <e89780> {g13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:2:3: IF 0x56499feb4fa0 <e57126> {g15}
    1:2:3:3:3:3:3:3:2:3:1: OR 0x56499fee1890 <e89816> {g15} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1: EQ 0x56499fee1950 <e89785> {g15} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1:1: CONST 0x56499fee1a10 <e89782> {g15} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:3:3:3:3:3:2:3:1:1:2: AND 0x5649a01b7ec0 <e89798> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:1: CONST 0x5649a01b7c70 <e89794> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:1:2:2: SHIFTR 0x5649a01e8fb0 <e96543> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:1: VARREF 0x56499ffdc760 <e96534> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:2: CONST 0x56499ffdc8b0 <e96535> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2: EQ 0x56499fee1d10 <e89802> {g15} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:2:1: CONST 0x56499fee1dd0 <e89799> {g15} @dt=0x5649a01874c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2: AND 0x5649a01b81d0 <e89815> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:1: CONST 0x5649a01b7f80 <e89811> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:2:2:2: SHIFTR 0x5649a01e9150 <e96559> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:1: VARREF 0x56499ffdcce0 <e96550> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:2: CONST 0x56499ffdce30 <e96551> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:2: ASSIGN 0x56499fee5250 <e89819> {g16} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1: GTS 0x56499fee5310 <e89817> {g16} @dt=0x5649a0145bd0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1:1: CONST 0x56499fee53d0 <e34174> {g16} @dt=0x56499faf0450@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:3:2:1:2: VARREF 0x56499fee5580 <e34175> {g16} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:3:2:2: VARREF 0x56499fee56d0 <e89818> {g16} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x56499fee5820 <e89822> {g32} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x56499fee58e0 <e89820> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x56499fee5a50 <e89821> {g32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: ASSIGNW 0x56499fd22bd0 <e89905> {c270} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499fd22c90 <e89903> {c270} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56499fd22d50 <e89901> {c270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2: VARREF 0x56499fd22e70 <e89902> {c270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:2: VARREF 0x56499fd22f90 <e89904> {c270} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: ASSIGNW 0x56499fd3b0b0 <e76781> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1: COND 0x56499fd3b170 <e32102> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:1: VARREF 0x56499fd3b230 <e89906> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:1:2: COND 0x5649a005d7a0 <e68345> {c410} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:2:1: VARREF 0x5649a005d860 <e89907> {c410} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:1:2:2: VARREF 0x5649a005d980 <e30213> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:1:2:3: VARREF 0x5649a005daa0 <e30214> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x5649a00617e0 <e68391> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:1: VARREF 0x5649a00618a0 <e89908> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:1:3:2: ADD 0x5649a00619c0 <e68362> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1: SHIFTL 0x5649a0061a80 <e101774#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:2:1:1: VARREF 0x5649a0061b40 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:1:3:2:1:2: CONST 0x5649a0061c60 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3:1:3:2:2: VARREF 0x5649a0061dd0 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:3: ADD 0x5649a0061ef0 <e67111> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:1:3:3:1: CONST 0x5649a0061fb0 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:1:3:3:2: VARREF 0x5649a0062120 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x56499fd3b590 <e32103> {i13} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: CFUNC 0x5649a0189810 <e82595> {h34}  _multiclk__TOP__11 [STATICU]
    1:2:3: COMMENT 0x5649a015a2a0 <e78029> {h34}  ALWAYS
    1:2:3: ASSIGN 0x56499ff0f920 <e89947> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: AND 0x56499ff0f9e0 <e89945> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x56499ff0faa0 <e89943> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x56499ff0fb60 <e89912> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x5649a01b9740 <e89925> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x5649a01b94f0 <e89921> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x5649a01e92f0 <e96575> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x5649a0024080 <e96566> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x5649a00241d0 <e96567> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: VARREF 0x56499ff0fd70 <e89911> {h62} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x56499ff0fec0 <e89929> {h62} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x5649a01b9a50 <e89942> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x5649a01b9800 <e89938> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x5649a01e9490 <e96591> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x5649a0016290 <e96582> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x5649a00163e0 <e96583> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: VARREF 0x56499ff100d0 <e89928> {h62} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:2: VARREF 0x56499ff10220 <e89944> {h62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x56499ff10380 <e89946> {h62} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x56499ff11ca0 <e90028> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x56499ff11d60 <e90026> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: AND 0x56499ff11e20 <e89986> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56499ff11ee0 <e89950> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56499ff11fa0 <e89948> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:1:1:2: VARREF 0x56499ff120f0 <e89949> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x56499ff12250 <e89985> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x56499ff12310 <e89954> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x56499ff123d0 <e89951> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x5649a01b9d60 <e89967> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x5649a01b9b10 <e89963> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x5649a01e9630 <e96607> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x5649a00245c0 <e96598> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x5649a0024710 <e96599> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x56499ff12680 <e89971> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x56499ff12740 <e89968> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x5649a01ba070 <e89984> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x5649a01b9e20 <e89980> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x5649a01e97d0 <e96623> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x5649a00167d0 <e96614> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x5649a0016920 <e96615> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x56499ff129f0 <e90025> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: AND 0x56499ff12ab0 <e89989> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x56499ff12b70 <e89987> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2:1:2: VARREF 0x56499ff12cc0 <e89988> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x56499ff12e20 <e90024> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x56499ff12ee0 <e89993> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1:1: VARREF 0x56499ff12fa0 <e89990> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x5649a01ba380 <e90006> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x5649a01ba130 <e90002> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x5649a01e9970 <e96639> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x5649a0024b40 <e96630> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x5649a0024c90 <e96631> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x56499ff13250 <e90010> {h70} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:2:1: VARREF 0x56499ff13310 <e90007> {h70} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x5649a01ba690 <e90023> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x5649a01ba440 <e90019> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x5649a01e9b10 <e96655> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x5649a0016d50 <e96646> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x5649a0016ea0 <e96647> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x56499ff135c0 <e90027> {h70} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x56499ff13720 <e90035> {h73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x56499ff137e0 <e90033> {h73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x56499ff138a0 <e90031> {h73} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff13960 <e90029> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: VARREF 0x56499ff13ac0 <e90030> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: VARREF 0x56499ff13c20 <e90032> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x56499ff13d40 <e90034> {h73} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x56499ff13e90 <e90042> {h74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x56499ff13f50 <e90040> {h74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x56499ff14010 <e90038> {h74} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56499ff140d0 <e90036> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: VARREF 0x56499ff14230 <e90037> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: VARREF 0x56499ff14390 <e90039> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x56499ff144b0 <e90041> {h74} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x56499ff14600 <e90047> {h75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: OR 0x56499ff146c0 <e90045> {h75} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56499ff14780 <e90043> {h75} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56499ff148e0 <e90044> {h75} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56499ff14a40 <e90046> {h75} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: CFUNC 0x5649a0141c80 <e82597> {c5}  _eval [STATIC]
    1:2:3: IF 0x5649a0143570 <e76938> {l30}
    1:2:3:1: AND 0x5649a014f360 <e90051> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x5649a014c3c0 <e90049> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a014c2a0 <e90048> {l30} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: VARREF 0x5649a014f240 <e90050> {l30} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x5649a0066650 <e76900> {l36} _sequent__TOP__1 => CFUNC 0x5649a0151db0 <e82575> {l36}  _sequent__TOP__1 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ea280 <e96686> {l36} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ea1c0 <e96680> {l36} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021b800 <e101793#> {l36} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3:2:1:2: VARREF 0x5649a01e9cb0 <e101794#> {l36} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018b4b0 <e96681> {l36} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a015c920 <e77430> {k11}
    1:2:3:1: OR 0x5649a015c860 <e90063> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: AND 0x5649a0188000 <e90058> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a0187d00 <e90055> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2: NOT 0x5649a0187f40 <e90057> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5649a0187e20 <e90056> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5649a015c7a0 <e90062> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a015c4a0 <e90059> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a015c6e0 <e90061> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a015c5c0 <e90060> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a0147350 <e77373> {n53} _sequent__TOP__2 => CFUNC 0x5649a01470e0 <e82577> {n53}  _sequent__TOP__2 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ea910 <e96720> {n53} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ea850 <e96714> {n53} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021ba90 <e101809#> {n53} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:1:2: VARREF 0x5649a01ea340 <e101810#> {n53} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018be70 <e96715> {n53} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a014ad80 <e77520> {c486}
    1:2:3:1: OR 0x5649a0101020 <e90074> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: XOR 0x5649a0148150 <e90069> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a0147f10 <e90067> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:2: VARREF 0x5649a0148030 <e90068> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:2: AND 0x5649a0148510 <e90073> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0148210 <e90070> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a0148450 <e90072> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a0148330 <e90071> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a01476d0 <e77466> {c486} _sequent__TOP__3 => CFUNC 0x5649a0147460 <e82579> {c486}  _sequent__TOP__3 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01eafa0 <e96754> {c486} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01eaee0 <e96748> {c486} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021bd20 <e101825#> {c486} @dt=0x56499f7b4bf0@(G/w32)  32'h8
    1:2:3:2:1:2: VARREF 0x5649a01ea9d0 <e101826#> {c486} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018c750 <e96749> {c486} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a0154770 <e77646> {l30}
    1:2:3:1: AND 0x5649a01546b0 <e90081> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: NOT 0x5649a01544d0 <e90079> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a01543b0 <e90078> {l30} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: VARREF 0x5649a0154590 <e90080> {l30} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x5649a0188400 <e77632> {l36} _sequent__TOP__5 => CFUNC 0x5649a0188280 <e82583> {l36}  _sequent__TOP__5 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01eb630 <e96788> {l36} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01eb570 <e96782> {l36} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021bfb0 <e101841#> {l36} @dt=0x56499f7b4bf0@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x5649a01eb060 <e101842#> {l36} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018d030 <e96783> {l36} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a014e810 <e77839> {k11}
    1:2:3:1: OR 0x5649a014e750 <e90093> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: AND 0x5649a01427a0 <e90088> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a01424a0 <e90085> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2: NOT 0x5649a01426e0 <e90087> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5649a01425c0 <e90086> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5649a014e690 <e90092> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0142860 <e90089> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a014e5d0 <e90091> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a014e4b0 <e90090> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a0188780 <e77810> {n46} _sequent__TOP__6 => CFUNC 0x5649a0188510 <e82585> {n46}  _sequent__TOP__6 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ebcc0 <e96822> {n46} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ebc00 <e96816> {n46} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021c240 <e101857#> {n46} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:1:2: VARREF 0x5649a01eb6f0 <e101858#> {n46} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018d9d0 <e96817> {n46} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a014fef0 <e77891> {c486}
    1:2:3:1: OR 0x5649a014fe30 <e90109> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a014f080 <e90104> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x5649a014ec00 <e90099> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5649a014e9c0 <e90097> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: VARREF 0x5649a014eae0 <e90098> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x5649a014efc0 <e90103> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5649a014ecc0 <e90100> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: NOT 0x5649a014ef00 <e90102> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x5649a014ede0 <e90101> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5649a014fd70 <e90108> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a014fa70 <e90105> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a014fcb0 <e90107> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a014fb90 <e90106> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a0188b00 <e77850> {c477} _multiclk__TOP__7 => CFUNC 0x5649a0188890 <e82587> {c477}  _multiclk__TOP__7 [STATICU]
    1:2:3: IF 0x5649a0142980 <e77936> {l30}
    1:2:3:1: OR 0x5649a0150b00 <e90122> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a0150680 <e90117> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x5649a0150200 <e90112> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5649a014ffc0 <e90110> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: VARREF 0x5649a01500e0 <e90111> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x5649a01505c0 <e90116> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: NOT 0x5649a01503e0 <e90114> {l30} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x5649a01502c0 <e90113> {l30} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: VARREF 0x5649a01504a0 <e90115> {l30} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5649a0150a40 <e90121> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a0150740 <e90118> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a0150980 <e90120> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a0150860 <e90119> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a0188ee0 <e77895> {l19} _multiclk__TOP__8 => CFUNC 0x5649a0188c10 <e82589> {l19}  _multiclk__TOP__8 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ec350 <e96856> {l19} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ec290 <e96850> {l19} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021c4d0 <e101873#> {l19} @dt=0x56499f7b4bf0@(G/w32)  32'h40
    1:2:3:2:1:2: VARREF 0x5649a01ebd80 <e101874#> {l19} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018e370 <e96851> {l19} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a015ba50 <e77973> {c486}
    1:2:3:1: OR 0x5649a015b990 <e90133> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: XOR 0x5649a015b510 <e90128> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5649a015b2d0 <e90126> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:2: VARREF 0x5649a015b3f0 <e90127> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:2: AND 0x5649a015b8d0 <e90132> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a015b5d0 <e90129> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a015b810 <e90131> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a015b6f0 <e90130> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a01892f0 <e77947> {f23} _sequent__TOP__9 => CFUNC 0x5649a0188ff0 <e82591> {f23}  _sequent__TOP__9 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ec9e0 <e96890> {f23} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ec920 <e96884> {f23} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021c760 <e101889#> {f23} @dt=0x56499f7b4bf0@(G/w32)  32'h80
    1:2:3:2:1:2: VARREF 0x5649a01ec410 <e101890#> {f23} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018ed10 <e96885> {f23} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a015a1d0 <e78023> {c486}
    1:2:3:1: OR 0x5649a015a110 <e90148> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a015c200 <e90143> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x5649a015be40 <e90139> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5649a015bc00 <e90137> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: VARREF 0x5649a015bd20 <e90138> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: XOR 0x5649a015c140 <e90142> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5649a015bf00 <e90140> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: VARREF 0x5649a015c020 <e90141> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5649a015a050 <e90147> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a015c2c0 <e90144> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a0159f90 <e90146> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a0159e70 <e90145> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a0189700 <e77985> {c256} _multiclk__TOP__10 => CFUNC 0x5649a0189400 <e82593> {c256}  _multiclk__TOP__10 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ed070 <e96924> {c256} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ecfb0 <e96918> {c256} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021c9f0 <e101905#> {c256} @dt=0x56499f7b4bf0@(G/w32)  32'h100
    1:2:3:2:1:2: VARREF 0x5649a01ecaa0 <e101906#> {c256} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a018f6b0 <e96919> {c256} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x5649a015afd0 <e78075> {c486}
    1:2:3:1: OR 0x5649a015af10 <e90164> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1: OR 0x5649a015aa90 <e90159> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x5649a015a5c0 <e90154> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5649a015a380 <e90152> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: VARREF 0x5649a015a4a0 <e90153> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x5649a015a9d0 <e90158> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5649a015a680 <e90155> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: NOT 0x5649a015a910 <e90157> {k11} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x5649a015a7a0 <e90156> {k11} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5649a015ae50 <e90163> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5649a015ab50 <e90160> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5649a015ad90 <e90162> {c486} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5649a015ac70 <e90161> {c486} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5649a0189b10 <e78034> {h34} _multiclk__TOP__11 => CFUNC 0x5649a0189810 <e82595> {h34}  _multiclk__TOP__11 [STATICU]
    1:2:3:2: ASSIGN 0x5649a01ed700 <e96958> {h34} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1: OR 0x5649a01ed640 <e96952> {h34} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:2:1:1: CONST 0x5649a021cc80 <e101921#> {h34} @dt=0x56499f7b4bf0@(G/w32)  32'h200
    1:2:3:2:1:2: VARREF 0x5649a01ed130 <e101922#> {h34} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x5649a0190050 <e96953> {h34} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:4: ASSIGN 0x56499f793f70 <e90170> {c23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:4:1: VARREF 0x5649a014e340 <e90168> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4:2: VARREF 0x5649a014e220 <e90169> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x5649a0148bb0 <e90173> {c8} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:4:1: VARREF 0x5649a0148a90 <e90171> {c8} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x5649a0148970 <e90172> {c8} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:4: ASSIGN 0x5649a0147e50 <e90176> {c7} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:4:1: VARREF 0x5649a0147d30 <e90174> {c7} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x5649a0100f00 <e90175> {c7} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:4: ASSIGN 0x5649a0142b20 <e90179> {c23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:4:1: VARREF 0x5649a014c550 <e90177> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x56499f7886e0 <e90178> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x5649a0172c60 <e82599> {c5}  _eval_initial [SLOW] [STATIC]
    1:2:3: ASSIGN 0x56499f794770 <e90182> {c23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x56499f793e50 <e90180> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a0151850 <e76799> {c23} @dt=0x56499f78d110@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: VARREF 0x56499f794650 <e90181> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x5649a01430d0 <e76907> {c23} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3: ASSIGN 0x5649a01488b0 <e90185> {c8} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x5649a0100320 <e90183> {c8} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x5649a0148790 <e90184> {c8} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x5649a00fffe0 <e77391> {c8} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3: ASSIGN 0x5649a0100e40 <e90188> {c7} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:1: VARREF 0x5649a0100c00 <e90186> {c7} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x5649a0100d20 <e90187> {c7} @dt=0x5649a0120dd0@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x5649a01008c0 <e77473> {c7} @dt=0x56499f78d110@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x56499fa13eb0 <e82601> {c5}  final [SLOW]
    1:2:2: CSTMT 0x56499ffc8e60 <e76846> {c5}
    1:2:2:1: TEXT 0x56499ffc7b90 <e76847> {c5} "MIPS_Bus_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x5649a0025e40 <e76850> {c5}
    1:2:2:1: TEXT 0x56499feed910 <e76849> {c5} "MIPS_Bus_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x5649a0144150 <e82603> {c5}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x5649a0147a50 <e77612> {l23} _settle__TOP__4 => CFUNC 0x5649a01477e0 <e82581> {l23}  _settle__TOP__4 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x5649a01edd90 <e96992> {l23} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:1: OR 0x5649a01edcd0 <e96986> {l23} @dt=0x5649a018b2f0@(G/w32)
    1:2:3:1:1: CONST 0x5649a021cf10 <e101937#> {l23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:1:2: VARREF 0x5649a01ed7c0 <e101938#> {l23} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x5649a01909f0 <e96987> {l23} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5649a0149880 <e80154> {c5} @dt=0x5649a018b2f0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x5649a0157880 <e82605> {c5}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x5649a0151790 <e79750> {c5}
    1:2:3: CHANGEDET 0x5649a0172ba0 <e79766> {c23}
    1:2:3:1: VARREF 0x5649a014a5a0 <e90192> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:2: VARREF 0x5649a017d010 <e90193> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x5649a014a760 <e79753> {c23} @dt=0x56499f78d110@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x5649a017d250 <e90196> {c23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:4:1: VARREF 0x5649a0149a00 <e90194> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x56499ffe70d0 <e90195> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x5649a014a760 <e79753> {c23} @dt=0x56499f78d110@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x56499fd16900 <e82607> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:3: TRACEINC 0x56499ff69f10 <e79846> {c88} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff69ce0 <e61793> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3:2: VARREF 0x56499ff69df0 <e90197> {c88} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x56499ff77e00 <e80520> {c146} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff77bd0 <e62263> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus result_writeback
    1:2:3:2: VARREF 0x56499ff77ce0 <e62260> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x56499ff63470 <e80522> {c53} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff63240 <e61543> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3:2: ADD 0x5649a005f390 <e68370> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: SHIFTL 0x5649a005f450 <e101954#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: VARREF 0x5649a005f510 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x5649a005f630 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x5649a005f7a0 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x56499ff5ee50 <e80606> {c30} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5ec20 <e61373> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3:2: COND 0x5649a0062240 <e68395> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a0062300 <e90198> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:2: ADD 0x5649a0062420 <e68362> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x5649a00624e0 <e101974#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x5649a00625a0 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x5649a00626c0 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x5649a0062830 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x5649a0062950 <e67111> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1: CONST 0x5649a0062a10 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x5649a0062b80 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56499ff66a10 <e80717> {c74} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff667e0 <e61673> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3:2: SHIFTL 0x5649a001d950 <e101994#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a001da10 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x5649a001db60 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x56499ff67eb0 <e80774> {c79} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67c80 <e61723> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3:2: VARREF 0x56499ff67d90 <e61720> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x56499ff67670 <e80776> {c77} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67440 <e61703> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3:2: COND 0x5649a0058700 <e68266> {c258} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a00587c0 <e90199> {c258} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x5649a00588e0 <e66939> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:2:3: VARREF 0x5649a0058a00 <e30030> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56499ff67a90 <e80887> {c78} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67860 <e61713> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3:2: COND 0x5649a0059840 <e68299> {c259} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a0059900 <e90200> {c259} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x5649a0059a20 <e66952> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:2:3: VARREF 0x5649a0059b40 <e30036> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x56499ff6d7c0 <e80889> {c102} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6d560 <e61913> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3:2: VARREF 0x56499ff6d670 <e61910> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56499ff6dc70 <e80946> {c103} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6da10 <e61923> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3:2: VARREF 0x56499ff6db20 <e61920> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56499ff6e5d0 <e80948> {c105} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6e370 <e61943> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3:2: VARREF 0x56499ff6e480 <e61940> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x56499ff6ea60 <e80950> {c106} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6e830 <e61953> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3:2: VARREF 0x56499ff6e940 <e61950> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x56499ff6ef30 <e80952> {c107} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6ed00 <e61963> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3:2: VARREF 0x56499ff6ee10 <e61960> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x56499ff7ad40 <e80954> {c158} @dt=0x56499f80f070@(G/w3) -> TRACEDECL 0x56499ff7aae0 <e62363> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3:2: VARREF 0x56499ff7abf0 <e90201> {c158} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x56499ff7b1f0 <e80956> {c159} @dt=0x56499f80f070@(G/w3) -> TRACEDECL 0x56499ff7af90 <e62373> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3:2: VARREF 0x56499ff7b0a0 <e90202> {c159} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x56499ffa8470 <e80958> {q21} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ffa8200 <e63843> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3:2: VARREF 0x56499ffa8310 <e63840> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: TRACEINC 0x56499ffaa5f0 <e80960> {e14} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ffaa3c0 <e63913> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3:2: AND 0x5649a01ba9a0 <e90217> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01ba750 <e90213> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01ede50 <e97011> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x5649a0047fe0 <e97002> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x5649a0048100 <e97003> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x56499ffaaad0 <e80962> {e15} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffaa8a0 <e63923> {e15} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3:2: OR 0x5649a01ee7c0 <e97070> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1: SHIFTL 0x5649a01ee620 <e97066> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1:1: CCAST 0x5649a01ee250 <e97058> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x5649a01ee190 <e97045> {e22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x5649a01bacb0 <e97034> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x5649a01baa60 <e90228> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x5649a01edff0 <e97027> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x5649a0064c90 <e97018> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x5649a0064db0 <e97019> {e22} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x5649a01ee3d0 <e97059> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x5649a01ee310 <e97067> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x5649a0065200 <e97049> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56499ffaafe0 <e80964> {e16} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffaad80 <e63933> {e16} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3:2: OR 0x5649a01ef050 <e97128> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1: SHIFTL 0x5649a01eeeb0 <e97124> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1:1: CCAST 0x5649a01eeae0 <e97116> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x5649a01eea20 <e97103> {e23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x5649a01bafc0 <e97092> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x5649a01bad70 <e90243> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x5649a01ee880 <e97085> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x5649a0065e50 <e97076> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x5649a0065f70 <e97077> {e23} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x5649a01eec60 <e97117> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x5649a01eeba0 <e97125> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x5649a00663c0 <e97107> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56499ffab4a0 <e80966> {e17} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffab240 <e63943> {e17} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3:2: CCAST 0x5649a01ef110 <e97137> {e24} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1: VARREF 0x5649a00488e0 <e97134> {e24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56499ffab930 <e80968> {e18} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffab700 <e63953> {e18} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3:2: CCAST 0x5649a01ef1d0 <e97146> {e25} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1: VARREF 0x5649a0048e20 <e97143> {e25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56499ffabe00 <e80970> {e19} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffabbd0 <e63963> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x56499ffabce0 <e63960> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x56499ff66e30 <e80972> {c75} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff66c00 <e61683> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3:2: VARREF 0x56499ff66d10 <e61680> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56499ff67250 <e81029> {c76} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67020 <e61693> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3:2: VARREF 0x56499ff67130 <e61690> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x56499ff5fab0 <e81031> {c35} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5f880 <e61403> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3:2: VARREF 0x56499ff5f990 <e90248> {c35} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x56499ff5fed0 <e81088> {c36} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5fca0 <e61413> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3:2: VARREF 0x56499ff5fdb0 <e90249> {c36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x56499ff602f0 <e81090> {c37} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff600c0 <e61423> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3:2: VARREF 0x56499ff601d0 <e90250> {c37} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x56499ff60710 <e81092> {c38} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff604e0 <e61433> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3:2: VARREF 0x56499ff605f0 <e90251> {c38} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x56499ff60b30 <e81094> {c39} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff60900 <e61443> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3:2: VARREF 0x56499ff60a10 <e90252> {c39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x56499ff60f50 <e81096> {c40} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff60d20 <e61453> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus branch_decode
    1:2:3:2: VARREF 0x56499ff60e30 <e90253> {c40} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x56499ff61790 <e81098> {c42} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff61560 <e61473> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3:2: VARREF 0x56499ff61670 <e90254> {c42} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x56499ff61bb0 <e81100> {c43} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff61980 <e61483> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x56499ff61a90 <e90255> {c43} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x56499ff61fd0 <e81102> {c44} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff61da0 <e61493> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3:2: VARREF 0x56499ff61eb0 <e90256> {c44} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: TRACEINC 0x56499ff623f0 <e81104> {c45} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff621c0 <e61503> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3:2: VARREF 0x56499ff622d0 <e90257> {c45} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: TRACEINC 0x56499ff62810 <e81106> {c46} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff625e0 <e61513> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3:2: VARREF 0x56499ff626f0 <e90258> {c46} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: TRACEINC 0x56499ff62c30 <e81108> {c47} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff62a00 <e61523> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3:2: VARREF 0x56499ff62b10 <e90259> {c47} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: TRACEINC 0x56499ff8fba0 <e81110> {f19} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff8f940 <e63053> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit op
    1:2:3:2: VARREF 0x56499ff8fa80 <e90260> {f19} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x56499ff90030 <e81112> {f20} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff8fe00 <e63063> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3:2: VARREF 0x56499ff8ff10 <e90261> {f20} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: TRACEINC 0x56499ff90500 <e81114> {f21} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff902d0 <e63073> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3:2: VARREF 0x56499ff903e0 <e90262> {f21} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x56499ff5e1f0 <e81116> {c27} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5dfc0 <e61343> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3:2: VARREF 0x56499ff5e0d0 <e61340> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3: TRACEINC 0x56499ff5f690 <e81173> {c34} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5f460 <e61393> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3:2: VARREF 0x56499ff5f570 <e90263> {c34} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: TRACEINC 0x56499ff61370 <e81175> {c41} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff61140 <e61463> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus equal_decode
    1:2:3:2: VARREF 0x56499ff61250 <e90264> {c41} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: TRACEINC 0x56499ff682d0 <e81177> {c80} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff680a0 <e61733> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus comparator_1
    1:2:3:2: VARREF 0x56499ff681b0 <e61730> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x56499ff68780 <e81179> {c81} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff68550 <e61743> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus comparator_2
    1:2:3:2: VARREF 0x56499ff68660 <e61740> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: TRACEINC 0x56499ff79620 <e81181> {c153} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff793f0 <e62313> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3:2: VARREF 0x56499ff79500 <e90265> {c153} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x56499ff79ad0 <e81238> {c154} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff798a0 <e62323> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus stall_decode
    1:2:3:2: VARREF 0x56499ff799b0 <e90266> {c154} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x56499ff7a850 <e81240> {c157} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7a620 <e62353> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3:2: VARREF 0x56499ff7a730 <e90267> {c157} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x56499ffc6560 <e81242> {h31} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ffc6300 <e64803> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3:2: VARREF 0x56499ffc6440 <e90268> {h31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x56499ffc6a40 <e81244> {h32} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ffc6810 <e64813> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2:3:2: VARREF 0x56499ffc6920 <e90269> {h32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: TRACEINC 0x56499ff81b60 <e81246> {l13} @dt=0x56499f9991d0@(w32)u[31:0] -> TRACEDECL 0x56499ff81900 <e62593> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3:2: VARREF 0x56499ff81a40 <e62590> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x56499ff5e610 <e81276> {c28} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5e3e0 <e61353> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_fetch
    1:2:3:2: VARREF 0x56499ff5e4f0 <e61350> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56499ff5ea30 <e81306> {c29} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5e800 <e61363> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3:2: ADD 0x5649a0026700 <e67139> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x5649a00267c0 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x5649a0026930 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56499ff5f270 <e81308> {c31} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5f040 <e61383> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3:2: VARREF 0x56499ff5f150 <e90270> {c31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: TRACEINC 0x56499ff63050 <e81310> {c48} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff62e20 <e61533> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3:2: VARREF 0x56499ff62f30 <e90271> {c48} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: TRACEINC 0x56499ff63cb0 <e81312> {c55} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff63a80 <e61563> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3:2: VARREF 0x56499ff63b90 <e61560> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x56499ff69100 <e81314> {c85} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff68ed0 <e61763> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3:2: VARREF 0x56499ff68fe0 <e90272> {c85} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x56499ff6a400 <e81316> {c89} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff6a1a0 <e61803> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3:2: VARREF 0x56499ff6a2b0 <e90273> {c89} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x56499ff6a8b0 <e81318> {c90} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff6a650 <e61813> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3:2: VARREF 0x56499ff6a760 <e90274> {c90} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x56499ff6b720 <e81320> {c93} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6b4c0 <e61843> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3:2: VARREF 0x56499ff6b600 <e90275> {c93} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x56499ff6bb40 <e81322> {c94} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6b910 <e61853> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x56499ff6ba20 <e90276> {c94} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x56499ff6c010 <e81324> {c95} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6bdb0 <e61863> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3:2: VARREF 0x56499ff6bef0 <e90277> {c95} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: TRACEINC 0x56499ff6c500 <e81326> {c96} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6c2a0 <e61873> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3:2: VARREF 0x56499ff6c3b0 <e90278> {c96} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: TRACEINC 0x56499ff6c9e0 <e81328> {c97} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6c7b0 <e61883> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3:2: VARREF 0x56499ff6c8c0 <e90279> {c97} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: TRACEINC 0x56499ff6ce90 <e81330> {c100} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6cc60 <e61893> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3:2: VARREF 0x56499ff6cd70 <e61890> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: TRACEINC 0x56499ff6d340 <e81332> {c101} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6d110 <e61903> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3:2: VARREF 0x56499ff6d220 <e61900> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: TRACEINC 0x56499ff6f410 <e81334> {c108} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff6f1e0 <e61973> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3:2: VARREF 0x56499ff6f2f0 <e90280> {c108} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x56499ff6f890 <e81336> {c109} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff6f660 <e61983> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3:2: VARREF 0x56499ff6f770 <e90281> {c109} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x56499ff6fd10 <e81338> {c110} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff6fae0 <e61993> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3:2: VARREF 0x56499ff6fbf0 <e90282> {c110} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x56499ff70190 <e81340> {c111} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6ff60 <e62003> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3:2: VARREF 0x56499ff70070 <e62000> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x56499ff70670 <e81342> {c112} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff70400 <e62013> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3:2: ADD 0x5649a0030140 <e67566> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x5649a0030200 <e37008> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x5649a0030370 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x56499ff70b50 <e81344> {c113} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff708e0 <e62023> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3:2: VARREF 0x56499ff709f0 <e62020> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x56499ff71070 <e81346> {c114} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff70e40 <e62033> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3:2: VARREF 0x56499ff70f50 <e62030> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: TRACEINC 0x56499ff71500 <e81348> {c117} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff712a0 <e62043> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3:2: VARREF 0x56499ff713e0 <e90283> {c117} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56499ff71990 <e81350> {c118} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff71760 <e62053> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3:2: VARREF 0x56499ff71870 <e90284> {c118} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x56499ff731c0 <e81352> {c123} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff72f90 <e62103> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x56499ff730a0 <e90285> {c123} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x56499ff736a0 <e81354> {c124} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff73440 <e62113> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3:2: VARREF 0x56499ff73550 <e90286> {c124} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: TRACEINC 0x56499ff73b80 <e81356> {c125} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff73950 <e62123> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3:2: VARREF 0x56499ff73a60 <e90287> {c125} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: TRACEINC 0x56499ff74000 <e81358> {c128} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff73da0 <e62133> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3:2: VARREF 0x56499ff73eb0 <e62130> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x56499ff752c0 <e81360> {c132} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff75060 <e62173> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3:2: VARREF 0x56499ff75170 <e62170> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x56499ff75760 <e81362> {c133} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff75530 <e62183> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3:2: COND 0x5649a005dbc0 <e68349> {c410} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a005dc80 <e90288> {c410} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2: VARREF 0x5649a005dda0 <e30213> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:3: VARREF 0x5649a005dec0 <e30214> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x56499ff75c70 <e81364> {c134} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff75a10 <e62193> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3:2: VARREF 0x56499ff75b50 <e62190> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: TRACEINC 0x56499ff76140 <e81366> {c138} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff75ee0 <e62203> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3:2: VARREF 0x56499ff76020 <e90289> {c138} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x56499ff76fa0 <e81368> {c141} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff76d70 <e62233> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3:2: VARREF 0x56499ff76e80 <e90290> {c141} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x56499ff77480 <e81370> {c142} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff77250 <e62243> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3:2: VARREF 0x56499ff77360 <e90291> {c142} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: TRACEINC 0x56499ff77920 <e81372> {c145} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff776f0 <e62253> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3:2: VARREF 0x56499ff77800 <e90292> {c145} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x56499ff78c90 <e81374> {c149} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78a30 <e62293> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3:2: VARREF 0x56499ff78b40 <e62290> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x56499ff79140 <e81376> {c150} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78ee0 <e62303> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3:2: VARREF 0x56499ff78ff0 <e62300> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x56499ff8b180 <e81378> {o14} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff8af10 <e62903> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register instruction_decode
    1:2:3:2: VARREF 0x56499ff8b060 <e62900> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [RV] <- VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2:3: TRACEINC 0x56499ff68c20 <e81380> {c82} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff689f0 <e61753> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3:2: OR 0x5649a01efe70 <e97227> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: AND 0x5649a01bb5e0 <e102010#> {c372} @dt=0x56499fd156b0@(G/wu32/4)
    1:2:3:2:1:1: CONST 0x5649a021e570 <e102082#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'hf0000000
    1:2:3:2:1:2: VARREF 0x5649a005bbf0 <e102072#> {c372} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:2: AND 0x5649a01bb2d0 <e102125#> {c70} @dt=0x56499fd15870@(G/wu32/28)
    1:2:3:2:2:1: CONST 0x5649a021e9f0 <e102113#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'hffffffc
    1:2:3:2:2:2: SHIFTL 0x5649a021e7c0 <e102104#> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:1: VARREF 0x5649a005c180 <e102101#> {c70} @dt=0x56499fd15790@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2: CONST 0x5649a01ef5d0 <e102102#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3: TRACEINC 0x56499ff79f80 <e81437> {c155} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff79d50 <e62333> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3:2: AND 0x5649a0051c20 <e90361> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: AND 0x5649a0051ce0 <e90359> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x5649a0051da0 <e90328> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5649a0051e60 <e90325> {h67} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5649a01bb8f0 <e90341> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5649a01bb6a0 <e90337> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x5649a01eff30 <e97242> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x5649a00520a0 <e97233> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x5649a00521c0 <e97234> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x5649a00524a0 <e90345> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5649a01bbc00 <e90358> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5649a01bb9b0 <e90354> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x5649a01f00d0 <e97258> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x5649a0052630 <e97249> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x5649a0052750 <e97250> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: VARREF 0x5649a0052a30 <e90344> {h67} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x5649a0052b50 <e90360> {h67} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56499ff7a430 <e81439> {c156} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7a200 <e62343> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3:2: AND 0x5649a0055d60 <e90398> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: AND 0x5649a0055e20 <e90396> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x5649a0055ee0 <e90365> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5649a0055fa0 <e90362> {h68} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5649a01bbf10 <e90378> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5649a01bbcc0 <e90374> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x5649a01f0270 <e97274> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x5649a00561e0 <e97265> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x5649a0056300 <e97266> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x5649a00565e0 <e90382> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5649a01bc220 <e90395> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5649a01bbfd0 <e90391> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x5649a01f0410 <e97290> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x5649a0056770 <e97281> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x5649a0056890 <e97282> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: VARREF 0x5649a0056b70 <e90381> {h68} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x5649a0056c90 <e90397> {h68} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56499ff5d9b0 <e81441> {c23} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5d780 <e61323> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus internal_clk
    1:2:3:2: VARREF 0x56499ff5d890 <e90399> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x56499ff5ddd0 <e81471> {c24} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5dba0 <e61333> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus STALL
    1:2:3:2: VARREF 0x56499ff5dcb0 <e90400> {c24} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: TRACEINC 0x56499ff63890 <e81473> {c54} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff63660 <e61553> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3:2: VARREF 0x56499ff63770 <e61550> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x56499ff640d0 <e81475> {c57} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff63ea0 <e61573> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus op
    1:2:3:2: AND 0x5649a01bc530 <e90415> {c58} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:1: CONST 0x5649a01bc2e0 <e90411> {c58} @dt=0x56499f7b4bf0@(G/w32)  32'h3f
    1:2:3:2:2: SHIFTR 0x5649a01f05b0 <e97306> {c58} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:2:1: VARREF 0x56499ffed450 <e97297> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56499ffed5a0 <e97298> {c58} @dt=0x56499fd14610@(G/swu32/5)  5'h1a
    1:2:3: TRACEINC 0x56499ff644f0 <e81477> {c59} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff642c0 <e61583> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus read_address_1
    1:2:3:2: AND 0x5649a01bc840 <e90430> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bc5f0 <e90426> {c60} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f0750 <e97322> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x5649a0023000 <e97313> {c60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5649a0023150 <e97314> {c60} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x56499ff64d30 <e81479> {c62} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff64b00 <e61603> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus read_address_2
    1:2:3:2: AND 0x5649a01bcb50 <e90445> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bc900 <e90441> {c63} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f08f0 <e97338> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56499ffdb1a0 <e97329> {c63} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56499ffdb2f0 <e97330> {c63} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x56499ff65570 <e81481> {c65} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff65340 <e61623> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3:2: AND 0x5649a01bce60 <e90460> {c66} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bcc10 <e90456> {c66} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f0a90 <e97354> {c66} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x5649a0019410 <e97345> {c66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5649a0019560 <e97346> {c66} @dt=0x56499fd14610@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x56499ff65990 <e81483> {c67} @dt=0x56499f7d2c20@(G/w16) -> TRACEDECL 0x56499ff65760 <e61633> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus immediate
    1:2:3:2: AND 0x5649a01bd170 <e90475> {c68} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:2:1: CONST 0x5649a01bcf20 <e90471> {c68} @dt=0x56499f7b4bf0@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x5649a001a8d0 <e102132#> {c68} @dt=0x5649a01792d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x56499ff65db0 <e81485> {c69} @dt=0x56499f7d4ad0@(G/w26) -> TRACEDECL 0x56499ff65b80 <e61643> {c69} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus j_offset
    1:2:3:2: AND 0x5649a01bd480 <e90490> {c70} @dt=0x56499fd15790@(G/wu32/26)
    1:2:3:2:1: CONST 0x5649a01bd230 <e90486> {c70} @dt=0x56499f7b4bf0@(G/w32)  32'h3ffffff
    1:2:3:2:2: VARREF 0x5649a001b3d0 <e102139#> {c70} @dt=0x56499fd15790@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x56499ff74e40 <e81487> {c131} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff74c10 <e62163> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus read_data_memory
    1:2:3:2: VARREF 0x56499ff74d20 <e62160> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [RV] <- VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:3: TRACEINC 0x56499ff7c930 <e81489> {c475} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7c700 <e62423> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus data_read_write
    1:2:3:2: VARREF 0x56499ff7c810 <e90491> {c475} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: TRACEINC 0x56499ff82960 <e81491> {l28} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff826f0 <e62623> {l28} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3:2: AND 0x5649a01bd790 <e90506> {l29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x5649a01bd540 <e90502> {l29} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x5649a001fba0 <e90503> {l29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5649a001fc60 <e90492> {l29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x56499ff661d0 <e81493> {c72} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff65fa0 <e61653> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3:2: VARREF 0x5649a001cc70 <e66947> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x56499ff665f0 <e81523> {c73} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff663c0 <e61663> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3:2: VARREF 0x5649a001d090 <e66960> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x56499ff695e0 <e81525> {c86} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff693b0 <e61773> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3:2: VARREF 0x56499ff694c0 <e90507> {c86} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x56499ff69ac0 <e81555> {c87} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff69860 <e61783> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3:2: VARREF 0x56499ff69970 <e90508> {c87} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x56499ff6ad50 <e81557> {c91} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6ab20 <e61823> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3:2: VARREF 0x56499ff6ac30 <e90509> {c91} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: TRACEINC 0x56499ff6b260 <e81559> {c92} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6b000 <e61833> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3:2: VARREF 0x56499ff6b140 <e90510> {c92} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: TRACEINC 0x56499ff71e70 <e81561> {c119} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff71c40 <e62063> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3:2: VARREF 0x56499ff71d50 <e90511> {c119} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x56499ff72390 <e81563> {c120} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff72130 <e62073> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3:2: VARREF 0x56499ff72240 <e90512> {c120} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x56499ff727f0 <e81565> {c121} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff725c0 <e62083> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3:2: VARREF 0x56499ff726d0 <e90513> {c121} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: TRACEINC 0x56499ff72d00 <e81567> {c122} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff72aa0 <e62093> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3:2: VARREF 0x56499ff72be0 <e90514> {c122} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: TRACEINC 0x56499ff744b0 <e81569> {c129} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff74250 <e62143> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3:2: VARREF 0x56499ff74360 <e62140> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x56499ff74960 <e81571> {c130} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff74700 <e62153> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3:2: VARREF 0x56499ff74810 <e62150> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x56499ff765e0 <e81573> {c139} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff763b0 <e62213> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3:2: VARREF 0x56499ff764c0 <e90515> {c139} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: TRACEINC 0x56499ff76ac0 <e81575> {c140} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff76890 <e62223> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3:2: VARREF 0x56499ff769a0 <e90516> {c140} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: TRACEINC 0x56499ff782a0 <e81577> {c147} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78070 <e62273> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3:2: VARREF 0x56499ff78180 <e62270> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x56499ff787b0 <e81579> {c148} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78550 <e62283> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3:2: VARREF 0x56499ff78690 <e62280> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x56499ff34230 <e81581> {c7} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499febb2e0 <e61104> {c7} @dt=0x56499f78d110@(G/w1)  clk
    1:2:3:2: VARREF 0x56499febad00 <e90517> {c7} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x56499ff33c90 <e81586> {c8} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff14c00 <e61113> {c8} @dt=0x56499f78d110@(G/w1)  reset
    1:2:3:2: VARREF 0x56499ff168e0 <e90518> {c8} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x56499febc080 <e81588> {c9} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499febc440 <e61123> {c9} @dt=0x56499f78d110@(G/w1)  active
    1:2:3:2: VARREF 0x56499ff34830 <e90519> {c9} @dt=0x5649a0120dd0@(G/wu32/1)  active [RV] <- VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff15740 <e81590> {c10} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499febc150 <e61133> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0
    1:2:3:2: VARREF 0x56499ff15620 <e61130> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [RV] <- VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff14f00 <e81592> {c13} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff15480 <e61143> {c13} @dt=0x56499f7b4bf0@(G/w32)  address
    1:2:3:2: VARREF 0x56499ff14de0 <e61140> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [RV] <- VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff159e0 <e81594> {c14} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff16520 <e61153> {c14} @dt=0x56499f78d110@(G/w1)  write
    1:2:3:2: VARREF 0x56499ff158c0 <e90520> {c14} @dt=0x5649a0120dd0@(G/wu32/1)  write [RV] <- VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff15e00 <e81596> {c15} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff15bd0 <e61163> {c15} @dt=0x56499f78d110@(G/w1)  read
    1:2:3:2: VARREF 0x56499ff15ce0 <e90521> {c15} @dt=0x5649a0120dd0@(G/wu32/1)  read [RV] <- VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff59bd0 <e81598> {c16} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff15ff0 <e61173> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest
    1:2:3:2: VARREF 0x56499ff16100 <e90522> {c16} @dt=0x5649a0120dd0@(G/wu32/1)  waitrequest [RV] <- VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff59ff0 <e81600> {c17} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff59dc0 <e61183> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata
    1:2:3:2: VARREF 0x56499ff59ed0 <e61180> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [RV] <- VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff5a410 <e81602> {c19} @dt=0x56499f7b83d0@(G/w4) -> TRACEDECL 0x56499ff5a1e0 <e61193> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable
    1:2:3:2: VARREF 0x56499ff5a2f0 <e90523> {c19} @dt=0x56499fd156b0@(G/wu32/4)  byteenable [RV] <- VAR 0x56499fb02720 <e33630> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff5a830 <e81604> {c20} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5a600 <e61203> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata
    1:2:3:2: VARREF 0x56499ff5a710 <e61200> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56499ff6e120 <e81606> {c104} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6dec0 <e61933> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3:2: VARREF 0x56499ff6dfd0 <e61930> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x56499fc02af0 <e29878> {c104} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x56499ff7d270 <e81607> {l4} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7d040 <e62443> {l4} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file pipelined
    1:2:3:2: CONST 0x5649a004f2e0 <e90524> {c179} @dt=0x5649a0120dd0@(G/wu32/1)  1'h1
    1:2:3: TRACEINC 0x56499ff84ea0 <e81608> {d3} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff84c70 <e62703> {d3} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus plus_four_adder b
    1:2:3:2: CONST 0x5649a004f450 <e68183> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3: TRACEINC 0x56499ff85870 <e81609> {i3} @dt=0x56499faf0450@(G/sw32) -> TRACEDECL 0x56499ff85600 <e62723> {i3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus program_counter_multiplexer BUS_WIDTH
    1:2:3:2: CONST 0x5649a00003b0 <e71501> {i3} @dt=0x56499faf0450@(G/sw32)  32'sh20
    1:2:3: TRACEINC 0x56499ff8a7c0 <e81610> {o11} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff8a590 <e62883> {o11} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register instruction_fetch
    1:2:3:2: CONST 0x5649a004f5c0 <e68188> {c230} @dt=0x56499f7b4bf0@(G/w32)  32'h0
    1:2:3: TRACEINC 0x56499ffa1730 <e81611> {j3} @dt=0x56499faf0450@(G/sw32) -> TRACEDECL 0x56499ffa1500 <e63623> {j3} @dt=0x56499faf0450@(G/sw32)  mips_cpu_bus write_register_execute_mux BUS_WIDTH
    1:2:3:2: CONST 0x56499ffff6a0 <e71521> {j3} @dt=0x56499faf0450@(G/sw32)  32'sh5
    1:2:3: TRACEINC 0x56499ffa2af0 <e81612> {j9} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ffa28c0 <e63663> {j9} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux input_2
    1:2:3:2: CONST 0x5649a004f8a0 <e90525> {c337} @dt=0x5649a01874c0@(G/wu32/5)  5'h1f
    1:2:3: TRACEINC 0x56499ffa2ff0 <e81613> {j10} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ffa2dc0 <e63673> {j10} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute_mux input_3
    1:2:3:2: CONST 0x5649a004fa10 <e90526> {c338} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2: CFUNC 0x56499fd16420 <e82609> {c5}  traceChgThis__2 [STATICU]
    1:2:3: TRACEINC 0x5649a0178470 <e79846> {c88} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff69ce0 <e61793> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3:2: VARREF 0x56499fd167e0 <e90527> {c88} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x56499fc015f0 <e29864> {c88} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x56499fd166b0 <e80521> {c146} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff77bd0 <e62263> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus result_writeback
    1:2:3:2: VARREF 0x5649a011f020 <e62260> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x56499fc05c70 <e29911> {c146} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: CFUNC 0x5649a0122310 <e82611> {c5}  traceChgThis__3 [STATICU]
    1:2:3: TRACEINC 0x5649a011f1a0 <e79821> {c53} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff63240 <e61543> {c53} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3:2: ADD 0x5649a011f270 <e68370> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: SHIFTL 0x5649a01214f0 <e102158#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1: VARREF 0x5649a011ec60 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x5649a011ed80 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x5649a011e580 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: CFUNC 0x5649a0124960 <e82613> {c5}  traceChgThis__4 [STATICU]
    1:2:3: TRACEINC 0x5649a01225d0 <e79804> {c30} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5ec20 <e61373> {c30} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3:2: COND 0x5649a01226a0 <e68395> {i13} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a0122760 <e90528> {i13} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:2: ADD 0x5649a0140be0 <e68362> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x5649a0140ca0 <e102178#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x5649a0140d60 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x5649a0140e80 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x5649a0140ff0 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x5649a0141110 <e67111> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:3:1: CONST 0x5649a0122900 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x5649a0122a70 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2: CFUNC 0x5649a0125fc0 <e82615> {c5}  traceChgThis__5 [STATICU]
    1:2:3: TRACEINC 0x5649a0124bf0 <e79834> {c74} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff667e0 <e61673> {c74} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3:2: SHIFTL 0x5649a0124cc0 <e102198#> {c272} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a0124d80 <e30077> {c272} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x5649a0124ed0 <e30087> {c272} @dt=0x56499faf0450@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x5649a0126280 <e80775> {c79} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67c80 <e61723> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3:2: VARREF 0x5649a0126350 <e61720> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x56499fc00b70 <e29857> {c79} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x56499fd107c0 <e82617> {c5}  traceChgThis__6 [STATICU]
    1:2:3: TRACEINC 0x5649a01264a0 <e79837> {c77} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67440 <e61703> {c77} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3:2: COND 0x5649a0126570 <e68266> {c258} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a0126630 <e90529> {c258} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x5649a0126780 <e66939> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:2:3: VARREF 0x5649a01268a0 <e30030> {c258} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56499fd10a80 <e80888> {c78} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67860 <e61713> {c78} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3:2: COND 0x56499fd10b50 <e68299> {c259} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x56499fd10c10 <e90530> {c259} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x56499fd10d60 <e66952> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:2:3: VARREF 0x56499fd10e80 <e30036> {c259} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x56499fd12230 <e82619> {c5}  traceChgThis__7 [STATICU]
    1:2:3: TRACEINC 0x56499fd10fa0 <e79858> {c102} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6d560 <e61913> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3:2: VARREF 0x56499fd11070 <e61910> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56499fd124f0 <e80947> {c103} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6da10 <e61923> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3:2: VARREF 0x56499fd125c0 <e61920> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56499fd12710 <e80949> {c105} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6e370 <e61943> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3:2: VARREF 0x56499fd127e0 <e61940> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x56499fc02c70 <e29879> {c105} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x56499fd12930 <e80951> {c106} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6e830 <e61953> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3:2: VARREF 0x56499fd12a00 <e61950> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x56499fc02df0 <e29880> {c106} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x56499fd12b20 <e80953> {c107} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6ed00 <e61963> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3:2: VARREF 0x56499fd12bf0 <e61960> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x56499fc02f70 <e29881> {c107} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x56499fd12d10 <e80955> {c158} @dt=0x56499f80f070@(G/w3) -> TRACEDECL 0x56499ff7aae0 <e62363> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3:2: VARREF 0x56499fd12de0 <e90531> {c158} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x56499fc06b70 <e28268> {c158} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x56499fd12f30 <e80957> {c159} @dt=0x56499f80f070@(G/w3) -> TRACEDECL 0x56499ff7af90 <e62373> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3:2: VARREF 0x56499fd13000 <e90532> {c159} @dt=0x5649a0177f50@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x56499fc06cf0 <e29921> {c159} @dt=0x56499f80f070@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x56499fd13260 <e80959> {q21} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ffa8200 <e63843> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3:2: VARREF 0x56499fd13330 <e63840> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x56499fc8ea30 <e32903> {q21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: TRACEINC 0x56499fd13450 <e80961> {e14} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ffaa3c0 <e63913> {e14} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3:2: AND 0x5649a01bdaa0 <e90547> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bd850 <e90543> {e21} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f0f70 <e97402> {e21} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56499fd135f0 <e97393> {e21} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x5649a01279b0 <e97394> {e21} @dt=0x56499fd14610@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x5649a0127c90 <e80963> {e15} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffaa8a0 <e63923> {e15} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3:2: OR 0x5649a01f18e0 <e97461> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1: SHIFTL 0x5649a01f1740 <e97457> {e22} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1:1: CCAST 0x5649a01f1370 <e97449> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x5649a01f12b0 <e97436> {e22} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x5649a01bddb0 <e97425> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x5649a01bdb60 <e90558> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x5649a01f1110 <e97418> {e22} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x5649a0127fb0 <e97409> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x5649a0128100 <e97410> {e22} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x5649a01f14f0 <e97450> {e22} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x5649a01f1430 <e97458> {e22} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x5649a0128550 <e97440> {e22} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x5649a01286a0 <e80965> {e16} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffaad80 <e63933> {e16} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3:2: OR 0x5649a01f2170 <e97519> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1: SHIFTL 0x5649a01f1fd0 <e97515> {e23} @dt=0x56499f87c310@(G/w64)
    1:2:3:2:1:1: CCAST 0x5649a01f1c00 <e97507> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x5649a01f1b40 <e97494> {e23} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x5649a01be0c0 <e97483> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x5649a01bde70 <e90573> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x5649a01f19a0 <e97476> {e23} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x5649a01289c0 <e97467> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x5649a0128b10 <e97468> {e23} @dt=0x56499fd14610@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x5649a01f1d80 <e97508> {e23} @dt=0x56499f7b4bf0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x5649a01f1cc0 <e97516> {e23} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x5649a0128f60 <e97498> {e23} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x5649a01290b0 <e80967> {e17} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffab240 <e63943> {e17} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3:2: CCAST 0x5649a01f2230 <e97528> {e24} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1: VARREF 0x5649a0129240 <e97525> {e24} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x56499fc027f0 <e29876> {c102} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x5649a0129390 <e80969> {e18} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffab700 <e63953> {e18} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3:2: CCAST 0x5649a01f22f0 <e97537> {e25} @dt=0x56499f87c310@(G/w64) sz64
    1:2:3:2:1: VARREF 0x5649a0129520 <e97534> {e25} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x56499fc02970 <e29877> {c103} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x5649a0129670 <e80971> {e19} @dt=0x56499f87c310@(G/w64) -> TRACEDECL 0x56499ffabbd0 <e63963> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x5649a0129740 <e63960> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56499fc96fb0 <e30407> {e19} @dt=0x56499f87c310@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: CFUNC 0x5649a012ab00 <e82621> {c5}  traceChgThis__8 [STATICU]
    1:2:3: TRACEINC 0x5649a0129860 <e79835> {c75} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff66c00 <e61683> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3:2: VARREF 0x5649a0129930 <e61680> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x56499fc00570 <e29853> {c75} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x5649a012adc0 <e81030> {c76} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff67020 <e61693> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3:2: VARREF 0x5649a012ae90 <e61690> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x56499fc006f0 <e29854> {c76} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x5649a012c290 <e82623> {c5}  traceChgThis__9 [STATICU]
    1:2:3: TRACEINC 0x5649a012aff0 <e79807> {c35} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5f880 <e61403> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3:2: VARREF 0x5649a012b0c0 <e90578> {c35} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x56499fbfa5f0 <e29724> {c35} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x5649a012c550 <e81089> {c36} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5fca0 <e61413> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3:2: VARREF 0x5649a012c620 <e90579> {c36} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x56499fbfa770 <e29725> {c36} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x5649a012c780 <e81091> {c37} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff600c0 <e61423> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3:2: VARREF 0x5649a012c850 <e90580> {c37} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x56499fbfa8f0 <e29726> {c37} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x5649a012c9a0 <e81093> {c38} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff604e0 <e61433> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3:2: VARREF 0x5649a012ca70 <e90581> {c38} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x56499fbfaa70 <e27325> {c38} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x5649a012cbc0 <e81095> {c39} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff60900 <e61443> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3:2: VARREF 0x5649a012cc90 <e90582> {c39} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x56499fbfabf0 <e29727> {c39} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x5649a012cdf0 <e81097> {c40} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff60d20 <e61453> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus branch_decode
    1:2:3:2: VARREF 0x5649a012cec0 <e90583> {c40} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x56499fbfad70 <e29728> {c40} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x5649a012d010 <e81099> {c42} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff61560 <e61473> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3:2: VARREF 0x5649a012d0e0 <e90584> {c42} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x56499fbfb070 <e27347> {c42} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x5649a012d230 <e81101> {c43} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff61980 <e61483> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x5649a012d300 <e90585> {c43} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499fbfb1f0 <e29730> {c43} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x5649a012d420 <e81103> {c44} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff61da0 <e61493> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3:2: VARREF 0x5649a012d4f0 <e90586> {c44} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x56499fbfb370 <e29731> {c44} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: TRACEINC 0x5649a012d640 <e81105> {c45} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff621c0 <e61503> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3:2: VARREF 0x5649a012d710 <e90587> {c45} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x56499fbfb4f0 <e29732> {c45} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: TRACEINC 0x5649a012d860 <e81107> {c46} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff625e0 <e61513> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3:2: VARREF 0x5649a012d930 <e90588> {c46} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x56499fbfb670 <e29733> {c46} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: TRACEINC 0x5649a012da90 <e81109> {c47} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff62a00 <e61523> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3:2: VARREF 0x5649a012db60 <e90589> {c47} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x56499fbfb7f0 <e29734> {c47} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: TRACEINC 0x5649a012dcc0 <e81111> {f19} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff8f940 <e63053> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit op
    1:2:3:2: VARREF 0x5649a012dd90 <e90590> {f19} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x56499fc2dbe0 <e30971> {f19} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x5649a012def0 <e81113> {f20} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff8fe00 <e63063> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3:2: VARREF 0x5649a012dfc0 <e90591> {f20} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x56499fc2dd60 <e30972> {f20} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: TRACEINC 0x5649a012e120 <e81115> {f21} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff902d0 <e63073> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3:2: VARREF 0x5649a012e1f0 <e90592> {f21} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x56499fc2dee0 <e30973> {f21} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: CFUNC 0x5649a012f620 <e82625> {c5}  traceChgThis__10 [STATICU]
    1:2:3: TRACEINC 0x5649a012e350 <e79801> {c27} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5dfc0 <e61343> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3:2: VARREF 0x5649a012e420 <e61340> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x56499fbf9cf0 <e29718> {c27} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3: TRACEINC 0x5649a012f800 <e81174> {c34} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5f460 <e61393> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3:2: VARREF 0x5649a012f8d0 <e90593> {c34} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x56499fbfa470 <e29723> {c34} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: TRACEINC 0x5649a012fa30 <e81176> {c41} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff61140 <e61463> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus equal_decode
    1:2:3:2: VARREF 0x5649a012fb00 <e90594> {c41} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x56499fbfaef0 <e29729> {c41} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: TRACEINC 0x5649a012fc20 <e81178> {c80} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff680a0 <e61733> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus comparator_1
    1:2:3:2: VARREF 0x5649a012fcf0 <e61730> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x56499fc00cf0 <e29858> {c80} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x5649a012fe40 <e81180> {c81} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff68550 <e61743> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus comparator_2
    1:2:3:2: VARREF 0x5649a012ff10 <e61740> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x56499fc00e70 <e29859> {c81} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: CFUNC 0x5649a0131320 <e82627> {c5}  traceChgThis__11 [STATICU]
    1:2:3: TRACEINC 0x5649a0130060 <e79898> {c153} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff793f0 <e62313> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3:2: VARREF 0x5649a0130130 <e90595> {c153} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x56499fc063f0 <e29916> {c153} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x5649a0131610 <e81239> {c154} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff798a0 <e62323> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus stall_decode
    1:2:3:2: VARREF 0x5649a01316e0 <e90596> {c154} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x56499fc06570 <e29917> {c154} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x5649a0131800 <e81241> {c157} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7a620 <e62353> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3:2: VARREF 0x5649a01318d0 <e90597> {c157} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x56499fc069f0 <e29920> {c157} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x5649a0131a30 <e81243> {h31} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ffc6300 <e64803> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3:2: VARREF 0x5649a0131b00 <e90598> {h31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56499fcd1b00 <e31867> {h31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x5649a0131c60 <e81245> {h32} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ffc6810 <e64813> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2:3:2: VARREF 0x5649a0131d30 <e90599> {h32} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56499fcd1cb0 <e31868> {h32} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: CFUNC 0x5649a0132970 <e82629> {c5}  traceChgThis__12 [STATICU]
    1:2:3: TRACEINC 0x5649a0131e90 <e79926> {l13} @dt=0x56499f9991d0@(w32)u[31:0] -> TRACEDECL 0x56499ff81900 <e62593> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3:2: VARREF 0x5649a0131f60 <e62590> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x56499fc195d0 <e22113> {l13} @dt=0x56499f9991d0@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: CFUNC 0x5649a0133770 <e82631> {c5}  traceChgThis__13 [STATICU]
    1:2:3: TRACEINC 0x5649a0132c80 <e79802> {c28} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5e3e0 <e61353> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_fetch
    1:2:3:2: VARREF 0x5649a0132d50 <e61350> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x5649a0133a80 <e81307> {c29} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5e800 <e61363> {c29} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3:2: ADD 0x5649a0133b50 <e67139> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x5649a0133c10 <e43973> {c207} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x5649a0133da0 <e43974> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x56499fbf9e70 <e29719> {c28} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x5649a0133f00 <e81309> {c31} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5f040 <e61383> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3:2: VARREF 0x5649a0133fd0 <e90600> {c31} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x56499fbfa2f0 <e29722> {c31} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: TRACEINC 0x5649a01340f0 <e81311> {c48} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff62e20 <e61533> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3:2: VARREF 0x5649a01341c0 <e90601> {c48} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x56499fbfb970 <e29735> {c48} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: TRACEINC 0x5649a0134310 <e81313> {c55} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff63a80 <e61563> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3:2: VARREF 0x5649a01343e0 <e61560> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x5649a0134540 <e81315> {c85} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff68ed0 <e61763> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3:2: VARREF 0x5649a0134610 <e90602> {c85} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x56499fc01170 <e29861> {c85} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x5649a0134770 <e81317> {c89} @dt=0x56499f7c08b0@(G/w2) -> TRACEDECL 0x56499ff6a1a0 <e61803> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3:2: VARREF 0x5649a0134840 <e90603> {c89} @dt=0x5649a017c540@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x56499fc01770 <e29865> {c89} @dt=0x56499f7c08b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x5649a0134990 <e81319> {c90} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff6a650 <e61813> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3:2: VARREF 0x5649a0134a60 <e90604> {c90} @dt=0x5649a017c460@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x56499fc018f0 <e29866> {c90} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x5649a0134bb0 <e81321> {c93} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6b4c0 <e61843> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3:2: VARREF 0x5649a0134c80 <e90605> {c93} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x56499fc01d70 <e29869> {c93} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x5649a0134de0 <e81323> {c94} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6b910 <e61853> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x5649a0134eb0 <e90606> {c94} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499fc01ef0 <e29870> {c94} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x5649a0134fd0 <e81325> {c95} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6bdb0 <e61863> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3:2: VARREF 0x5649a01350a0 <e90607> {c95} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x56499fc02070 <e29871> {c95} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: TRACEINC 0x5649a0135200 <e81327> {c96} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6c2a0 <e61873> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3:2: VARREF 0x5649a01352d0 <e90608> {c96} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x56499fc021f0 <e29872> {c96} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: TRACEINC 0x5649a0135420 <e81329> {c97} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6c7b0 <e61883> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3:2: VARREF 0x5649a01354f0 <e90609> {c97} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x56499fc02370 <e29873> {c97} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: TRACEINC 0x5649a0135640 <e81331> {c100} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6cc60 <e61893> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3:2: VARREF 0x5649a0135710 <e61890> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x56499fc024f0 <e29874> {c100} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: TRACEINC 0x5649a0135860 <e81333> {c101} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6d110 <e61903> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3:2: VARREF 0x5649a0135930 <e61900> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x56499fc02670 <e29875> {c101} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: TRACEINC 0x5649a0135a80 <e81335> {c108} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff6f1e0 <e61973> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3:2: VARREF 0x5649a0135b50 <e90610> {c108} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x56499fc030f0 <e29882> {c108} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x5649a0135ca0 <e81337> {c109} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff6f660 <e61983> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3:2: VARREF 0x5649a0135d70 <e90611> {c109} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x56499fc03270 <e29883> {c109} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x5649a0135ec0 <e81339> {c110} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff6fae0 <e61993> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3:2: VARREF 0x5649a0135f90 <e90612> {c110} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x56499fc033f0 <e29884> {c110} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x5649a01360e0 <e81341> {c111} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff6ff60 <e62003> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3:2: VARREF 0x5649a01361b0 <e62000> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x56499fc03570 <e29885> {c111} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x5649a0136300 <e81343> {c112} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff70400 <e62013> {c112} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3:2: ADD 0x5649a01363d0 <e67566> {d7} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: CONST 0x5649a0136490 <e37008> {c328} @dt=0x56499f7b4bf0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x5649a0136640 <e30393> {d7} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x5649a01367a0 <e81345> {c113} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff708e0 <e62023> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3:2: VARREF 0x5649a0136870 <e62020> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x56499fc03870 <e29887> {c113} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x5649a01369d0 <e81347> {c114} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff70e40 <e62033> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3:2: VARREF 0x5649a0136aa0 <e62030> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x56499fc039f0 <e29888> {c114} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: TRACEINC 0x5649a0136c00 <e81349> {c117} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff712a0 <e62043> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3:2: VARREF 0x5649a0136cd0 <e90613> {c117} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x5649a0136e30 <e81351> {c118} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff71760 <e62053> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3:2: VARREF 0x5649a0136f00 <e90614> {c118} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x5649a0137060 <e81353> {c123} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff72f90 <e62103> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x5649a0137130 <e90615> {c123} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499fc04470 <e29895> {c123} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x5649a0137250 <e81355> {c124} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff73440 <e62113> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3:2: VARREF 0x5649a0137320 <e90616> {c124} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: TRACEINC 0x5649a0137470 <e81357> {c125} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff73950 <e62123> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3:2: VARREF 0x5649a0137540 <e90617> {c125} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x56499fc04770 <e29897> {c125} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: TRACEINC 0x5649a0137690 <e81359> {c128} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff73da0 <e62133> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3:2: VARREF 0x5649a0137760 <e62130> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x5649a01378b0 <e81361> {c132} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff75060 <e62173> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3:2: VARREF 0x5649a0137980 <e62170> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x56499fc04ef0 <e29902> {c132} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x5649a0137ad0 <e81363> {c133} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff75530 <e62183> {c133} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3:2: COND 0x5649a0137ba0 <e68349> {c410} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: VARREF 0x5649a0137c60 <e90618> {c410} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x56499fc045f0 <e29896> {c124} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2: VARREF 0x5649a0137db0 <e30213> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:3: VARREF 0x5649a0137f10 <e30214> {c410} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x56499fc048f0 <e29898> {c128} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x5649a0138060 <e81365> {c134} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff75a10 <e62193> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3:2: VARREF 0x5649a0138130 <e62190> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x56499fc051f0 <e29904> {c134} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: TRACEINC 0x5649a0138290 <e81367> {c138} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff75ee0 <e62203> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3:2: VARREF 0x5649a0138360 <e90619> {c138} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x56499fc05370 <e29905> {c138} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x5649a01384c0 <e81369> {c141} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff76d70 <e62233> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3:2: VARREF 0x5649a0138590 <e90620> {c141} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x56499fc057f0 <e29908> {c141} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x5649a01386f0 <e81371> {c142} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff77250 <e62243> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3:2: VARREF 0x5649a01387c0 <e90621> {c142} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x56499fc05970 <e29909> {c142} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: TRACEINC 0x5649a0138910 <e81373> {c145} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff776f0 <e62253> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3:2: VARREF 0x5649a01389e0 <e90622> {c145} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x56499fc05af0 <e29910> {c145} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x5649a0138b40 <e81375> {c149} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78a30 <e62293> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3:2: VARREF 0x5649a0138c10 <e62290> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x56499fc060f0 <e29914> {c149} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x5649a0138d60 <e81377> {c150} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78ee0 <e62303> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3:2: VARREF 0x5649a0138e30 <e62300> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x56499fc06270 <e29915> {c150} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x5649a0138f80 <e81379> {o14} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff8af10 <e62903> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus fetch_decode_register instruction_decode
    1:2:3:2: VARREF 0x5649a0139050 <e62900> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode [RV] <- VAR 0x56499fc27560 <e32692> {o14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: CFUNC 0x5649a013ba70 <e82633> {c5}  traceChgThis__14 [STATICU]
    1:2:3: TRACEINC 0x5649a0139980 <e79842> {c82} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff689f0 <e61753> {c82} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3:2: OR 0x5649a01f2f90 <e97618> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:1: AND 0x5649a01be6e0 <e102214#> {c372} @dt=0x56499fd156b0@(G/wu32/4)
    1:2:3:2:1:1: CONST 0x5649a0220050 <e102286#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'hf0000000
    1:2:3:2:1:2: VARREF 0x5649a0139be0 <e102276#> {c372} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56499fbfbdf0 <e29738> {c55} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:2: AND 0x5649a01be3d0 <e102329#> {c70} @dt=0x56499fd15870@(G/wu32/28)
    1:2:3:2:2:1: CONST 0x5649a02204d0 <e102317#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'hffffffc
    1:2:3:2:2:2: SHIFTL 0x5649a02202a0 <e102308#> {c372} @dt=0x56499f7b4bf0@(G/w32)
    1:2:3:2:2:2:1: VARREF 0x5649a013a230 <e102305#> {c70} @dt=0x56499fd15790@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2: CONST 0x5649a01f26f0 <e102306#> {c372} @dt=0x56499f7b4bf0@(G/w32)  32'h2
    1:2:3: TRACEINC 0x5649a013bd80 <e81438> {c155} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff79d50 <e62333> {c155} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3:2: AND 0x5649a013be50 <e90691> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: AND 0x5649a013bf10 <e90689> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x5649a013bfd0 <e90658> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5649a013c090 <e90655> {h67} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5649a01be9f0 <e90671> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5649a01be7a0 <e90667> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x5649a01f3050 <e97633> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x5649a013c2f0 <e97624> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x5649a013c410 <e97625> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x5649a013c770 <e90675> {h67} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5649a01bed00 <e90688> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5649a01beab0 <e90684> {c61} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x5649a01f31f0 <e97649> {c61} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x5649a013c900 <e97640> {c61} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x5649a013ca50 <e97641> {c61} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: VARREF 0x5649a013cdb0 <e90674> {h67} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x5649a013cf10 <e90690> {h67} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x5649a013d070 <e81440> {c156} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7a200 <e62343> {c156} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3:2: AND 0x5649a013d140 <e90728> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: AND 0x5649a013d200 <e90726> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x5649a013d2c0 <e90695> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5649a013d380 <e90692> {h68} @dt=0x5649a01874c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5649a01bf010 <e90708> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5649a01bedc0 <e90704> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x5649a01f3390 <e97665> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x5649a013d600 <e97656> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x5649a013d750 <e97657> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x5649a013dab0 <e90712> {h68} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5649a01bf320 <e90725> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5649a01bf0d0 <e90721> {c64} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x5649a01f3530 <e97681> {c64} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x5649a013dc40 <e97672> {c64} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x5649a013dd90 <e97673> {c64} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: VARREF 0x5649a013e0f0 <e90711> {h68} @dt=0x5649a01874c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x56499fc03cf0 <e29890> {c118} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x5649a013e250 <e90727> {h68} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x56499fc03b70 <e29889> {c117} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: CFUNC 0x5649a013eee0 <e82635> {c5}  traceChgThis__15 [STATICU]
    1:2:3: TRACEINC 0x5649a013e3b0 <e79799> {c23} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5d780 <e61323> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus internal_clk
    1:2:3:2: VARREF 0x5649a013e480 <e90729> {c23} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x5649a013f1f0 <e81472> {c24} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff5dba0 <e61333> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus STALL
    1:2:3:2: VARREF 0x5649a013f2c0 <e90730> {c24} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x56499fbf9b70 <e29717> {c24} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: TRACEINC 0x5649a019bfb0 <e81474> {c54} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff63660 <e61553> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3:2: VARREF 0x5649a019c080 <e61550> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x5649a019c1a0 <e81476> {c57} @dt=0x56499f7c3350@(G/w6) -> TRACEDECL 0x56499ff63ea0 <e61573> {c57} @dt=0x56499f7c3350@(G/w6)  mips_cpu_bus op
    1:2:3:2: AND 0x5649a01bf630 <e90745> {c58} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:1: CONST 0x5649a01bf3e0 <e90741> {c58} @dt=0x56499f7b4bf0@(G/w32)  32'h3f
    1:2:3:2:2: SHIFTR 0x5649a01f36d0 <e97697> {c58} @dt=0x5649a017c460@(G/wu32/6)
    1:2:3:2:2:1: VARREF 0x5649a019c340 <e97688> {c58} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5649a019c460 <e97689> {c58} @dt=0x56499fd14610@(G/swu32/5)  5'h1a
    1:2:3: TRACEINC 0x5649a019c740 <e81478> {c59} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff642c0 <e61583> {c59} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus read_address_1
    1:2:3:2: AND 0x5649a01bf940 <e90760> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bf6f0 <e90756> {c60} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f3870 <e97713> {c60} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x5649a019c8e0 <e97704> {c60} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5649a019ca00 <e97705> {c60} @dt=0x56499fd14610@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x5649a019cce0 <e81480> {c62} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff64b00 <e61603> {c62} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus read_address_2
    1:2:3:2: AND 0x5649a01bfc50 <e90775> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bfa00 <e90771> {c63} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f3a10 <e97729> {c63} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x5649a019ce80 <e97720> {c63} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5649a019cfa0 <e97721> {c63} @dt=0x56499fd14610@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x5649a019d280 <e81482> {c65} @dt=0x56499f7ca7d0@(G/w5) -> TRACEDECL 0x56499ff65340 <e61623> {c65} @dt=0x56499f7ca7d0@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3:2: AND 0x5649a01bff60 <e90790> {c66} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5649a01bfd10 <e90786> {c66} @dt=0x56499f7b4bf0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x5649a01f3bb0 <e97745> {c66} @dt=0x5649a01874c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x5649a019d420 <e97736> {c66} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5649a019d540 <e97737> {c66} @dt=0x56499fd14610@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x5649a019d820 <e81484> {c67} @dt=0x56499f7d2c20@(G/w16) -> TRACEDECL 0x56499ff65760 <e61633> {c67} @dt=0x56499f7d2c20@(G/w16)  mips_cpu_bus immediate
    1:2:3:2: AND 0x5649a01c0270 <e90805> {c68} @dt=0x5649a01792d0@(G/wu32/16)
    1:2:3:2:1: CONST 0x5649a01c0020 <e90801> {c68} @dt=0x56499f7b4bf0@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x5649a019d9c0 <e102336#> {c68} @dt=0x5649a01792d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x5649a019ddc0 <e81486> {c69} @dt=0x56499f7d4ad0@(G/w26) -> TRACEDECL 0x56499ff65b80 <e61643> {c69} @dt=0x56499f7d4ad0@(G/w26)  mips_cpu_bus j_offset
    1:2:3:2: AND 0x5649a01c0580 <e90820> {c70} @dt=0x56499fd15790@(G/wu32/26)
    1:2:3:2:1: CONST 0x5649a01c0330 <e90816> {c70} @dt=0x56499f7b4bf0@(G/w32)  32'h3ffffff
    1:2:3:2:2: VARREF 0x5649a019df60 <e102343#> {c70} @dt=0x56499fd15790@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x56499fbfbc70 <e29737> {c54} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x5649a019e360 <e81488> {c131} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff74c10 <e62163> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus read_data_memory
    1:2:3:2: VARREF 0x5649a019e430 <e62160> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory [RV] <- VAR 0x56499fc04d70 <e29901> {c131} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__read_data_memory VAR
    1:2:3: TRACEINC 0x5649a019e550 <e81490> {c475} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff7c700 <e62423> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus data_read_write
    1:2:3:2: VARREF 0x5649a019e620 <e90821> {c475} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x56499fc0c4c0 <e30273> {c475} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: TRACEINC 0x5649a019e740 <e81492> {l28} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff826f0 <e62623> {l28} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3:2: AND 0x5649a01c0890 <e90836> {l29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:1: CONST 0x5649a01c0640 <e90832> {l29} @dt=0x56499f7b4bf0@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x5649a019e810 <e90833> {l29} @dt=0x5649a0120dd0@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5649a019e8d0 <e90822> {l29} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x56499fbf99f0 <e29716> {c23} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x5649a019f420 <e82637> {c5}  traceChgThis__16 [STATICU]
    1:2:3: TRACEINC 0x5649a019e9f0 <e79832> {c72} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff65fa0 <e61653> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3:2: VARREF 0x5649a019eac0 <e66947> {c72} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56499fc198d0 <e32217> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x5649a019f6b0 <e81524> {c73} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff663c0 <e61663> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3:2: VARREF 0x5649a019f780 <e66960> {c73} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56499fc19750 <e32216> {l14} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: CFUNC 0x5649a01a02d0 <e82639> {c5}  traceChgThis__17 [STATICU]
    1:2:3: TRACEINC 0x5649a019f8a0 <e79844> {c86} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff693b0 <e61773> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3:2: VARREF 0x5649a019f970 <e90837> {c86} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x56499fc012f0 <e29862> {c86} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x5649a01a0560 <e81556> {c87} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff69860 <e61783> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3:2: VARREF 0x5649a01a0630 <e90838> {c87} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x56499fc01470 <e29863> {c87} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x5649a01a0750 <e81558> {c91} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6ab20 <e61823> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3:2: VARREF 0x5649a01a0820 <e90839> {c91} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x56499fc01a70 <e29867> {c91} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: TRACEINC 0x5649a01a0940 <e81560> {c92} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff6b000 <e61833> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3:2: VARREF 0x5649a01a0a10 <e90840> {c92} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x56499fc01bf0 <e29868> {c92} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: TRACEINC 0x5649a01a0b30 <e81562> {c119} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff71c40 <e62063> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3:2: VARREF 0x5649a01a0c00 <e90841> {c119} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x56499fc03e70 <e29891> {c119} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x5649a01a0d20 <e81564> {c120} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff72130 <e62073> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3:2: VARREF 0x5649a01a0df0 <e90842> {c120} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x56499fc03ff0 <e29892> {c120} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x5649a01a0f10 <e81566> {c121} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff725c0 <e62083> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3:2: VARREF 0x5649a01a0fe0 <e90843> {c121} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x56499fc04170 <e29893> {c121} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: TRACEINC 0x5649a01a1100 <e81568> {c122} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff72aa0 <e62093> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3:2: VARREF 0x5649a01a11d0 <e90844> {c122} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x56499fc042f0 <e29894> {c122} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: TRACEINC 0x5649a01a12f0 <e81570> {c129} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff74250 <e62143> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3:2: VARREF 0x5649a01a13c0 <e62140> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x56499fc04a70 <e29899> {c129} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x5649a01a14e0 <e81572> {c130} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff74700 <e62153> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3:2: VARREF 0x5649a01a15b0 <e62150> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x56499fc04bf0 <e29900> {c130} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x5649a01a16d0 <e81574> {c139} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff763b0 <e62213> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3:2: VARREF 0x5649a01a17a0 <e90845> {c139} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x56499fc054f0 <e29906> {c139} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: TRACEINC 0x5649a01a18c0 <e81576> {c140} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff76890 <e62223> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3:2: VARREF 0x5649a01a1990 <e90846> {c140} @dt=0x5649a0120dd0@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x56499fc05670 <e29907> {c140} @dt=0x56499f78d110@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: TRACEINC 0x5649a01a1ab0 <e81578> {c147} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78070 <e62273> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3:2: VARREF 0x5649a01a1b80 <e62270> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56499fc05df0 <e29912> {c147} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x5649a01a1ca0 <e81580> {c148} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff78550 <e62283> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3:2: VARREF 0x5649a01a1d70 <e62280> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56499fc05f70 <e29913> {c148} @dt=0x56499f7b4bf0@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: CFUNC 0x5649a01a2080 <e82641> {c5}  traceChgThis__18 [STATICU]
    1:2:3: TRACEINC 0x5649a01a1e90 <e79777> {c7} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499febb2e0 <e61104> {c7} @dt=0x56499f78d110@(G/w1)  clk
    1:2:3:2: VARREF 0x5649a01a1f60 <e90847> {c7} @dt=0x5649a0120dd0@(G/wu32/1)  clk [RV] <- VAR 0x56499fb00680 <e33577> {c7} @dt=0x56499f78d110@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x5649a01a2310 <e81587> {c8} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff14c00 <e61113> {c8} @dt=0x56499f78d110@(G/w1)  reset
    1:2:3:2: VARREF 0x5649a01a23e0 <e90848> {c8} @dt=0x5649a0120dd0@(G/wu32/1)  reset [RV] <- VAR 0x56499fb00a20 <e33582> {c8} @dt=0x56499f78d110@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x5649a01a2500 <e81589> {c9} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499febc440 <e61123> {c9} @dt=0x56499f78d110@(G/w1)  active
    1:2:3:2: VARREF 0x5649a01a25d0 <e90849> {c9} @dt=0x5649a0120dd0@(G/wu32/1)  active [RV] <- VAR 0x56499fb00dc0 <e33588> {c9} @dt=0x56499f78d110@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a26f0 <e81591> {c10} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499febc150 <e61133> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0
    1:2:3:2: VARREF 0x5649a01a27c0 <e61130> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [RV] <- VAR 0x56499fb01160 <e33594> {c10} @dt=0x56499f7b4bf0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a28e0 <e81593> {c13} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff15480 <e61143> {c13} @dt=0x56499f7b4bf0@(G/w32)  address
    1:2:3:2: VARREF 0x5649a01a29b0 <e61140> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [RV] <- VAR 0x56499fb01500 <e33600> {c13} @dt=0x56499f7b4bf0@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a2ad0 <e81595> {c14} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff16520 <e61153> {c14} @dt=0x56499f78d110@(G/w1)  write
    1:2:3:2: VARREF 0x5649a01a2ba0 <e90850> {c14} @dt=0x5649a0120dd0@(G/wu32/1)  write [RV] <- VAR 0x56499fb018a0 <e33606> {c14} @dt=0x56499f78d110@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a2cc0 <e81597> {c15} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff15bd0 <e61163> {c15} @dt=0x56499f78d110@(G/w1)  read
    1:2:3:2: VARREF 0x5649a01a2d90 <e90851> {c15} @dt=0x5649a0120dd0@(G/wu32/1)  read [RV] <- VAR 0x56499fb01c40 <e33612> {c15} @dt=0x56499f78d110@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a2eb0 <e81599> {c16} @dt=0x56499f78d110@(G/w1) -> TRACEDECL 0x56499ff15ff0 <e61173> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest
    1:2:3:2: VARREF 0x5649a01a2f80 <e90852> {c16} @dt=0x5649a0120dd0@(G/wu32/1)  waitrequest [RV] <- VAR 0x56499fb01fe0 <e33618> {c16} @dt=0x56499f78d110@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a30a0 <e81601> {c17} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff59dc0 <e61183> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata
    1:2:3:2: VARREF 0x5649a01a3170 <e61180> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [RV] <- VAR 0x56499fb02380 <e33624> {c17} @dt=0x56499f7b4bf0@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a3290 <e81603> {c19} @dt=0x56499f7b83d0@(G/w4) -> TRACEDECL 0x56499ff5a1e0 <e61193> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable
    1:2:3:2: VARREF 0x5649a01a3360 <e90853> {c19} @dt=0x56499fd156b0@(G/wu32/4)  byteenable [RV] <- VAR 0x56499fb02720 <e33630> {c19} @dt=0x56499f7b83d0@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5649a01a3480 <e81605> {c20} @dt=0x56499f7b4bf0@(G/w32) -> TRACEDECL 0x56499ff5a600 <e61203> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata
    1:2:3:2: VARREF 0x5649a01a3550 <e61200> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [RV] <- VAR 0x56499fb02ac0 <e33636> {c20} @dt=0x56499f7b4bf0@(G/w32)  readdata [PI] INPUT [P] PORT
    3: TYPETABLE 0x56499f7795f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x56499fb05980 <e34147> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499ffc82a0 <e73520> {l13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x56499f78d110 <e27213> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499fb05980 <e34147> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499f7c08b0 <e27324> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56499f80f070 <e28267> {c158} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x56499f7b83d0 <e27255> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56499ffc8ac0 <e73492> {l13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x56499f7ca7d0 <e27451> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499fab2600 <e22211> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499f7c3350 <e27346> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56499fae47e0 <e27117> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56499f7d2c20 <e27726> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56499f7d4ad0 <e27780> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x56499f81b5a0 <e2488> {c207} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x5649a0120dd0 <e82893> {c88} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a0145bd0 <e83159> {l31} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a017c540 <e83231> {m63} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a0177f50 <e83936> {h37} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fd156b0 <e83416> {c372} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a01874c0 <e83165> {l31} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fd14610 <e83177> {l23} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a017c460 <e83208> {m67} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a0196dc0 <e86926> {e71} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a01792d0 <e83735> {c271} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fd15790 <e83421> {c70} @dt=this@(G/wu32/26)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fd15870 <e83426> {c372} @dt=this@(G/wu32/28)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5649a018b2f0 <e80152> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f7b4bf0 <e27222> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499faf0450 <e29966> {c207} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f87c310 <e26126> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56499fae09c0 <e26674> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f81b5a0 <e2488> {c207} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: UNPACKARRAYDTYPE 0x56499f9991d0 <e22121> {l13} @dt=this@(w32)u[31:0] refdt=0x56499f7b4bf0(G/w32) [31:0]
    3:1:2: RANGE 0x56499f998bd0 <e10718> {l13}
    3:1:2:2: CONST 0x56499faf7680 <e32205> {l13} @dt=0x56499faf0450@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x56499faf78d0 <e32215> {l13} @dt=0x56499faf0450@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x56499fab2600 <e22211> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f87c310 <e26126> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499fae09c0 <e26674> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499fae47e0 <e27117> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f78d110 <e27213> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56499f7b4bf0 <e27222> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b83d0 <e27255> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56499f7c08b0 <e27324> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f7c3350 <e27346> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f7ca7d0 <e27451> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7d2c20 <e27726> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56499f7d4ad0 <e27780> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x56499f80f070 <e28267> {c158} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499faf0450 <e29966> {c207} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fb05980 <e34147> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56499ffc8ac0 <e73492> {l13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x56499ffc82a0 <e73520> {l13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: BASICDTYPE 0x5649a018b2f0 <e80152> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x5649a0120dd0 <e82893> {c88} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a0145bd0 <e83159> {l31} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a01874c0 <e83165> {l31} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fd14610 <e83177> {l23} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a017c460 <e83208> {m67} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a017c540 <e83231> {m63} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fd156b0 <e83416> {c372} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fd15790 <e83421> {c70} @dt=this@(G/wu32/26)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fd15870 <e83426> {c372} @dt=this@(G/wu32/28)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a01792d0 <e83735> {c271} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a0177f50 <e83936> {h37} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5649a0196dc0 <e86926> {e71} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
