<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\zombo\Desktop\Programming\20kgol\TangNano-20K-example\hdmi\src\gowin_rpll\TMDS_rPLL.v<br>
C:\Users\zombo\Desktop\Programming\20kgol\src\gol_ram.v<br>
C:\Users\zombo\Desktop\Programming\20kgol\src\gol_engine.v<br>
C:\Users\zombo\Desktop\Programming\20kgol\src\video_source_gol.v<br>
C:\Users\zombo\Desktop\Programming\20kgol\src\svo_hdmi.v<br>
C:\Users\zombo\Desktop\Programming\20kgol\src\top.v<br>
C:\Users\zombo\Desktop\Programming\20kgol\TangNano-20K-example\hdmi\src\dvi_tx\dvi_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Feb  7 15:36:46 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.245s, Peak memory usage = 550.738MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.129s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.068s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 550.738MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.231s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 550.738MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.261s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s, Peak memory usage = 550.738MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.27s, Peak memory usage = 550.738MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.2s, Peak memory usage = 550.738MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 550.738MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>867</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>275</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>453</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2399</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>157</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>784</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1458</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>190</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>190</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2596(2406 LUT, 190 ALU) / 20736</td>
<td>13%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>867 / 15750</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>867 / 15750</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>40 / 46</td>
<td>87%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>35.417(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s5/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>svo/n1470_s5/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>svo/n1470_s6/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/I2</td>
</tr>
<tr>
<td>3.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/I1</td>
</tr>
<tr>
<td>4.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/O</td>
</tr>
<tr>
<td>4.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/O</td>
</tr>
<tr>
<td>5.546</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/I1</td>
</tr>
<tr>
<td>5.649</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/O</td>
</tr>
<tr>
<td>6.123</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/I1</td>
</tr>
<tr>
<td>6.226</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/O</td>
</tr>
<tr>
<td>6.700</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/I1</td>
</tr>
<tr>
<td>7.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s16/I1</td>
</tr>
<tr>
<td>8.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/pop_nibble_1_s16/F</td>
</tr>
<tr>
<td>8.758</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/I3</td>
</tr>
<tr>
<td>9.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s0/I3</td>
</tr>
<tr>
<td>9.974</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>svo/pop_nibble_1_s0/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/I2</td>
</tr>
<tr>
<td>10.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/F</td>
</tr>
<tr>
<td>12.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/I1</td>
</tr>
<tr>
<td>12.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/I2</td>
</tr>
<tr>
<td>13.886</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>14.360</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>15.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.740</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n3273_s/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>svo/n3273_s/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3271_s/I1</td>
</tr>
<tr>
<td>17.775</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3271_s/COUT</td>
</tr>
<tr>
<td>17.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>18.245</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3270_s/SUM</td>
</tr>
<tr>
<td>18.719</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>19.268</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3281_s/COUT</td>
</tr>
<tr>
<td>19.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>19.738</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3280_s/SUM</td>
</tr>
<tr>
<td>20.212</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_r_Z_2_s1/I1</td>
</tr>
<tr>
<td>20.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_r_Z_2_s1/F</td>
</tr>
<tr>
<td>21.241</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_r_Z_2_s0/I1</td>
</tr>
<tr>
<td>21.796</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_r_Z_2_s0/F</td>
</tr>
<tr>
<td>22.270</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_r_Z_2_s/I2</td>
</tr>
<tr>
<td>22.723</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>svo/rgb_r_Z_2_s/F</td>
</tr>
<tr>
<td>23.197</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I2</td>
</tr>
<tr>
<td>23.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>24.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>25.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>25.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>25.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>26.553</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>27.027</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>27.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>27.872</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>28.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>28.901</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.748, 48.752%; route: 14.220, 50.425%; tC2Q: 0.232, 0.823%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s5/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>svo/n1470_s5/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>svo/n1470_s6/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/I2</td>
</tr>
<tr>
<td>3.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/I1</td>
</tr>
<tr>
<td>4.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/O</td>
</tr>
<tr>
<td>4.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/O</td>
</tr>
<tr>
<td>5.546</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/I1</td>
</tr>
<tr>
<td>5.649</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/O</td>
</tr>
<tr>
<td>6.123</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/I1</td>
</tr>
<tr>
<td>6.226</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/O</td>
</tr>
<tr>
<td>6.700</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/I1</td>
</tr>
<tr>
<td>7.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s16/I1</td>
</tr>
<tr>
<td>8.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/pop_nibble_1_s16/F</td>
</tr>
<tr>
<td>8.758</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/I3</td>
</tr>
<tr>
<td>9.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s0/I3</td>
</tr>
<tr>
<td>9.974</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>svo/pop_nibble_1_s0/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/I2</td>
</tr>
<tr>
<td>10.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/F</td>
</tr>
<tr>
<td>12.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/I1</td>
</tr>
<tr>
<td>12.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/I2</td>
</tr>
<tr>
<td>13.886</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>14.360</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>15.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.740</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n3312_s/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/n3312_s/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3311_s/I1</td>
</tr>
<tr>
<td>17.775</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3311_s/COUT</td>
</tr>
<tr>
<td>17.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3310_s/CIN</td>
</tr>
<tr>
<td>18.245</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3310_s/SUM</td>
</tr>
<tr>
<td>18.719</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3321_s/I0</td>
</tr>
<tr>
<td>19.268</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3321_s/COUT</td>
</tr>
<tr>
<td>19.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3320_s/CIN</td>
</tr>
<tr>
<td>19.738</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3320_s/SUM</td>
</tr>
<tr>
<td>20.212</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_1_s1/I1</td>
</tr>
<tr>
<td>20.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_1_s1/F</td>
</tr>
<tr>
<td>21.241</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_1_s0/I1</td>
</tr>
<tr>
<td>21.796</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_1_s0/F</td>
</tr>
<tr>
<td>22.270</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_1_s/I2</td>
</tr>
<tr>
<td>22.723</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>svo/rgb_g_Z_1_s/F</td>
</tr>
<tr>
<td>23.197</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I1</td>
</tr>
<tr>
<td>23.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>24.226</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/I1</td>
</tr>
<tr>
<td>24.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/F</td>
</tr>
<tr>
<td>25.255</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/I0</td>
</tr>
<tr>
<td>25.772</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/F</td>
</tr>
<tr>
<td>26.246</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/I2</td>
</tr>
<tr>
<td>26.699</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/F</td>
</tr>
<tr>
<td>27.173</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I1</td>
</tr>
<tr>
<td>27.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>28.202</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.523, 49.173%; route: 13.746, 49.983%; tC2Q: 0.232, 0.844%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s5/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>svo/n1470_s5/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>svo/n1470_s6/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/I2</td>
</tr>
<tr>
<td>3.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/I1</td>
</tr>
<tr>
<td>4.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/O</td>
</tr>
<tr>
<td>4.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/O</td>
</tr>
<tr>
<td>5.546</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/I1</td>
</tr>
<tr>
<td>5.649</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/O</td>
</tr>
<tr>
<td>6.123</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/I1</td>
</tr>
<tr>
<td>6.226</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/O</td>
</tr>
<tr>
<td>6.700</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/I1</td>
</tr>
<tr>
<td>7.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s16/I1</td>
</tr>
<tr>
<td>8.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/pop_nibble_1_s16/F</td>
</tr>
<tr>
<td>8.758</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/I3</td>
</tr>
<tr>
<td>9.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s0/I3</td>
</tr>
<tr>
<td>9.974</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>svo/pop_nibble_1_s0/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/I2</td>
</tr>
<tr>
<td>10.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/F</td>
</tr>
<tr>
<td>12.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/I1</td>
</tr>
<tr>
<td>12.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/I2</td>
</tr>
<tr>
<td>13.886</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>14.360</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>15.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.740</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n3351_s/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/n3351_s/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3350_s/I1</td>
</tr>
<tr>
<td>17.775</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3350_s/COUT</td>
</tr>
<tr>
<td>17.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>17.810</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3349_s/COUT</td>
</tr>
<tr>
<td>17.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3348_s/CIN</td>
</tr>
<tr>
<td>18.280</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3348_s/SUM</td>
</tr>
<tr>
<td>18.754</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3359_s/I0</td>
</tr>
<tr>
<td>19.303</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3359_s/COUT</td>
</tr>
<tr>
<td>19.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3358_s/CIN</td>
</tr>
<tr>
<td>19.773</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3358_s/SUM</td>
</tr>
<tr>
<td>20.247</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_2_s1/I1</td>
</tr>
<tr>
<td>20.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_2_s1/F</td>
</tr>
<tr>
<td>21.276</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_2_s2/I1</td>
</tr>
<tr>
<td>21.831</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_2_s2/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_2_s/I2</td>
</tr>
<tr>
<td>22.758</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>svo/rgb_b_Z_2_s/F</td>
</tr>
<tr>
<td>23.232</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I2</td>
</tr>
<tr>
<td>23.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>24.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/I1</td>
</tr>
<tr>
<td>24.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/F</td>
</tr>
<tr>
<td>25.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/I0</td>
</tr>
<tr>
<td>25.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/F</td>
</tr>
<tr>
<td>26.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I2</td>
</tr>
<tr>
<td>26.632</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>27.106</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I1</td>
</tr>
<tr>
<td>27.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>28.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.456, 49.049%; route: 13.746, 50.105%; tC2Q: 0.232, 0.846%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s5/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>svo/n1470_s5/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>svo/n1470_s6/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/I2</td>
</tr>
<tr>
<td>3.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/I1</td>
</tr>
<tr>
<td>4.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/O</td>
</tr>
<tr>
<td>4.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/O</td>
</tr>
<tr>
<td>5.546</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/I1</td>
</tr>
<tr>
<td>5.649</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/O</td>
</tr>
<tr>
<td>6.123</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/I1</td>
</tr>
<tr>
<td>6.226</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/O</td>
</tr>
<tr>
<td>6.700</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/I1</td>
</tr>
<tr>
<td>7.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s16/I1</td>
</tr>
<tr>
<td>8.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/pop_nibble_1_s16/F</td>
</tr>
<tr>
<td>8.758</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/I3</td>
</tr>
<tr>
<td>9.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s0/I3</td>
</tr>
<tr>
<td>9.974</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>svo/pop_nibble_1_s0/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/I2</td>
</tr>
<tr>
<td>10.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/F</td>
</tr>
<tr>
<td>12.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/I1</td>
</tr>
<tr>
<td>12.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/I2</td>
</tr>
<tr>
<td>13.886</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>14.360</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>15.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.740</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n3351_s/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/n3351_s/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3350_s/I1</td>
</tr>
<tr>
<td>17.775</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3350_s/COUT</td>
</tr>
<tr>
<td>17.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>17.810</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3349_s/COUT</td>
</tr>
<tr>
<td>17.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3348_s/CIN</td>
</tr>
<tr>
<td>17.845</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3348_s/COUT</td>
</tr>
<tr>
<td>17.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3347_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3347_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3346_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3346_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3345_s/CIN</td>
</tr>
<tr>
<td>17.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3345_s/COUT</td>
</tr>
<tr>
<td>17.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3344_s/CIN</td>
</tr>
<tr>
<td>18.421</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3344_s/SUM</td>
</tr>
<tr>
<td>18.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3355_s/I0</td>
</tr>
<tr>
<td>19.444</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3355_s/COUT</td>
</tr>
<tr>
<td>19.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3354_s/CIN</td>
</tr>
<tr>
<td>19.479</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3354_s/COUT</td>
</tr>
<tr>
<td>19.953</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s4/I2</td>
</tr>
<tr>
<td>20.406</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s4/F</td>
</tr>
<tr>
<td>20.880</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s3/I1</td>
</tr>
<tr>
<td>21.435</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s3/F</td>
</tr>
<tr>
<td>21.909</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s2/I1</td>
</tr>
<tr>
<td>22.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s2/F</td>
</tr>
<tr>
<td>22.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_b_Z_7_s/I2</td>
</tr>
<tr>
<td>23.391</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>svo/rgb_b_Z_7_s/F</td>
</tr>
<tr>
<td>23.865</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.082, 47.842%; route: 11.850, 51.156%; tC2Q: 0.232, 1.002%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s5/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>svo/n1470_s5/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n1470_s6/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>svo/n1470_s6/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/I2</td>
</tr>
<tr>
<td>3.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s32/F</td>
</tr>
<tr>
<td>4.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/I1</td>
</tr>
<tr>
<td>4.495</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s21/O</td>
</tr>
<tr>
<td>4.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/I0</td>
</tr>
<tr>
<td>5.072</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s18/O</td>
</tr>
<tr>
<td>5.546</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/I1</td>
</tr>
<tr>
<td>5.649</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s16/O</td>
</tr>
<tr>
<td>6.123</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/I1</td>
</tr>
<tr>
<td>6.226</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_val_5_s10/O</td>
</tr>
<tr>
<td>6.700</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/I1</td>
</tr>
<tr>
<td>7.255</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s32/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s16/I1</td>
</tr>
<tr>
<td>8.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/pop_nibble_1_s16/F</td>
</tr>
<tr>
<td>8.758</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/I3</td>
</tr>
<tr>
<td>9.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s4/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_nibble_1_s0/I3</td>
</tr>
<tr>
<td>9.974</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>svo/pop_nibble_1_s0/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/I2</td>
</tr>
<tr>
<td>10.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/pop_row_bits_4_s217/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/I1</td>
</tr>
<tr>
<td>11.930</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s113/F</td>
</tr>
<tr>
<td>12.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/I1</td>
</tr>
<tr>
<td>12.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s59/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/I2</td>
</tr>
<tr>
<td>13.886</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s24/F</td>
</tr>
<tr>
<td>14.360</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/I2</td>
</tr>
<tr>
<td>14.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s7/F</td>
</tr>
<tr>
<td>15.287</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/debug_r_7_s1/I2</td>
</tr>
<tr>
<td>15.740</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/n3312_s/I0</td>
</tr>
<tr>
<td>16.731</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>svo/n3312_s/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3311_s/I1</td>
</tr>
<tr>
<td>17.775</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3311_s/COUT</td>
</tr>
<tr>
<td>17.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3310_s/CIN</td>
</tr>
<tr>
<td>17.810</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3310_s/COUT</td>
</tr>
<tr>
<td>17.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3309_s/CIN</td>
</tr>
<tr>
<td>17.845</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3309_s/COUT</td>
</tr>
<tr>
<td>17.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3308_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3308_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>17.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3307_s/COUT</td>
</tr>
<tr>
<td>17.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3306_s/CIN</td>
</tr>
<tr>
<td>17.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3306_s/COUT</td>
</tr>
<tr>
<td>17.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3305_s/CIN</td>
</tr>
<tr>
<td>18.421</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/n3305_s/SUM</td>
</tr>
<tr>
<td>18.895</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>svo/n3316_s/I0</td>
</tr>
<tr>
<td>19.444</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>svo/n3316_s/COUT</td>
</tr>
<tr>
<td>19.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>svo/n3315_s/CIN</td>
</tr>
<tr>
<td>19.479</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>svo/n3315_s/COUT</td>
</tr>
<tr>
<td>19.953</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s3/I2</td>
</tr>
<tr>
<td>20.406</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s3/F</td>
</tr>
<tr>
<td>20.880</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s2/I1</td>
</tr>
<tr>
<td>21.435</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s2/F</td>
</tr>
<tr>
<td>21.909</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s0/I1</td>
</tr>
<tr>
<td>22.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s0/F</td>
</tr>
<tr>
<td>22.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>svo/rgb_g_Z_7_s/I2</td>
</tr>
<tr>
<td>23.391</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>svo/rgb_g_Z_7_s/F</td>
</tr>
<tr>
<td>23.865</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.082, 47.842%; route: 11.850, 51.156%; tC2Q: 0.232, 1.002%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
