$date
	Sat Sep 16 22:23:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q3_tb $end
$var wire 1 ! F2 $end
$var wire 1 " F1 $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " F1 $end
$var wire 1 ! F2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0!
0"
0%
0$
0#
#10
1"
1%
#15
0%
1$
#20
1!
0"
1%
#25
0!
1"
0%
0$
1#
#30
1!
0"
1%
#35
0%
1$
#40
1"
1%
#45
