@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
postSimFile = /home/ord1nary/study/CPU_Project/sim/inter.fsdb
syncTime = 1055000
viewport = 0 35 1920 1008 541 315 382 1918
activeNode = "tb.i_cpu_soc.i_data_mem"
activeScope = "run_test"
activeFile = "./uvm/src/base/uvm_root.svh#inc__uvm_pkg__79#"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 617
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "run_test"
Scope2 = "tb.i_cpu_soc.i_data_mem"
Scope3 = "tb.i_cpu_soc.i_cpu.i_registers"
Scope4 = "tb.i_cpu_soc.i_cpu"
Scope5 = "tb.i_cpu_soc"
Scope6 = "tb"
rangeSelection = 631 631 1 11 1 1
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = run_test
File = /home/ord1nary/study/CPU_Project/sim/uvm/src/base/uvm_root.svh#inc__uvm_pkg__79#
Line = 618
[imp.design1]
dbEnum =  oh
invokeDir = /home/ord1nary/study/CPU_Project/sim
design = DebussyLib
hostCommand = hostCommand -elab ./simv.daidir/kdb.elab++
topName = tb 
fromLibrary = TRUE
[nMemoryManager]
FsdbFile = /home/ord1nary/study/CPU_Project/sim/inter.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 28 1920 850 308 65
SessionFile = /home/ord1nary/study/CPU_Project/sim/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
