<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>mrfioc2: mrf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">mrfioc2
   &#160;<span id="projectnumber">2.6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c0def9a0185abcbc746d4cf68db379a9.html">mrmShared</a></li><li class="navelem"><a class="el" href="dir_d00dca838ce68177a30832dcb56aea18.html">linux</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mrf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mrf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*************************************************************************\</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* Copyright (c) 2014 Brookhaven Science Associates, as Operator of</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*     Brookhaven National Laboratory.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* Copyright (c) 2015 Paul Scherrer Institute (PSI), Villigen, Switzerland</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* mrfioc2 is distributed subject to a Software License Agreement found</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* in file LICENSE that is included with this distribution.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">\*************************************************************************/</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef MRF_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define MRF_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;linux/version.h&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;linux/device.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;linux/module.h&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;linux/platform_device.h&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;linux/uio_driver.h&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;linux/io.h&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;linux/interrupt.h&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;linux/pci.h&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;linux/msi.h&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;linux/delay.h&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef CONFIG_GENERIC_GPIO</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#  include &lt;linux/gpio.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifdef CONFIG_PARPORT_NOT_PC</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#  include &lt;linux/parport.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;linux/aer.h&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/************************ Register definitions ****************************/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * A selection of registers for the PLX PCI9030</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * This device is exposed as BAR #0 on PCI and PMC</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * versions of the EVR</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Address space #0 is exposed as BAR #2 */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="mrf_8h.html#adc51fdc8c6453cbd1848116fcf14aa7b">   41</a></span>&#160;<span class="preprocessor">#define LAS0BRD  0x28</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Set for big endian, clear for little endian (swapped) */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="mrf_8h.html#a3d0609e895c2daeaf16e02a3f68dc4df">   43</a></span>&#160;<span class="preprocessor">#  define LAS0BRD_ENDIAN 0x01000000</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Interrupt control */</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="mrf_8h.html#ae27f8790a7dca33cbcda7cede9463103">   46</a></span>&#160;<span class="preprocessor">#define INTCSR   0x4c</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="mrf_8h.html#ab2c277725747c45b39925420af7c35ac">   47</a></span>&#160;<span class="preprocessor">#  define INTCSR_INT1_Enable   0x01</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="mrf_8h.html#a5e6e4c0c1ad23431c50ddb2b8671d1a0">   48</a></span>&#160;<span class="preprocessor">#  define INTCSR_INT1_Polarity 0x02</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="mrf_8h.html#af5d18b1ec2b3de5ae05a8aab3e642336">   49</a></span>&#160;<span class="preprocessor">#  define INTCSR_INT1_Status   0x04</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="mrf_8h.html#aeb9ca165d3d70a7b9e01af2422a3fc44">   50</a></span>&#160;<span class="preprocessor">#  define INTCSR_INT2_Enable   0x08</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="mrf_8h.html#a39aa773da400bd7c03afa483093a4622">   51</a></span>&#160;<span class="preprocessor">#  define INTCSR_INT2_Polarity 0x10</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="mrf_8h.html#addfa8fc11152f1338ac55b9b4e1477ce">   52</a></span>&#160;<span class="preprocessor">#  define INTCSR_INT2_Status   0x20</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="mrf_8h.html#a9a28d3cd4a040135c06187bb35babe9f">   53</a></span>&#160;<span class="preprocessor">#  define INTCSR_PCI_Enable    0x40</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="mrf_8h.html#aa0f10e8a2bcf71003f946e417b0fa025">   54</a></span>&#160;<span class="preprocessor">#  define INTCSR_SW_INTR       0x80</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="mrf_8h.html#a2dca03332d620196ba943bc2346eaa08">   56</a></span>&#160;<span class="preprocessor">#define GPIOC   0x54</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="mrf_8h.html#a55a896ea4ee87a0f26be92706847eae9">   57</a></span>&#160;<span class="preprocessor">#  define GPIOC_pin0_fn   1</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="mrf_8h.html#ad9a2b666d43aab18402aeabf8e6e264b">   58</a></span>&#160;<span class="preprocessor">#  define GPIOC_pin0_dir  2</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="mrf_8h.html#a9e7c19bfdcddea9c10f313ed280986f9">   59</a></span>&#160;<span class="preprocessor">#  define GPIOC_pin0_data 4</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="mrf_8h.html#acb9f2f14764f0f2a46fefb28cb59cb93">   60</a></span>&#160;<span class="preprocessor">#  define GPIOC_pin_fn(N)   (GPIOC_pin0_fn&lt;&lt;(3*(N)))</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="mrf_8h.html#a329cf42f479100dbe934e54b4a2cd65b">   61</a></span>&#160;<span class="preprocessor">#  define GPIOC_pin_dir(N)  (GPIOC_pin0_dir&lt;&lt;(3*(N)))</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="mrf_8h.html#ab638797d7ae50f51478f0e9759f0aa26">   62</a></span>&#160;<span class="preprocessor">#  define GPIOC_pin_data(N) (GPIOC_pin0_data&lt;&lt;(3*(N)))</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* 8 are supported, but only 4 are used.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * 0 - TCLK, 1 - TMS, 2 - TDO, 3 - TDI</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="mrf_8h.html#a47d75b400c3461149b1e9291eb369c64">   66</a></span>&#160;<span class="preprocessor">#  define GPIOC_num_pins 4</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * A selection of registers for the PLX PCI9056</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * This device is exposed as BAR #0</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="mrf_8h.html#a1ea3341ebdecfd8f33414ce59af11340">   74</a></span>&#160;<span class="preprocessor">#define BIGEND9056 0x0C // 8 bit</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="mrf_8h.html#a3ef6687d9c5179f5fc1d6db2e791465b">   75</a></span>&#160;<span class="preprocessor">#  define BIGEND9056_BIG (1&lt;&lt;2)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="mrf_8h.html#af0fda08d74a59dfbe5329984cdbf66a6">   77</a></span>&#160;<span class="preprocessor">#define INTCSR9056 0x68 // 32 bit</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="mrf_8h.html#a6fdce2ce2cf675a10ae50d506968c63c">   78</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_PCI_Enable (1&lt;&lt;8)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="mrf_8h.html#ac482b08006af254d8cd12202442dbd67">   80</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_DBL_Enable (1&lt;&lt;9)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="mrf_8h.html#a6bd30b2a7bce1c11aad2287fe23ed4d5">   81</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_ABT_Enable (1&lt;&lt;10)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="mrf_8h.html#ac074755cd414c88669bc2156509f7900">   82</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_LCL_Enable (1&lt;&lt;11)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="mrf_8h.html#aac747fe27e63ca403c839c4514d1229e">   83</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_DBL_Status (1&lt;&lt;13) </span><span class="comment">/* PCI doorbell */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="mrf_8h.html#a34bc773321bc77e22dada8023dbe8cb2">   84</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_ABT_Status (1&lt;&lt;14) </span><span class="comment">/* PCI abort */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="mrf_8h.html#a2defc5de74176e68732f6294c2347cde">   85</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_LCL_Status (1&lt;&lt;15) </span><span class="comment">/* local */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="mrf_8h.html#a990643b67f4e156d370f5ff125187d98">   87</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_LBL_Enable (1&lt;&lt;17)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="mrf_8h.html#ab8f7852c1a3966f8cf7e9e84e2cd3c5f">   88</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_DM0_Enable (1&lt;&lt;18)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="mrf_8h.html#a2d5f368968f9d4e62263a1cf518084da">   89</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_DM1_Enable (1&lt;&lt;19)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="mrf_8h.html#a16c566cb1ea53b699e23217275530dad">   90</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_LBL_Status (1&lt;&lt;20) </span><span class="comment">/* Local doorbell */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="mrf_8h.html#aed927d224484f7e16e34e020978337c0">   91</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_DM0_Status (1&lt;&lt;21) </span><span class="comment">/* DMA 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="mrf_8h.html#a2a31f2f21841d7649081d97e42748a4f">   92</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_DM1_Status (1&lt;&lt;22) </span><span class="comment">/* DMA 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="mrf_8h.html#a73d7662ede7373933dca95f5b8a25ad1">   94</a></span>&#160;<span class="preprocessor">#  define INTCSR9056_Status (INTCSR9056_DBL_Status| \</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">    INTCSR9056_ABT_Status|INTCSR9056_LCL_Status|INTCSR9056_LBL_Status| \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    INTCSR9056_DM0_Status|INTCSR9056_DM1_Status)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* For MRM EVR 230 and 300 series</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * FPGA register and flag values</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="mrf_8h.html#ada78a147d178ccdc26ce6a839897a25d">  102</a></span>&#160;<span class="preprocessor">#define CTRLMain    0x004</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="mrf_8h.html#ac128ff193c5b08c31ea6b8566de1152c">  103</a></span>&#160;<span class="preprocessor">#  define CTRL_BeEnd   0x02000000</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="mrf_8h.html#aa459cca726a5d5e23728cf907031b90c">  104</a></span>&#160;<span class="preprocessor">#  define CTRL_LeEnd   0x00000040</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="mrf_8h.html#a9e851a3b7d0f1bf7b26de9ecd4194e2d">  106</a></span>&#160;<span class="preprocessor">#define IRQFlag     0x008</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="mrf_8h.html#a59e63ecb0d5c6b69076b62448b7fcaff">  107</a></span>&#160;<span class="preprocessor">#  define IRQ_LinkChg   0x40</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="mrf_8h.html#a6cb8d4a6b14df52822f5f847a59a1279">  108</a></span>&#160;<span class="preprocessor">#  define IRQ_BufFull   0x20</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="mrf_8h.html#abcd08ef8c5b451176345ba8aaeb5f225">  109</a></span>&#160;<span class="preprocessor">#  define IRQ_HWMapped  0x10</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="mrf_8h.html#aa375e29c1e3831e6260218d82495eb98">  110</a></span>&#160;<span class="preprocessor">#  define IRQ_Event     0x08</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="mrf_8h.html#a243884155c5054e8bdd11dd1a86c4b44">  111</a></span>&#160;<span class="preprocessor">#  define IRQ_Heartbeat 0x04</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="mrf_8h.html#ad514b2c511d71f2d3c17217d5cc026ec">  112</a></span>&#160;<span class="preprocessor">#  define IRQ_FIFOFull  0x02</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="mrf_8h.html#a2a5734fc0c58b701a3193756c591da2a">  113</a></span>&#160;<span class="preprocessor">#  define IRQ_RXErr     0x01</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="mrf_8h.html#aea7f577d813098d1cd2fa55765371378">  115</a></span>&#160;<span class="preprocessor">#define IRQEnable   0x00c</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Same bits as IRQFlag plus */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="mrf_8h.html#a194820fdb97b7a6420651ab3bb5f072a">  117</a></span>&#160;<span class="preprocessor">#  define IRQ_Enable    0x80000000</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* present for w/ FW version &lt;8 */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="mrf_8h.html#ae05fcc6752bfa6ff8fd1b455bc901481">  119</a></span>&#160;<span class="preprocessor">#  define IRQ_PCIee     0x40000000</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="mrf_8h.html#a5f9bdc3f1c5d8bfa089b69a2ebef90c9">  121</a></span>&#160;<span class="preprocessor">#define IRQ_Enable_ALL  (IRQ_Enable|IRQ_PCIee)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="mrf_8h.html#a0a751d00de514d9a5cdd84d4d8eedf65">  123</a></span>&#160;<span class="preprocessor">#define PCIMIE      0x01c</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* w/ FW version &gt;=8, IRQ_PCIee moves to PCIMIE */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* The expected value (form factor and 0x1 for EVR) that is</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * stored in FPGA of EVR300 @ first byte of FPGAVersion register.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * This value is used to test enianness of the EVR 300 PCIe card.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="mrf_8h.html#a1242a36174bddb02ccc4b7a6e8370ba6">  131</a></span>&#160;<span class="preprocessor">#define FPGAVER_EVR300  0x17</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="mrf_8h.html#af1e0c56d28698d634ef0519408536f8a">  133</a></span>&#160;<span class="preprocessor">#define FPGAVersion 0x02c</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="mrf_8h.html#a609852f241fa632c1856424ab8f93a54">  134</a></span>&#160;<span class="preprocessor">#  define FPGAVer_FF    0xff000000</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* driver private struct */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structmrf__priv.html">  138</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structmrf__priv.html">mrf_priv</a> {</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structmrf__priv.html#a7952f97c64aebaa4b63eb2cdf57396d0">  139</a></span>&#160;    <span class="keyword">struct </span>uio_info <a class="code" href="structmrf__priv.html#a7952f97c64aebaa4b63eb2cdf57396d0">uio</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structmrf__priv.html#a29206934f935c0be901099cb5157e883">  140</a></span>&#160;    <span class="keyword">struct </span>pci_dev *<a class="code" href="structmrf__priv.html#a29206934f935c0be901099cb5157e883">pdev</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structmrf__priv.html#a7685a5f6ae491fc53ecf3f95c7a67236">  141</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmrf__priv.html#a7685a5f6ae491fc53ecf3f95c7a67236">mrftype</a>; <span class="comment">/* MSB from version register */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structmrf__priv.html#afa3052e6af2f5fa50856d5d3b02b1945">  142</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmrf__priv.html#afa3052e6af2f5fa50856d5d3b02b1945">irqmode</a>;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structmrf__priv.html#a9c53183ab34ccff3b8d9a2c253da5535">  143</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmrf__priv.html#a9c53183ab34ccff3b8d9a2c253da5535">intrcount</a>;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structmrf__priv.html#ac62cd455ef3225778490d0a0aef20524">  144</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmrf__priv.html#ac62cd455ef3225778490d0a0aef20524">usemie</a>:1;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structmrf__priv.html#a9e834ab010045bc6c722a0bfba61536b">  145</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmrf__priv.html#a9e834ab010045bc6c722a0bfba61536b">msienabled</a>:1;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#if defined(CONFIG_GENERIC_GPIO) || defined(CONFIG_PARPORT_NOT_PC)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    spinlock_t lock;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#ifdef CONFIG_GENERIC_GPIO</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keyword">struct </span>gpio_chip gpio;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordtype">int</span> gpio_cleanup;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#ifdef CONFIG_PARPORT_NOT_PC</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ppenable;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keyword">const</span> <span class="keyword">struct </span>ppcable *cable;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keyword">struct </span>parport *port;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;};</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#ifdef CONFIG_PARPORT_NOT_PC</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordtype">void</span> mrf_pp_setup(<span class="keyword">struct</span> <a class="code" href="structmrf__priv.html">mrf_priv</a>* dev);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keywordtype">void</span> mrf_pp_cleanup(<span class="keyword">struct</span> <a class="code" href="structmrf__priv.html">mrf_priv</a>* <a class="code" href="structpriv.html">priv</a>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#ifdef CONFIG_GENERIC_GPIO</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keywordtype">void</span> mrf_gpio_setup(<span class="keyword">struct</span> <a class="code" href="structmrf__priv.html">mrf_priv</a> *<a class="code" href="structpriv.html">priv</a>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span> mrf_gpio_cleanup(<span class="keyword">struct</span> <a class="code" href="structmrf__priv.html">mrf_priv</a> *<a class="code" href="structpriv.html">priv</a>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif // MRF_H</span></div><div class="ttc" id="structmrf__priv_html_a9e834ab010045bc6c722a0bfba61536b"><div class="ttname"><a href="structmrf__priv.html#a9e834ab010045bc6c722a0bfba61536b">mrf_priv::msienabled</a></div><div class="ttdeci">unsigned int msienabled</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00145">mrf.h:145</a></div></div>
<div class="ttc" id="structmrf__priv_html"><div class="ttname"><a href="structmrf__priv.html">mrf_priv</a></div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00138">mrf.h:138</a></div></div>
<div class="ttc" id="structmrf__priv_html_a29206934f935c0be901099cb5157e883"><div class="ttname"><a href="structmrf__priv.html#a29206934f935c0be901099cb5157e883">mrf_priv::pdev</a></div><div class="ttdeci">struct pci_dev * pdev</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00140">mrf.h:140</a></div></div>
<div class="ttc" id="structpriv_html"><div class="ttname"><a href="structpriv.html">priv</a></div><div class="ttdef"><b>Definition:</b> <a href="dev_evr_event_8cpp_source.html#l00042">devEvrEvent.cpp:42</a></div></div>
<div class="ttc" id="structmrf__priv_html_a7685a5f6ae491fc53ecf3f95c7a67236"><div class="ttname"><a href="structmrf__priv.html#a7685a5f6ae491fc53ecf3f95c7a67236">mrf_priv::mrftype</a></div><div class="ttdeci">unsigned int mrftype</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00141">mrf.h:141</a></div></div>
<div class="ttc" id="structmrf__priv_html_a9c53183ab34ccff3b8d9a2c253da5535"><div class="ttname"><a href="structmrf__priv.html#a9c53183ab34ccff3b8d9a2c253da5535">mrf_priv::intrcount</a></div><div class="ttdeci">unsigned int intrcount</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00143">mrf.h:143</a></div></div>
<div class="ttc" id="structmrf__priv_html_afa3052e6af2f5fa50856d5d3b02b1945"><div class="ttname"><a href="structmrf__priv.html#afa3052e6af2f5fa50856d5d3b02b1945">mrf_priv::irqmode</a></div><div class="ttdeci">unsigned int irqmode</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00142">mrf.h:142</a></div></div>
<div class="ttc" id="structmrf__priv_html_ac62cd455ef3225778490d0a0aef20524"><div class="ttname"><a href="structmrf__priv.html#ac62cd455ef3225778490d0a0aef20524">mrf_priv::usemie</a></div><div class="ttdeci">unsigned int usemie</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00144">mrf.h:144</a></div></div>
<div class="ttc" id="structmrf__priv_html_a7952f97c64aebaa4b63eb2cdf57396d0"><div class="ttname"><a href="structmrf__priv.html#a7952f97c64aebaa4b63eb2cdf57396d0">mrf_priv::uio</a></div><div class="ttdeci">struct uio_info uio</div><div class="ttdef"><b>Definition:</b> <a href="mrf_8h_source.html#l00139">mrf.h:139</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jan 31 2024 10:02:19 for mrfioc2 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
