<!DOCTYPE html>
<html lang="en" data-theme="dark">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Semiconductor Architect & Innovator</title>
    <meta name="description" content="The professional portfolio of Edidi Sai Anant, a Master's candidate in Electrical Engineering specializing in VLSI design, processor architecture, and next-generation silicon solutions.">
    <meta name="author" content="Edidi Sai Anant">
    
    <!-- Preconnect for performance -->
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>

    <!-- Stylesheets and Icons -->
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600;700;800&family=JetBrains+Mono:wght@400;500;600&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
</head>

<body>
    <!-- Skip to Main Content Link -->
    <a href="#main-content" class="skip-link">Skip to main content</a>

    <!-- Background Animation Elements -->
    <div class="site-background">
        <div class="background-layer-1"></div>
        <div class="background-layer-2"></div>
        <div class="background-layer-3"></div>
    </div>

    <!-- PRELOADER -->
    <div id="preloader">
        <div class="loader-container">
            <div class="silicon-loader">
                <div class="wafer-animation">
                    <div class="chip-core-loader"></div>
                    <div class="data-flow-lines">
                        <div class="flow-line flow-1"></div>
                        <div class="flow-line flow-2"></div>
                        <div class="flow-line flow-3"></div>
                        <div class="flow-line flow-4"></div>
                    </div>
                </div>
            </div>
            <div class="loading-text">Architecting Silicon Reality...</div>
            <div class="progress-container">
                <div class="progress-bar" role="progressbar" aria-valuenow="0" aria-valuemin="0" aria-valuemax="100"></div>
            </div>
            <div class="progress-percentage">0%</div>
            <div class="loading-stages">
                <div class="stage"><i class="fas fa-power-off"></i><span>Core Systems</span></div>
                <div class="stage"><i class="fas fa-cogs"></i><span>Compiling</span></div>
                <div class="stage"><i class="fas fa-microchip"></i><span>Rendering UI</span></div>
                <div class="stage"><i class="fas fa-rocket"></i><span>Optimizing</span></div>
            </div>
        </div>
    </div>

    <!-- HEADER -->
    <header class="premium-header">
        <div class="header-content">
            <a href="#hero" class="logo-container">
                <div class="chip-logo">
                    <div class="chip-core"><div class="core-animation"></div></div>
                </div>
                <div class="logo-text">
                    <span class="name">Edidi Sai Anant</span>
                    <span class="title">Semiconductor Architect</span>
                </div>
            </a>
            <nav class="main-nav" aria-label="Main Navigation">
                <a href="#about" class="nav-item">About</a>
                <a href="#experience" class="nav-item">Experience</a>
                <a href="#projects" class="nav-item">Projects</a>
                <a href="#research" class="nav-item">Research</a>
                <a href="#contact" class="nav-item">Contact</a>
            </nav>
            <div class="header-actions">
                <a href="Edidi_Sai_Anant_Resume.pdf" class="btn btn-secondary" download>
                    <i class="fas fa-download"></i> Resume
                </a>
                <a href="#contact" class="btn btn-primary">
                    <i class="fas fa-envelope"></i> Get in Touch
                </a>
                <button id="mobile-toggle" class="mobile-menu-toggle" aria-label="Toggle Menu" aria-expanded="false">
                    <span></span>
                    <span></span>
                    <span></span>
                </button>
            </div>
        </div>
        <div class="scroll-progress"><div class="scroll-progress-bar"></div></div>
    </header>

    <main id="main-content">

        <!-- HERO SECTION -->
        <section id="hero" class="hero-section content-section">
            <div class="hero-content">
                <div class="hero-text">
                    <div class="hero-greeting">
                        <span class="greeting-icon">ðŸ‘‹</span>
                        <span class="greeting-text">Hello, I'm Sai Anant Edidi</span>
                    </div>
                    <h1 class="hero-title">
                        <span class="title-line">Architecting the Future</span>
                        <span class="title-line">of <span class="gradient-text">Next-Gen Silicon</span></span>
                    </h1>
                    <p class="hero-subtitle">
                        A passionate **Master's candidate in Electrical Engineering** with deep expertise in VLSI design and semiconductor processes, dedicated to building the hardware that powers our digital world.
                    </p>
                    <div class="hero-stats">
                        <div class="stat-item">
                            <span class="stat-number">2+</span>
                            <span class="stat-label">Internships</span>
                        </div>
                         <div class="stat-item">
                            <span class="stat-number">4+</span>
                            <span class="stat-label">VLSI Projects</span>
                        </div>
                        <div class="stat-item">
                            <span class="stat-number">2</span>
                            <span class="stat-label">IEEE Papers</span>
                        </div>
                    </div>
                    <div class="hero-actions">
                        <a href="#projects" class="btn btn-primary"><i class="fas fa-flask"></i> View My Work</a>
                        <a href="https://www.linkedin.com/in/sai-anant" target="_blank" rel="noopener noreferrer" class="btn btn-secondary"><i class="fab fa-linkedin"></i> Connect on LinkedIn</a>
                    </div>
                </div>
                <div class="hero-visual">
                    <div class="chip-showcase">
                        <div class="main-chip">
                            <div class="chip-surface">
                                <div class="core-grid">
                                    <div class="core-unit"></div>
                                    <div class="core-unit"></div>
                                    <div class="core-unit"></div>
                                    <div class="core-unit"></div>
                                </div>
                            </div>
                            <span class="chip-label">ESA-2025</span>
                        </div>
                        <div class="orbit-chips">
                            <div class="orbit-chip" data-tech="VLSI"><i class="fas fa-microchip"></i></div>
                            <div class="orbit-chip" data-tech="FPGA"><i class="fas fa-cogs"></i></div>
                            <div class="orbit-chip" data-tech="AI/ML"><i class="fas fa-brain"></i></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- ABOUT SECTION -->
        <section id="about" class="content-section">
            <div class="section-header">
                <h2 class="section-title">My Journey in Silicon</h2>
                <p class="section-subtitle">From a childhood curiosity for electronics to a career shaping the future of hardware.</p>
            </div>
            <div class="about-content">
                <div class="about-story">
                    <div class="story-card">
                        <div class="story-icon"><i class="fas fa-lightbulb"></i></div>
                        <h3>The Spark of Curiosity</h3>
                        <p>
                            My fascination with electronics began not in a lab, but on my childhood floor, surrounded by dismantled gadgets. This innate drive to understand how things work evolved into a focused academic and professional pursuit: to architect the hardware that powers our future. I am a reliable, patient, and collaborative team player, keen on bridging the gap between theoretical possibilities and silicon reality.
                        </p>
                        <blockquote>
                            "I am driven to create elegant, energy-efficient hardware to solve the world's most profound computational challenges."
                        </blockquote>
                    </div>
                    <div class="education-timeline">
                        <div class="timeline-item">
                            <div class="timeline-marker"><i class="fas fa-university"></i></div>
                            <div class="timeline-content">
                                <h4>Master of Science, Electrical Engineering</h4>
                                <span class="institution">National University of Singapore</span>
                                <span class="duration">Aug 2023 â€“ Jun 2025</span>
                                <p>Specializing in VLSI design and advanced memory technologies to deepen my expertise in cutting-edge semiconductor solutions.</p>
                                <div class="coursework">
                                    <span class="course">VLSI Digital Circuit Design</span>
                                    <span class="course">Memory Technologies</span>
                                    <span class="course">Embedded Hardware</span>
                                </div>
                            </div>
                        </div>
                        <div class="timeline-item">
                            <div class="timeline-marker"><i class="fas fa-graduation-cap"></i></div>
                            <div class="timeline-content">
                                <h4>Bachelor of Technology, Electronics & Communication</h4>
                                <span class="institution">SRM Institute of Science and Technology</span>
                                <span class="duration">Jun 2019 â€“ Jul 2023</span>
                                <p>Built a strong foundation in digital electronics, semiconductor device modelling, and microprocessor architecture.</p>
                                  <div class="coursework">
                                    <span class="course">VLSI Design</span>
                                    <span class="course">ARM-Based Design</span>
                                    <span class="course">Semiconductor Modelling</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>

                <aside class="skills-matrix">
                    <h3>Technical Expertise</h3>
                    <div class="skills-grid">
                        <div class="skill-category">
                            <div class="category-header"><i class="fas fa-tools"></i><h4>EDA Tools</h4></div>
                            <div class="skill-items">
                                <span class="skill-tag expert">Cadence Virtuoso</span>
                                <span class="skill-tag expert">Xilinx Vivado</span>
                                <span class="skill-tag expert">QuestaSim</span>
                                <span class="skill-tag advanced">Xilinx Vitis</span>
                            </div>
                        </div>
                         <div class="skill-category">
                            <div class="category-header"><i class="fas fa-code"></i><h4>Languages & HDLs</h4></div>
                             <div class="skill-items">
                                <span class="skill-tag expert">Verilog</span>
                                <span class="skill-tag expert">SystemVerilog</span>
                                <span class="skill-tag advanced">C++</span>
                                <span class="skill-tag advanced">Python</span>
                                <span class="skill-tag advanced">HLS</span>
                            </div>
                        </div>
                        <div class="skill-category">
                            <div class="category-header"><i class="fas fa-microchip"></i><h4>Hardware & Embedded</h4></div>
                            <div class="skill-items">
                                <span class="skill-tag expert">FPGA</span>
                                <span class="skill-tag advanced">Arduino</span>
                                <span class="skill-tag advanced">Raspberry Pi</span>
                                <span class="skill-tag">Autodesk Eagle</span>
                            </div>
                        </div>
                    </div>
                </aside>
            </div>
        </section>

        <!-- EXPERIENCE SECTION -->
        <section id="experience" class="content-section">
            <div class="section-header">
                <h2 class="section-title">Professional Experience</h2>
                <p class="section-subtitle">Applying theory to practice in the semiconductor industry.</p>
            </div>
            <div class="experience-timeline">
                <div class="experience-item">
                    <div class="experience-marker"><i class="fas fa-cogs"></i></div>
                    <div class="experience-content">
                        <div class="experience-header">
                            <h3>Project Intern</h3>
                            <span class="company">Maven Silicon</span>
                            <span class="duration">Dec 2022 â€“ Jan 2023</span>
                        </div>
                        <div class="experience-description">
                            <p>Contributed to a high-performance bus protocol project, gaining hands-on experience in the complete front-end VLSI design flow from concept to gate-level synthesis.</p>
                        </div>
                        <ul class="achievements">
                            <li>Designed and implemented an **AHB to APB bridge** to facilitate seamless communication between high-speed and low-power bus protocols.</li>
                            <li>Authored robust, functional **RTL code in Verilog HDL** and translated it into optimized gate-level schematics.</li>
                            <li>Synthesized individual modules into a unified system architecture, ensuring cohesive performance and reliability.</li>
                        </ul>
                         <div class="tech-stack">
                            <span class="tech-tag">Verilog</span>
                            <span class="tech-tag">RTL Design</span>
                            <span class="tech-tag">Synthesis</span>
                            <span class="tech-tag">Bus Protocols</span>
                        </div>
                    </div>
                </div>
                <div class="experience-item">
                    <div class="experience-marker"><i class="fas fa-bolt"></i></div>
                    <div class="experience-content">
                        <div class="experience-header">
                            <h3>Intern</h3>
                            <span class="company">Sandeepani School of Embedded System Design</span>
                            <span class="duration">Jun 2022 â€“ Jul 2022</span>
                        </div>
                        <div class="experience-description">
                             <p>Focused on functional verification and validation for core digital logic components, ensuring design correctness and robustness through rigorous testing methodologies.</p>
                        </div>
                        <ul class="achievements">
                            <li>Developed and verified a **UART protocol** using Verilog, focusing on data integrity and transmission reliability.</li>
                            <li>Executed in-depth functional verification of a Half Adder using **SystemVerilog** and advanced testbench features.</li>
                            <li>Performed detailed **functional coverage analysis** using QuestaSim to ensure exhaustive test assessment and optimization.</li>
                        </ul>
                         <div class="tech-stack">
                            <span class="tech-tag">SystemVerilog</span>
                            <span class="tech-tag">Verification</span>
                            <span class="tech-tag">QuestaSim</span>
                            <span class="tech-tag">UVM</span>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- PROJECTS SECTION -->
        <section id="projects" class="content-section">
            <div class="section-header">
                <h2 class="section-title">Featured Projects</h2>
                <p class="section-subtitle">Innovative hardware solutions that push the boundaries of silicon design.</p>
            </div>
            <div class="projects-grid">
                <div class="project-card featured">
                    <div class="project-visual"><div class="project-icon"><i class="fas fa-network-wired"></i></div></div>
                    <div class="project-content">
                        <span class="project-category">VLSI Design</span>
                        <h3>VLSI Interconnect Modelling & Simulation</h3>
                        <p>Optimized processor interconnects for a **2-core processor at 45nm** using Elmore RC models in Cadence Virtuoso, focusing on energy-delay tradeoffs to boost system efficiency and signal integrity.</p>
                        <div class="project-tech">
                            <span class="tech-tag"><i class="fas fa-tools"></i> Cadence Virtuoso</span>
                            <span class="tech-tag"><i class="fas fa-ruler-combined"></i> 45nm</span>
                        </div>
                        <div class="project-links">
                            <a href="#" class="project-link"><i class="fas fa-file-alt"></i> Learn More</a>
                        </div>
                    </div>
                </div>
                <div class="project-card">
                     <div class="project-visual"><div class="project-icon"><i class="fas fa-layer-group"></i></div></div>
                    <div class="project-content">
                        <span class="project-category">Standard Cell IP</span>
                        <h3>Standard Cell IP Development</h3>
                        <p>Created a ring oscillator Standard Cell IP for **40nm technology** in Cadence Virtuoso, minimizing area while optimizing for PVT variations and ensuring design integrity with DRC/LVS checks.</p>
                         <div class="project-tech">
                            <span class="tech-tag"><i class="fas fa-tools"></i> Cadence Virtuoso</span>
                            <span class="tech-tag"><i class="fas fa-ruler-combined"></i> 40nm</span>
                        </div>
                        <div class="project-links">
                            <a href="#" class="project-link"><i class="fas fa-file-alt"></i> Learn More</a>
                        </div>
                    </div>
                </div>
                 <div class="project-card">
                    <div class="project-visual"><div class="project-icon"><i class="fas fa-brain"></i></div></div>
                    <div class="project-content">
                        <span class="project-category">Hardware Acceleration</span>
                        <h3>FPGA Accelerator for MLP Neural Network</h3>
                        <p>Developed a hardware accelerator on a Xilinx Zynq-7000 FPGA for MLP inference, achieving significant speed and efficiency gains through **pipelining, loop unrolling, and array partitioning**.</p>
                         <div class="project-tech">
                            <span class="tech-tag"><i class="fas fa-cogs"></i> Xilinx Vivado</span>
                            <span class="tech-tag"><i class="fas fa-code"></i> HLS</span>
                        </div>
                         <div class="project-links">
                            <a href="#" class="project-link"><i class="fas fa-file-alt"></i> Learn More</a>
                        </div>
                    </div>
                </div>
                <div class="project-card">
                   <div class="project-visual"><div class="project-icon"><i class="fas fa-memory"></i></div></div>
                    <div class="project-content">
                        <span class="project-category">In-Memory Compute</span>
                        <h3>In-Memory Compute Circuit Design</h3>
                        <p>Designed an in-memory compute circuit using NeuroSim & MuMax3 to accelerate neural network computations, focusing on **quantization and optimization** to boost accuracy and efficiency.</p>
                         <div class="project-tech">
                            <span class="tech-tag"><i class="fas fa-microchip"></i> NeuroSim</span>
                            <span class="tech-tag"><i class="fab fa-python"></i> PyTorch</span>
                        </div>
                         <div class="project-links">
                            <a href="#" class="project-link"><i class="fas fa-file-alt"></i> Learn More</a>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- RESEARCH & CERTIFICATIONS -->
        <section id="research" class="content-section">
            <div class="section-header">
                <h2 class="section-title">Research & Certifications</h2>
                <p class="section-subtitle">A commitment to advancing the field and continuous professional development.</p>
            </div>
            <div class="research-grid">
                <div class="research-card">
                    <div class="research-header">
                        <div class="research-icon"><i class="fas fa-shield-alt"></i></div>
                        <div class="research-meta">
                            <span class="research-type">IEEE Publication</span>
                            <span class="research-date">May 2023</span>
                        </div>
                    </div>
                    <h3>Improving Data Integrity with Reversible Logic-based Error Detection</h3>
                    <p>Published research on a novel reversible logic-based error detection and correction module for an AHB-APB Bridge, enhancing data integrity in SoC designs.</p>
                </div>
                 <div class="research-card">
                     <div class="research-header">
                        <div class="research-icon"><i class="fas fa-heartbeat"></i></div>
                        <div class="research-meta">
                            <span class="research-type">Journal Publication</span>
                             <span class="research-date">June 2022</span>
                        </div>
                    </div>
                    <h3>A Survey on Affordable IoT Enabled Healthcare Systems</h3>
                    <p>Contributed to a comprehensive survey on the design and implementation of affordable, IoT-enabled healthcare monitoring systems for widespread use.</p>
                </div>
            </div>

            <div class="certifications-section">
                <h3>Professional Certifications</h3>
                <div class="certifications-grid">
                    <div class="cert-category">
                        <div class="cert-icon"><i class="fas fa-microchip"></i></div>
                        <h4>Hardware & CPU Design</h4>
                        <div class="cert-items">
                             <div class="cert-item"><i class="fas fa-check-circle"></i><span>Building a RISC-V CPU Core</span><small>The Linux Foundation</small></div>
                             <div class="cert-item"><i class="fas fa-check-circle"></i><span>Embedded Systems Essentials with Arm</span><small>Arm Education</small></div>
                        </div>
                    </div>
                    <div class="cert-category">
                         <div class="cert-icon"><i class="fas fa-wifi"></i></div>
                        <h4>IoT & 5G</h4>
                         <div class="cert-items">
                             <div class="cert-item"><i class="fas fa-check-circle"></i><span>Introduction to IoT and Digital Transformation</span><small>Cisco</small></div>
                             <div class="cert-item"><i class="fas fa-check-circle"></i><span>Business Considerations for 5G</span><small>The Linux Foundation</small></div>
                        </div>
                    </div>
                     <div class="cert-category">
                         <div class="cert-icon"><i class="fas fa-code"></i></div>
                        <h4>Programming & AI</h4>
                        <div class="cert-items">
                            <div class="cert-item"><i class="fas fa-check-circle"></i><span>Python for Data Science, AI & Development</span><small>IBM</small></div>
                            <div class="cert-item"><i class="fas fa-check-circle"></i><span>Introduction to Programming in C++</span><small>NYU (edX)</small></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- CONTACT SECTION -->
        <section id="contact" class="content-section">
            <div class="section-header">
                <h2 class="section-title">Let's Build the Future, Together</h2>
                <p class="section-subtitle">I'm excited to discuss new opportunities and innovative projects. Let's connect and create something amazing.</p>
            </div>
            <div class="contact-content">
                <div class="contact-text">
                    <h3>Get in Touch</h3>
                    <p>
                        Whether you have a question, a project proposal, or just want to chat about the latest in semiconductor technology, I'd love to hear from you. I am actively seeking opportunities where I can contribute my skills and continue to grow as an engineer.
                    </p>
                    <div class="contact-info">
                        <div class="contact-item">
                            <i class="fas fa-envelope"></i>
                            <div>
                                <h4>Email</h4>
                                <a href="mailto:esanant@u.nus.edu">esanant@u.nus.edu</a>
                            </div>
                        </div>
                         <div class="contact-item">
                            <i class="fas fa-phone"></i>
                            <div>
                                <h4>Phone</h4>
                                <span>+65 9055 5367</span>
                            </div>
                        </div>
                    </div>
                     <div class="social-links">
                        <a href="https://www.linkedin.com/in/sai-anant" target="_blank" rel="noopener noreferrer" class="social-link">
                            <i class="fab fa-linkedin"></i> LinkedIn
                        </a>
                         <a href="https://github.com/your-github" target="_blank" rel="noopener noreferrer" class="social-link">
                            <i class="fab fa-github"></i> GitHub
                        </a>
                    </div>
                </div>
                <div class="contact-visual">
                    <div class="contact-animation">
                         <div class="circuit-board">
                            <div class="circuit-trace trace-1"></div>
                            <div class="circuit-trace trace-2"></div>
                            <div class="circuit-trace trace-3"></div>
                            <div class="circuit-trace trace-4"></div>
                            <div class="circuit-component comp-1"><i class="fas fa-comments"></i></div>
                            <div class="circuit-component comp-2"><i class="fas fa-code-branch"></i></div>
                            <div class="circuit-component comp-3"><i class="fas fa-project-diagram"></i></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

    </main>

    <!-- FLOATING CONTROLS -->
    <div class="floating-controls">
        <button id="themeToggle" class="theme-btn" aria-label="Toggle Theme"><i class="fas fa-sun"></i></button>
        <button id="soundToggle" class="sound-btn" aria-label="Toggle Sound"><i class="fas fa-volume-up"></i></button>
        <button id="scrollToTop" class="scroll-btn" aria-label="Scroll to top"><i class="fas fa-arrow-up"></i></button>
    </div>

    <!-- FOOTER -->
    <footer class="site-footer">
        <div class="footer-content">
            <div class="footer-left">
                <p>&copy; 2024 Edidi Sai Anant. All Rights Reserved.</p>
                <p>Designed with passion and precision, architected for performance.</p>
            </div>
            <div class="footer-links">
                <a href="#about">About</a>
                <a href="#projects">Projects</a>
                <a href="https://www.linkedin.com/in/sai-anant" target="_blank" rel="noopener noreferrer">LinkedIn</a>
            </div>
        </div>
    </footer>

    <script src="script.js"></script>
</body>
</html>
