# SR FlipFlop
## Definition
Based on [[SR Latch]] and [[AND gate]]. we use an extra signal from clock combined with and gates to extend the SR latch. 

## Notation
### Implementation
Using [[AND gate]] and [[NOR gate]]:
![[Pasted image 20221116203152.png]]

### Truth table
The same as [[SR Latch#Truth Table|here]] if clock value is 1
else: there is no change

## Intuition
