$comment
	File created using the following command:
		vcd file MiQro_EVA.msim.vcd -direction
$end
$date
	Sun May 29 22:43:13 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module miqro_eva_vhd_vec_tst $end
$var wire 1 ! CacheOut [7] $end
$var wire 1 " CacheOut [6] $end
$var wire 1 # CacheOut [5] $end
$var wire 1 $ CacheOut [4] $end
$var wire 1 % CacheOut [3] $end
$var wire 1 & CacheOut [2] $end
$var wire 1 ' CacheOut [1] $end
$var wire 1 ( CacheOut [0] $end
$var wire 1 ) Clk $end
$var wire 1 * dataA [7] $end
$var wire 1 + dataA [6] $end
$var wire 1 , dataA [5] $end
$var wire 1 - dataA [4] $end
$var wire 1 . dataA [3] $end
$var wire 1 / dataA [2] $end
$var wire 1 0 dataA [1] $end
$var wire 1 1 dataA [0] $end
$var wire 1 2 dataB [7] $end
$var wire 1 3 dataB [6] $end
$var wire 1 4 dataB [5] $end
$var wire 1 5 dataB [4] $end
$var wire 1 6 dataB [3] $end
$var wire 1 7 dataB [2] $end
$var wire 1 8 dataB [1] $end
$var wire 1 9 dataB [0] $end
$var wire 1 : DataBus [7] $end
$var wire 1 ; DataBus [6] $end
$var wire 1 < DataBus [5] $end
$var wire 1 = DataBus [4] $end
$var wire 1 > DataBus [3] $end
$var wire 1 ? DataBus [2] $end
$var wire 1 @ DataBus [1] $end
$var wire 1 A DataBus [0] $end
$var wire 1 B dataC [7] $end
$var wire 1 C dataC [6] $end
$var wire 1 D dataC [5] $end
$var wire 1 E dataC [4] $end
$var wire 1 F dataC [3] $end
$var wire 1 G dataC [2] $end
$var wire 1 H dataC [1] $end
$var wire 1 I dataC [0] $end
$var wire 1 J EnDec $end
$var wire 1 K EnReg [15] $end
$var wire 1 L EnReg [14] $end
$var wire 1 M EnReg [13] $end
$var wire 1 N EnReg [12] $end
$var wire 1 O EnReg [11] $end
$var wire 1 P EnReg [10] $end
$var wire 1 Q EnReg [9] $end
$var wire 1 R EnReg [8] $end
$var wire 1 S EnReg [7] $end
$var wire 1 T EnReg [6] $end
$var wire 1 U EnReg [5] $end
$var wire 1 V EnReg [4] $end
$var wire 1 W EnReg [3] $end
$var wire 1 X EnReg [2] $end
$var wire 1 Y EnReg [1] $end
$var wire 1 Z EnReg [0] $end
$var wire 1 [ IROut [7] $end
$var wire 1 \ IROut [6] $end
$var wire 1 ] IROut [5] $end
$var wire 1 ^ IROut [4] $end
$var wire 1 _ IROut [3] $end
$var wire 1 ` IROut [2] $end
$var wire 1 a IROut [1] $end
$var wire 1 b IROut [0] $end
$var wire 1 c MAROut [7] $end
$var wire 1 d MAROut [6] $end
$var wire 1 e MAROut [5] $end
$var wire 1 f MAROut [4] $end
$var wire 1 g MAROut [3] $end
$var wire 1 h MAROut [2] $end
$var wire 1 i MAROut [1] $end
$var wire 1 j MAROut [0] $end
$var wire 1 k MDR [7] $end
$var wire 1 l MDR [6] $end
$var wire 1 m MDR [5] $end
$var wire 1 n MDR [4] $end
$var wire 1 o MDR [3] $end
$var wire 1 p MDR [2] $end
$var wire 1 q MDR [1] $end
$var wire 1 r MDR [0] $end
$var wire 1 s MSELOUT [4] $end
$var wire 1 t MSELOUT [3] $end
$var wire 1 u MSELOUT [2] $end
$var wire 1 v MSELOUT [1] $end
$var wire 1 w MSELOUT [0] $end
$var wire 1 x OutBus [7] $end
$var wire 1 y OutBus [6] $end
$var wire 1 z OutBus [5] $end
$var wire 1 { OutBus [4] $end
$var wire 1 | OutBus [3] $end
$var wire 1 } OutBus [2] $end
$var wire 1 ~ OutBus [1] $end
$var wire 1 !! OutBus [0] $end
$var wire 1 "! PCOut [7] $end
$var wire 1 #! PCOut [6] $end
$var wire 1 $! PCOut [5] $end
$var wire 1 %! PCOut [4] $end
$var wire 1 &! PCOut [3] $end
$var wire 1 '! PCOut [2] $end
$var wire 1 (! PCOut [1] $end
$var wire 1 )! PCOut [0] $end
$var wire 1 *! RAMOut [7] $end
$var wire 1 +! RAMOut [6] $end
$var wire 1 ,! RAMOut [5] $end
$var wire 1 -! RAMOut [4] $end
$var wire 1 .! RAMOut [3] $end
$var wire 1 /! RAMOut [2] $end
$var wire 1 0! RAMOut [1] $end
$var wire 1 1! RAMOut [0] $end
$var wire 1 2! Rst $end
$var wire 1 3! SelBus [3] $end
$var wire 1 4! SelBus [2] $end
$var wire 1 5! SelBus [1] $end
$var wire 1 6! SelBus [0] $end
$var wire 1 7! SelRegOut [3] $end
$var wire 1 8! SelRegOut [2] $end
$var wire 1 9! SelRegOut [1] $end
$var wire 1 :! SelRegOut [0] $end
$var wire 1 ;! UMemOut [64] $end
$var wire 1 <! UMemOut [63] $end
$var wire 1 =! UMemOut [62] $end
$var wire 1 >! UMemOut [61] $end
$var wire 1 ?! UMemOut [60] $end
$var wire 1 @! UMemOut [59] $end
$var wire 1 A! UMemOut [58] $end
$var wire 1 B! UMemOut [57] $end
$var wire 1 C! UMemOut [56] $end
$var wire 1 D! UMemOut [55] $end
$var wire 1 E! UMemOut [54] $end
$var wire 1 F! UMemOut [53] $end
$var wire 1 G! UMemOut [52] $end
$var wire 1 H! UMemOut [51] $end
$var wire 1 I! UMemOut [50] $end
$var wire 1 J! UMemOut [49] $end
$var wire 1 K! UMemOut [48] $end
$var wire 1 L! UMemOut [47] $end
$var wire 1 M! UMemOut [46] $end
$var wire 1 N! UMemOut [45] $end
$var wire 1 O! UMemOut [44] $end
$var wire 1 P! UMemOut [43] $end
$var wire 1 Q! UMemOut [42] $end
$var wire 1 R! UMemOut [41] $end
$var wire 1 S! UMemOut [40] $end
$var wire 1 T! UMemOut [39] $end
$var wire 1 U! UMemOut [38] $end
$var wire 1 V! UMemOut [37] $end
$var wire 1 W! UMemOut [36] $end
$var wire 1 X! UMemOut [35] $end
$var wire 1 Y! UMemOut [34] $end
$var wire 1 Z! UMemOut [33] $end
$var wire 1 [! UMemOut [32] $end
$var wire 1 \! UMemOut [31] $end
$var wire 1 ]! UMemOut [30] $end
$var wire 1 ^! UMemOut [29] $end
$var wire 1 _! UMemOut [28] $end
$var wire 1 `! UMemOut [27] $end
$var wire 1 a! UMemOut [26] $end
$var wire 1 b! UMemOut [25] $end
$var wire 1 c! UMemOut [24] $end
$var wire 1 d! UMemOut [23] $end
$var wire 1 e! UMemOut [22] $end
$var wire 1 f! UMemOut [21] $end
$var wire 1 g! UMemOut [20] $end
$var wire 1 h! UMemOut [19] $end
$var wire 1 i! UMemOut [18] $end
$var wire 1 j! UMemOut [17] $end
$var wire 1 k! UMemOut [16] $end
$var wire 1 l! UMemOut [15] $end
$var wire 1 m! UMemOut [14] $end
$var wire 1 n! UMemOut [13] $end
$var wire 1 o! UMemOut [12] $end
$var wire 1 p! UMemOut [11] $end
$var wire 1 q! UMemOut [10] $end
$var wire 1 r! UMemOut [9] $end
$var wire 1 s! UMemOut [8] $end
$var wire 1 t! UMemOut [7] $end
$var wire 1 u! UMemOut [6] $end
$var wire 1 v! UMemOut [5] $end
$var wire 1 w! UMemOut [4] $end
$var wire 1 x! UMemOut [3] $end
$var wire 1 y! UMemOut [2] $end
$var wire 1 z! UMemOut [1] $end
$var wire 1 {! UMemOut [0] $end
$var wire 1 |! WR_Output $end

$scope module i1 $end
$var wire 1 }! gnd $end
$var wire 1 ~! vcc $end
$var wire 1 !" unknown $end
$var wire 1 "" devoe $end
$var wire 1 #" devclrn $end
$var wire 1 $" devpor $end
$var wire 1 %" ww_devoe $end
$var wire 1 &" ww_devclrn $end
$var wire 1 '" ww_devpor $end
$var wire 1 (" ww_EnDec $end
$var wire 1 )" ww_Clk $end
$var wire 1 *" ww_Rst $end
$var wire 1 +" ww_dataA [7] $end
$var wire 1 ," ww_dataA [6] $end
$var wire 1 -" ww_dataA [5] $end
$var wire 1 ." ww_dataA [4] $end
$var wire 1 /" ww_dataA [3] $end
$var wire 1 0" ww_dataA [2] $end
$var wire 1 1" ww_dataA [1] $end
$var wire 1 2" ww_dataA [0] $end
$var wire 1 3" ww_dataB [7] $end
$var wire 1 4" ww_dataB [6] $end
$var wire 1 5" ww_dataB [5] $end
$var wire 1 6" ww_dataB [4] $end
$var wire 1 7" ww_dataB [3] $end
$var wire 1 8" ww_dataB [2] $end
$var wire 1 9" ww_dataB [1] $end
$var wire 1 :" ww_dataB [0] $end
$var wire 1 ;" ww_dataC [7] $end
$var wire 1 <" ww_dataC [6] $end
$var wire 1 =" ww_dataC [5] $end
$var wire 1 >" ww_dataC [4] $end
$var wire 1 ?" ww_dataC [3] $end
$var wire 1 @" ww_dataC [2] $end
$var wire 1 A" ww_dataC [1] $end
$var wire 1 B" ww_dataC [0] $end
$var wire 1 C" ww_SelBus [3] $end
$var wire 1 D" ww_SelBus [2] $end
$var wire 1 E" ww_SelBus [1] $end
$var wire 1 F" ww_SelBus [0] $end
$var wire 1 G" ww_WR_Output $end
$var wire 1 H" ww_CacheOut [7] $end
$var wire 1 I" ww_CacheOut [6] $end
$var wire 1 J" ww_CacheOut [5] $end
$var wire 1 K" ww_CacheOut [4] $end
$var wire 1 L" ww_CacheOut [3] $end
$var wire 1 M" ww_CacheOut [2] $end
$var wire 1 N" ww_CacheOut [1] $end
$var wire 1 O" ww_CacheOut [0] $end
$var wire 1 P" ww_DataBus [7] $end
$var wire 1 Q" ww_DataBus [6] $end
$var wire 1 R" ww_DataBus [5] $end
$var wire 1 S" ww_DataBus [4] $end
$var wire 1 T" ww_DataBus [3] $end
$var wire 1 U" ww_DataBus [2] $end
$var wire 1 V" ww_DataBus [1] $end
$var wire 1 W" ww_DataBus [0] $end
$var wire 1 X" ww_EnReg [15] $end
$var wire 1 Y" ww_EnReg [14] $end
$var wire 1 Z" ww_EnReg [13] $end
$var wire 1 [" ww_EnReg [12] $end
$var wire 1 \" ww_EnReg [11] $end
$var wire 1 ]" ww_EnReg [10] $end
$var wire 1 ^" ww_EnReg [9] $end
$var wire 1 _" ww_EnReg [8] $end
$var wire 1 `" ww_EnReg [7] $end
$var wire 1 a" ww_EnReg [6] $end
$var wire 1 b" ww_EnReg [5] $end
$var wire 1 c" ww_EnReg [4] $end
$var wire 1 d" ww_EnReg [3] $end
$var wire 1 e" ww_EnReg [2] $end
$var wire 1 f" ww_EnReg [1] $end
$var wire 1 g" ww_EnReg [0] $end
$var wire 1 h" ww_IROut [7] $end
$var wire 1 i" ww_IROut [6] $end
$var wire 1 j" ww_IROut [5] $end
$var wire 1 k" ww_IROut [4] $end
$var wire 1 l" ww_IROut [3] $end
$var wire 1 m" ww_IROut [2] $end
$var wire 1 n" ww_IROut [1] $end
$var wire 1 o" ww_IROut [0] $end
$var wire 1 p" ww_MAROut [7] $end
$var wire 1 q" ww_MAROut [6] $end
$var wire 1 r" ww_MAROut [5] $end
$var wire 1 s" ww_MAROut [4] $end
$var wire 1 t" ww_MAROut [3] $end
$var wire 1 u" ww_MAROut [2] $end
$var wire 1 v" ww_MAROut [1] $end
$var wire 1 w" ww_MAROut [0] $end
$var wire 1 x" ww_MDR [7] $end
$var wire 1 y" ww_MDR [6] $end
$var wire 1 z" ww_MDR [5] $end
$var wire 1 {" ww_MDR [4] $end
$var wire 1 |" ww_MDR [3] $end
$var wire 1 }" ww_MDR [2] $end
$var wire 1 ~" ww_MDR [1] $end
$var wire 1 !# ww_MDR [0] $end
$var wire 1 "# ww_MSELOUT [4] $end
$var wire 1 ## ww_MSELOUT [3] $end
$var wire 1 $# ww_MSELOUT [2] $end
$var wire 1 %# ww_MSELOUT [1] $end
$var wire 1 &# ww_MSELOUT [0] $end
$var wire 1 '# ww_OutBus [7] $end
$var wire 1 (# ww_OutBus [6] $end
$var wire 1 )# ww_OutBus [5] $end
$var wire 1 *# ww_OutBus [4] $end
$var wire 1 +# ww_OutBus [3] $end
$var wire 1 ,# ww_OutBus [2] $end
$var wire 1 -# ww_OutBus [1] $end
$var wire 1 .# ww_OutBus [0] $end
$var wire 1 /# ww_PCOut [7] $end
$var wire 1 0# ww_PCOut [6] $end
$var wire 1 1# ww_PCOut [5] $end
$var wire 1 2# ww_PCOut [4] $end
$var wire 1 3# ww_PCOut [3] $end
$var wire 1 4# ww_PCOut [2] $end
$var wire 1 5# ww_PCOut [1] $end
$var wire 1 6# ww_PCOut [0] $end
$var wire 1 7# ww_RAMOut [7] $end
$var wire 1 8# ww_RAMOut [6] $end
$var wire 1 9# ww_RAMOut [5] $end
$var wire 1 :# ww_RAMOut [4] $end
$var wire 1 ;# ww_RAMOut [3] $end
$var wire 1 <# ww_RAMOut [2] $end
$var wire 1 =# ww_RAMOut [1] $end
$var wire 1 ># ww_RAMOut [0] $end
$var wire 1 ?# ww_SelRegOut [3] $end
$var wire 1 @# ww_SelRegOut [2] $end
$var wire 1 A# ww_SelRegOut [1] $end
$var wire 1 B# ww_SelRegOut [0] $end
$var wire 1 C# ww_UMemOut [64] $end
$var wire 1 D# ww_UMemOut [63] $end
$var wire 1 E# ww_UMemOut [62] $end
$var wire 1 F# ww_UMemOut [61] $end
$var wire 1 G# ww_UMemOut [60] $end
$var wire 1 H# ww_UMemOut [59] $end
$var wire 1 I# ww_UMemOut [58] $end
$var wire 1 J# ww_UMemOut [57] $end
$var wire 1 K# ww_UMemOut [56] $end
$var wire 1 L# ww_UMemOut [55] $end
$var wire 1 M# ww_UMemOut [54] $end
$var wire 1 N# ww_UMemOut [53] $end
$var wire 1 O# ww_UMemOut [52] $end
$var wire 1 P# ww_UMemOut [51] $end
$var wire 1 Q# ww_UMemOut [50] $end
$var wire 1 R# ww_UMemOut [49] $end
$var wire 1 S# ww_UMemOut [48] $end
$var wire 1 T# ww_UMemOut [47] $end
$var wire 1 U# ww_UMemOut [46] $end
$var wire 1 V# ww_UMemOut [45] $end
$var wire 1 W# ww_UMemOut [44] $end
$var wire 1 X# ww_UMemOut [43] $end
$var wire 1 Y# ww_UMemOut [42] $end
$var wire 1 Z# ww_UMemOut [41] $end
$var wire 1 [# ww_UMemOut [40] $end
$var wire 1 \# ww_UMemOut [39] $end
$var wire 1 ]# ww_UMemOut [38] $end
$var wire 1 ^# ww_UMemOut [37] $end
$var wire 1 _# ww_UMemOut [36] $end
$var wire 1 `# ww_UMemOut [35] $end
$var wire 1 a# ww_UMemOut [34] $end
$var wire 1 b# ww_UMemOut [33] $end
$var wire 1 c# ww_UMemOut [32] $end
$var wire 1 d# ww_UMemOut [31] $end
$var wire 1 e# ww_UMemOut [30] $end
$var wire 1 f# ww_UMemOut [29] $end
$var wire 1 g# ww_UMemOut [28] $end
$var wire 1 h# ww_UMemOut [27] $end
$var wire 1 i# ww_UMemOut [26] $end
$var wire 1 j# ww_UMemOut [25] $end
$var wire 1 k# ww_UMemOut [24] $end
$var wire 1 l# ww_UMemOut [23] $end
$var wire 1 m# ww_UMemOut [22] $end
$var wire 1 n# ww_UMemOut [21] $end
$var wire 1 o# ww_UMemOut [20] $end
$var wire 1 p# ww_UMemOut [19] $end
$var wire 1 q# ww_UMemOut [18] $end
$var wire 1 r# ww_UMemOut [17] $end
$var wire 1 s# ww_UMemOut [16] $end
$var wire 1 t# ww_UMemOut [15] $end
$var wire 1 u# ww_UMemOut [14] $end
$var wire 1 v# ww_UMemOut [13] $end
$var wire 1 w# ww_UMemOut [12] $end
$var wire 1 x# ww_UMemOut [11] $end
$var wire 1 y# ww_UMemOut [10] $end
$var wire 1 z# ww_UMemOut [9] $end
$var wire 1 {# ww_UMemOut [8] $end
$var wire 1 |# ww_UMemOut [7] $end
$var wire 1 }# ww_UMemOut [6] $end
$var wire 1 ~# ww_UMemOut [5] $end
$var wire 1 !$ ww_UMemOut [4] $end
$var wire 1 "$ ww_UMemOut [3] $end
$var wire 1 #$ ww_UMemOut [2] $end
$var wire 1 $$ ww_UMemOut [1] $end
$var wire 1 %$ ww_UMemOut [0] $end
$var wire 1 &$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 '$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 ($ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 )$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 *$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 +$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 ,$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 -$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 .$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 /$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 0$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 1$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 2$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 3$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 4$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 5$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 6$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 7$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 8$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 9$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 :$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 ;$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 <$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 =$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 >$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ?$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 @$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 A$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 B$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 C$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 D$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 E$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 F$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 G$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 H$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 I$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 J$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 K$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 L$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 M$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 N$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 O$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 P$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 Q$ \inst4|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 R$ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 S$ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 T$ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 U$ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 V$ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 W$ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 X$ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 Y$ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 Z$ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 [$ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 \$ \Rst~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ]$ \Rst~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 ^$ \Rst~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 _$ \Rst~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 `$ \Clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 a$ \Clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 b$ \Clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 c$ \Clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 d$ \dataB[7]~input_o\ $end
$var wire 1 e$ \dataB[6]~input_o\ $end
$var wire 1 f$ \dataB[5]~input_o\ $end
$var wire 1 g$ \dataB[4]~input_o\ $end
$var wire 1 h$ \dataB[3]~input_o\ $end
$var wire 1 i$ \dataB[2]~input_o\ $end
$var wire 1 j$ \dataB[1]~input_o\ $end
$var wire 1 k$ \dataB[0]~input_o\ $end
$var wire 1 l$ \dataC[7]~input_o\ $end
$var wire 1 m$ \dataC[6]~input_o\ $end
$var wire 1 n$ \dataC[5]~input_o\ $end
$var wire 1 o$ \dataC[4]~input_o\ $end
$var wire 1 p$ \dataC[3]~input_o\ $end
$var wire 1 q$ \dataC[2]~input_o\ $end
$var wire 1 r$ \dataC[1]~input_o\ $end
$var wire 1 s$ \dataC[0]~input_o\ $end
$var wire 1 t$ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 u$ \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 v$ \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 w$ \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 x$ \EnDec~output_o\ $end
$var wire 1 y$ \SelBus[3]~output_o\ $end
$var wire 1 z$ \SelBus[2]~output_o\ $end
$var wire 1 {$ \SelBus[1]~output_o\ $end
$var wire 1 |$ \SelBus[0]~output_o\ $end
$var wire 1 }$ \WR_Output~output_o\ $end
$var wire 1 ~$ \CacheOut[7]~output_o\ $end
$var wire 1 !% \CacheOut[6]~output_o\ $end
$var wire 1 "% \CacheOut[5]~output_o\ $end
$var wire 1 #% \CacheOut[4]~output_o\ $end
$var wire 1 $% \CacheOut[3]~output_o\ $end
$var wire 1 %% \CacheOut[2]~output_o\ $end
$var wire 1 &% \CacheOut[1]~output_o\ $end
$var wire 1 '% \CacheOut[0]~output_o\ $end
$var wire 1 (% \DataBus[7]~output_o\ $end
$var wire 1 )% \DataBus[6]~output_o\ $end
$var wire 1 *% \DataBus[5]~output_o\ $end
$var wire 1 +% \DataBus[4]~output_o\ $end
$var wire 1 ,% \DataBus[3]~output_o\ $end
$var wire 1 -% \DataBus[2]~output_o\ $end
$var wire 1 .% \DataBus[1]~output_o\ $end
$var wire 1 /% \DataBus[0]~output_o\ $end
$var wire 1 0% \EnReg[15]~output_o\ $end
$var wire 1 1% \EnReg[14]~output_o\ $end
$var wire 1 2% \EnReg[13]~output_o\ $end
$var wire 1 3% \EnReg[12]~output_o\ $end
$var wire 1 4% \EnReg[11]~output_o\ $end
$var wire 1 5% \EnReg[10]~output_o\ $end
$var wire 1 6% \EnReg[9]~output_o\ $end
$var wire 1 7% \EnReg[8]~output_o\ $end
$var wire 1 8% \EnReg[7]~output_o\ $end
$var wire 1 9% \EnReg[6]~output_o\ $end
$var wire 1 :% \EnReg[5]~output_o\ $end
$var wire 1 ;% \EnReg[4]~output_o\ $end
$var wire 1 <% \EnReg[3]~output_o\ $end
$var wire 1 =% \EnReg[2]~output_o\ $end
$var wire 1 >% \EnReg[1]~output_o\ $end
$var wire 1 ?% \EnReg[0]~output_o\ $end
$var wire 1 @% \IROut[7]~output_o\ $end
$var wire 1 A% \IROut[6]~output_o\ $end
$var wire 1 B% \IROut[5]~output_o\ $end
$var wire 1 C% \IROut[4]~output_o\ $end
$var wire 1 D% \IROut[3]~output_o\ $end
$var wire 1 E% \IROut[2]~output_o\ $end
$var wire 1 F% \IROut[1]~output_o\ $end
$var wire 1 G% \IROut[0]~output_o\ $end
$var wire 1 H% \MAROut[7]~output_o\ $end
$var wire 1 I% \MAROut[6]~output_o\ $end
$var wire 1 J% \MAROut[5]~output_o\ $end
$var wire 1 K% \MAROut[4]~output_o\ $end
$var wire 1 L% \MAROut[3]~output_o\ $end
$var wire 1 M% \MAROut[2]~output_o\ $end
$var wire 1 N% \MAROut[1]~output_o\ $end
$var wire 1 O% \MAROut[0]~output_o\ $end
$var wire 1 P% \MDR[7]~output_o\ $end
$var wire 1 Q% \MDR[6]~output_o\ $end
$var wire 1 R% \MDR[5]~output_o\ $end
$var wire 1 S% \MDR[4]~output_o\ $end
$var wire 1 T% \MDR[3]~output_o\ $end
$var wire 1 U% \MDR[2]~output_o\ $end
$var wire 1 V% \MDR[1]~output_o\ $end
$var wire 1 W% \MDR[0]~output_o\ $end
$var wire 1 X% \MSELOUT[4]~output_o\ $end
$var wire 1 Y% \MSELOUT[3]~output_o\ $end
$var wire 1 Z% \MSELOUT[2]~output_o\ $end
$var wire 1 [% \MSELOUT[1]~output_o\ $end
$var wire 1 \% \MSELOUT[0]~output_o\ $end
$var wire 1 ]% \OutBus[7]~output_o\ $end
$var wire 1 ^% \OutBus[6]~output_o\ $end
$var wire 1 _% \OutBus[5]~output_o\ $end
$var wire 1 `% \OutBus[4]~output_o\ $end
$var wire 1 a% \OutBus[3]~output_o\ $end
$var wire 1 b% \OutBus[2]~output_o\ $end
$var wire 1 c% \OutBus[1]~output_o\ $end
$var wire 1 d% \OutBus[0]~output_o\ $end
$var wire 1 e% \PCOut[7]~output_o\ $end
$var wire 1 f% \PCOut[6]~output_o\ $end
$var wire 1 g% \PCOut[5]~output_o\ $end
$var wire 1 h% \PCOut[4]~output_o\ $end
$var wire 1 i% \PCOut[3]~output_o\ $end
$var wire 1 j% \PCOut[2]~output_o\ $end
$var wire 1 k% \PCOut[1]~output_o\ $end
$var wire 1 l% \PCOut[0]~output_o\ $end
$var wire 1 m% \RAMOut[7]~output_o\ $end
$var wire 1 n% \RAMOut[6]~output_o\ $end
$var wire 1 o% \RAMOut[5]~output_o\ $end
$var wire 1 p% \RAMOut[4]~output_o\ $end
$var wire 1 q% \RAMOut[3]~output_o\ $end
$var wire 1 r% \RAMOut[2]~output_o\ $end
$var wire 1 s% \RAMOut[1]~output_o\ $end
$var wire 1 t% \RAMOut[0]~output_o\ $end
$var wire 1 u% \SelRegOut[3]~output_o\ $end
$var wire 1 v% \SelRegOut[2]~output_o\ $end
$var wire 1 w% \SelRegOut[1]~output_o\ $end
$var wire 1 x% \SelRegOut[0]~output_o\ $end
$var wire 1 y% \UMemOut[64]~output_o\ $end
$var wire 1 z% \UMemOut[63]~output_o\ $end
$var wire 1 {% \UMemOut[62]~output_o\ $end
$var wire 1 |% \UMemOut[61]~output_o\ $end
$var wire 1 }% \UMemOut[60]~output_o\ $end
$var wire 1 ~% \UMemOut[59]~output_o\ $end
$var wire 1 !& \UMemOut[58]~output_o\ $end
$var wire 1 "& \UMemOut[57]~output_o\ $end
$var wire 1 #& \UMemOut[56]~output_o\ $end
$var wire 1 $& \UMemOut[55]~output_o\ $end
$var wire 1 %& \UMemOut[54]~output_o\ $end
$var wire 1 && \UMemOut[53]~output_o\ $end
$var wire 1 '& \UMemOut[52]~output_o\ $end
$var wire 1 (& \UMemOut[51]~output_o\ $end
$var wire 1 )& \UMemOut[50]~output_o\ $end
$var wire 1 *& \UMemOut[49]~output_o\ $end
$var wire 1 +& \UMemOut[48]~output_o\ $end
$var wire 1 ,& \UMemOut[47]~output_o\ $end
$var wire 1 -& \UMemOut[46]~output_o\ $end
$var wire 1 .& \UMemOut[45]~output_o\ $end
$var wire 1 /& \UMemOut[44]~output_o\ $end
$var wire 1 0& \UMemOut[43]~output_o\ $end
$var wire 1 1& \UMemOut[42]~output_o\ $end
$var wire 1 2& \UMemOut[41]~output_o\ $end
$var wire 1 3& \UMemOut[40]~output_o\ $end
$var wire 1 4& \UMemOut[39]~output_o\ $end
$var wire 1 5& \UMemOut[38]~output_o\ $end
$var wire 1 6& \UMemOut[37]~output_o\ $end
$var wire 1 7& \UMemOut[36]~output_o\ $end
$var wire 1 8& \UMemOut[35]~output_o\ $end
$var wire 1 9& \UMemOut[34]~output_o\ $end
$var wire 1 :& \UMemOut[33]~output_o\ $end
$var wire 1 ;& \UMemOut[32]~output_o\ $end
$var wire 1 <& \UMemOut[31]~output_o\ $end
$var wire 1 =& \UMemOut[30]~output_o\ $end
$var wire 1 >& \UMemOut[29]~output_o\ $end
$var wire 1 ?& \UMemOut[28]~output_o\ $end
$var wire 1 @& \UMemOut[27]~output_o\ $end
$var wire 1 A& \UMemOut[26]~output_o\ $end
$var wire 1 B& \UMemOut[25]~output_o\ $end
$var wire 1 C& \UMemOut[24]~output_o\ $end
$var wire 1 D& \UMemOut[23]~output_o\ $end
$var wire 1 E& \UMemOut[22]~output_o\ $end
$var wire 1 F& \UMemOut[21]~output_o\ $end
$var wire 1 G& \UMemOut[20]~output_o\ $end
$var wire 1 H& \UMemOut[19]~output_o\ $end
$var wire 1 I& \UMemOut[18]~output_o\ $end
$var wire 1 J& \UMemOut[17]~output_o\ $end
$var wire 1 K& \UMemOut[16]~output_o\ $end
$var wire 1 L& \UMemOut[15]~output_o\ $end
$var wire 1 M& \UMemOut[14]~output_o\ $end
$var wire 1 N& \UMemOut[13]~output_o\ $end
$var wire 1 O& \UMemOut[12]~output_o\ $end
$var wire 1 P& \UMemOut[11]~output_o\ $end
$var wire 1 Q& \UMemOut[10]~output_o\ $end
$var wire 1 R& \UMemOut[9]~output_o\ $end
$var wire 1 S& \UMemOut[8]~output_o\ $end
$var wire 1 T& \UMemOut[7]~output_o\ $end
$var wire 1 U& \UMemOut[6]~output_o\ $end
$var wire 1 V& \UMemOut[5]~output_o\ $end
$var wire 1 W& \UMemOut[4]~output_o\ $end
$var wire 1 X& \UMemOut[3]~output_o\ $end
$var wire 1 Y& \UMemOut[2]~output_o\ $end
$var wire 1 Z& \UMemOut[1]~output_o\ $end
$var wire 1 [& \UMemOut[0]~output_o\ $end
$var wire 1 \& \Clk~input_o\ $end
$var wire 1 ]& \Clk~inputclkctrl_outclk\ $end
$var wire 1 ^& \inst|WideOr10~3_combout\ $end
$var wire 1 _& \inst|WideOr10~combout\ $end
$var wire 1 `& \inst|Mux12~0_combout\ $end
$var wire 1 a& \inst|WideNor0~1_combout\ $end
$var wire 1 b& \inst|WideOr9~2_combout\ $end
$var wire 1 c& \inst|NextAddUC[12]~0_combout\ $end
$var wire 1 d& \inst4|inst4|Regist[0]~8_combout\ $end
$var wire 1 e& \Rst~input_o\ $end
$var wire 1 f& \Rst~inputclkctrl_outclk\ $end
$var wire 1 g& \inst|RegVal[1]~3_combout\ $end
$var wire 1 h& \inst|RegVal[1]~12_combout\ $end
$var wire 1 i& \inst|WideOr3~6_combout\ $end
$var wire 1 j& \inst|WideOr3~16_combout\ $end
$var wire 1 k& \inst|WideOr3~17_combout\ $end
$var wire 1 l& \inst|WideOr3~15_combout\ $end
$var wire 1 m& \inst|WideOr4~12_combout\ $end
$var wire 1 n& \inst|WideOr4~13_combout\ $end
$var wire 1 o& \inst|WideOr4~14_combout\ $end
$var wire 1 p& \inst|WideOr4~15_combout\ $end
$var wire 1 q& \inst|WideOr4~11_combout\ $end
$var wire 1 r& \inst|WideOr6~6_combout\ $end
$var wire 1 s& \inst|WideOr6~14_combout\ $end
$var wire 1 t& \inst|WideOr6~15_combout\ $end
$var wire 1 u& \inst|WideOr6~13_combout\ $end
$var wire 1 v& \inst|Equal2~0_combout\ $end
$var wire 1 w& \inst|Equal3~0_combout\ $end
$var wire 1 x& \inst|Equal10~4_combout\ $end
$var wire 1 y& \inst|Equal17~0_combout\ $end
$var wire 1 z& \inst|WideOr4~combout\ $end
$var wire 1 {& \inst4|inst21|Mux15~3_combout\ $end
$var wire 1 |& \inst4|inst4|Regist[0]~24_combout\ $end
$var wire 1 }& \inst4|inst21|Mux15~4_combout\ $end
$var wire 1 ~& \inst4|inst3|Regist[0]~0_combout\ $end
$var wire 1 !' \inst4|inst20|Regist[0]~8_combout\ $end
$var wire 1 "' \inst4|inst20|Add1~0_combout\ $end
$var wire 1 #' \inst4|inst21|Mux15~2_combout\ $end
$var wire 1 $' \inst4|inst20|Regist[7]~24_combout\ $end
$var wire 1 %' \inst4|inst6|Regist[0]~feeder_combout\ $end
$var wire 1 &' \dataA[0]~input_o\ $end
$var wire 1 '' \inst|MuxA~8_combout\ $end
$var wire 1 (' \inst4|inst21|Mux15~1_combout\ $end
$var wire 1 )' \inst4|inst6|Regist[7]~8_combout\ $end
$var wire 1 *' \inst4|inst1|Regist[0]~8_combout\ $end
$var wire 1 +' \inst|WideOr8~4_combout\ $end
$var wire 1 ,' \inst|WideOr8~9_combout\ $end
$var wire 1 -' \inst4|inst17|Regist[0]~8_combout\ $end
$var wire 1 .' \inst4|inst21|Mux15~7_combout\ $end
$var wire 1 /' \inst4|inst17|Regist[7]~24_combout\ $end
$var wire 1 0' \inst4|inst1|Mux7~0_combout\ $end
$var wire 1 1' \inst4|inst21|Mux15~6_combout\ $end
$var wire 1 2' \inst4|inst1|Regist[7]~24_combout\ $end
$var wire 1 3' \inst4|inst1|Regist[0]~9\ $end
$var wire 1 4' \inst4|inst1|Regist[1]~10_combout\ $end
$var wire 1 5' \inst4|inst17|Regist[0]~9\ $end
$var wire 1 6' \inst4|inst17|Regist[1]~10_combout\ $end
$var wire 1 7' \inst4|inst1|Mux6~0_combout\ $end
$var wire 1 8' \inst4|inst1|Regist[1]~11\ $end
$var wire 1 9' \inst4|inst1|Regist[2]~12_combout\ $end
$var wire 1 :' \inst4|inst17|Regist[1]~11\ $end
$var wire 1 ;' \inst4|inst17|Regist[2]~12_combout\ $end
$var wire 1 <' \inst4|inst4|Regist[0]~9\ $end
$var wire 1 =' \inst4|inst4|Regist[1]~11\ $end
$var wire 1 >' \inst4|inst4|Regist[2]~12_combout\ $end
$var wire 1 ?' \inst4|inst20|Regist[0]~9\ $end
$var wire 1 @' \inst4|inst20|Regist[1]~11\ $end
$var wire 1 A' \inst4|inst20|Regist[2]~12_combout\ $end
$var wire 1 B' \inst4|inst20|Add1~1\ $end
$var wire 1 C' \inst4|inst20|Add1~3\ $end
$var wire 1 D' \inst4|inst20|Add1~4_combout\ $end
$var wire 1 E' \inst4|inst1|Regist[2]~13\ $end
$var wire 1 F' \inst4|inst1|Regist[3]~14_combout\ $end
$var wire 1 G' \inst4|inst17|Regist[2]~13\ $end
$var wire 1 H' \inst4|inst17|Regist[3]~14_combout\ $end
$var wire 1 I' \inst4|inst4|Regist[2]~13\ $end
$var wire 1 J' \inst4|inst4|Regist[3]~14_combout\ $end
$var wire 1 K' \inst4|inst3|Regist[3]~feeder_combout\ $end
$var wire 1 L' \inst4|inst20|Regist[2]~13\ $end
$var wire 1 M' \inst4|inst20|Regist[3]~14_combout\ $end
$var wire 1 N' \inst4|inst20|Add1~5\ $end
$var wire 1 O' \inst4|inst20|Add1~6_combout\ $end
$var wire 1 P' \inst|Equal29~2_combout\ $end
$var wire 1 Q' \inst|Equal29~3_combout\ $end
$var wire 1 R' \inst|WideNor0~0_combout\ $end
$var wire 1 S' \inst|WideNor0~2_combout\ $end
$var wire 1 T' \inst|WideOr12~13_combout\ $end
$var wire 1 U' \inst|WideOr2~0_combout\ $end
$var wire 1 V' \inst4|inst6|Regist[3]~feeder_combout\ $end
$var wire 1 W' \dataA[3]~input_o\ $end
$var wire 1 X' \inst4|inst1|Regist[3]~15\ $end
$var wire 1 Y' \inst4|inst1|Regist[4]~16_combout\ $end
$var wire 1 Z' \inst4|inst17|Regist[3]~15\ $end
$var wire 1 [' \inst4|inst17|Regist[4]~16_combout\ $end
$var wire 1 \' \inst4|inst4|Regist[3]~15\ $end
$var wire 1 ]' \inst4|inst4|Regist[4]~16_combout\ $end
$var wire 1 ^' \inst4|inst20|Regist[3]~15\ $end
$var wire 1 _' \inst4|inst20|Regist[4]~16_combout\ $end
$var wire 1 `' \inst4|inst20|Add1~7\ $end
$var wire 1 a' \inst4|inst20|Add1~8_combout\ $end
$var wire 1 b' \inst4|inst6|Regist[4]~feeder_combout\ $end
$var wire 1 c' \dataA[4]~input_o\ $end
$var wire 1 d' \inst4|inst1|Regist[4]~17\ $end
$var wire 1 e' \inst4|inst1|Regist[5]~18_combout\ $end
$var wire 1 f' \inst4|inst17|Regist[4]~17\ $end
$var wire 1 g' \inst4|inst17|Regist[5]~18_combout\ $end
$var wire 1 h' \inst4|inst4|Regist[4]~17\ $end
$var wire 1 i' \inst4|inst4|Regist[5]~18_combout\ $end
$var wire 1 j' \inst4|inst20|Regist[4]~17\ $end
$var wire 1 k' \inst4|inst20|Regist[5]~18_combout\ $end
$var wire 1 l' \inst4|inst20|Add1~9\ $end
$var wire 1 m' \inst4|inst20|Add1~10_combout\ $end
$var wire 1 n' \inst4|inst6|Regist[5]~feeder_combout\ $end
$var wire 1 o' \dataA[5]~input_o\ $end
$var wire 1 p' \inst4|inst1|Regist[5]~19\ $end
$var wire 1 q' \inst4|inst1|Regist[6]~20_combout\ $end
$var wire 1 r' \inst4|inst17|Regist[5]~19\ $end
$var wire 1 s' \inst4|inst17|Regist[6]~20_combout\ $end
$var wire 1 t' \inst4|inst4|Regist[5]~19\ $end
$var wire 1 u' \inst4|inst4|Regist[6]~20_combout\ $end
$var wire 1 v' \inst4|inst20|Regist[5]~19\ $end
$var wire 1 w' \inst4|inst20|Regist[6]~20_combout\ $end
$var wire 1 x' \inst4|inst20|Add1~11\ $end
$var wire 1 y' \inst4|inst20|Add1~12_combout\ $end
$var wire 1 z' \inst4|inst1|Regist[6]~21\ $end
$var wire 1 {' \inst4|inst1|Regist[7]~22_combout\ $end
$var wire 1 |' \inst4|inst17|Regist[6]~21\ $end
$var wire 1 }' \inst4|inst17|Regist[7]~22_combout\ $end
$var wire 1 ~' \inst4|inst4|Regist[6]~21\ $end
$var wire 1 !( \inst4|inst4|Regist[7]~22_combout\ $end
$var wire 1 "( \inst4|inst20|Regist[6]~21\ $end
$var wire 1 #( \inst4|inst20|Regist[7]~22_combout\ $end
$var wire 1 $( \inst4|inst20|Add1~13\ $end
$var wire 1 %( \inst4|inst20|Add1~14_combout\ $end
$var wire 1 &( \inst4|inst21|Mux15~0_combout\ $end
$var wire 1 '( \inst4|inst7|Regist[7]~0_combout\ $end
$var wire 1 (( \inst|WideOr0~15_combout\ $end
$var wire 1 )( \inst|WideOr0~16_combout\ $end
$var wire 1 *( \inst|WideOr0~17_combout\ $end
$var wire 1 +( \inst|WideOr0~18_combout\ $end
$var wire 1 ,( \inst|WideOr0~combout\ $end
$var wire 1 -( \inst4|inst6|Regist[7]~feeder_combout\ $end
$var wire 1 .( \dataA[7]~input_o\ $end
$var wire 1 /( \inst4|inst16|result[7]~256_combout\ $end
$var wire 1 0( \inst4|inst6|Regist[7]~0_combout\ $end
$var wire 1 1( \inst4|inst1|Mux0~0_combout\ $end
$var wire 1 2( \inst4|inst7|Regist[6]~feeder_combout\ $end
$var wire 1 3( \inst4|inst6|Regist[6]~feeder_combout\ $end
$var wire 1 4( \dataA[6]~input_o\ $end
$var wire 1 5( \inst4|inst16|result[6]~257_combout\ $end
$var wire 1 6( \inst4|inst6|Regist[6]~1_combout\ $end
$var wire 1 7( \inst4|inst1|Mux1~0_combout\ $end
$var wire 1 8( \inst4|inst7|Regist[5]~feeder_combout\ $end
$var wire 1 9( \inst4|inst16|result[5]~258_combout\ $end
$var wire 1 :( \inst4|inst6|Regist[5]~2_combout\ $end
$var wire 1 ;( \inst4|inst1|Mux2~0_combout\ $end
$var wire 1 <( \inst4|inst16|result[4]~259_combout\ $end
$var wire 1 =( \inst4|inst6|Regist[4]~3_combout\ $end
$var wire 1 >( \inst4|inst1|Mux3~0_combout\ $end
$var wire 1 ?( \inst4|inst7|Regist[3]~feeder_combout\ $end
$var wire 1 @( \inst4|inst16|result[3]~260_combout\ $end
$var wire 1 A( \inst4|inst6|Regist[3]~4_combout\ $end
$var wire 1 B( \inst4|inst1|Mux4~0_combout\ $end
$var wire 1 C( \inst4|inst6|Regist[2]~feeder_combout\ $end
$var wire 1 D( \dataA[2]~input_o\ $end
$var wire 1 E( \inst4|inst16|result[2]~261_combout\ $end
$var wire 1 F( \inst4|inst6|Regist[2]~5_combout\ $end
$var wire 1 G( \inst4|inst1|Mux5~0_combout\ $end
$var wire 1 H( \inst4|inst16|result[0]~263_combout\ $end
$var wire 1 I( \inst4|inst6|Regist[0]~7_combout\ $end
$var wire 1 J( \inst4|inst21|Mux15~5_combout\ $end
$var wire 1 K( \inst4|inst8|Regist[0]~0_combout\ $end
$var wire 1 L( \inst4|inst8|Regist[6]~feeder_combout\ $end
$var wire 1 M( \inst4|inst8|Regist[5]~feeder_combout\ $end
$var wire 1 N( \inst4|inst8|Regist[4]~feeder_combout\ $end
$var wire 1 O( \inst4|inst8|Regist[2]~feeder_combout\ $end
$var wire 1 P( \inst4|inst252|ROM~0_combout\ $end
$var wire 1 Q( \inst4|inst252|ROM~1_combout\ $end
$var wire 1 R( \inst|Mux4~0_combout\ $end
$var wire 1 S( \inst|UMemOut[42]~3_combout\ $end
$var wire 1 T( \inst|WideOr11~7_combout\ $end
$var wire 1 U( \inst|WideOr11~5_combout\ $end
$var wire 1 V( \inst|WideOr11~10_combout\ $end
$var wire 1 W( \inst|Mux13~0_combout\ $end
$var wire 1 X( \inst|WideOr12~10_combout\ $end
$var wire 1 Y( \inst|WideOr12~7_combout\ $end
$var wire 1 Z( \inst|WideOr12~8_combout\ $end
$var wire 1 [( \inst|WideOr12~6_combout\ $end
$var wire 1 \( \inst|WideOr12~5_combout\ $end
$var wire 1 ]( \inst|WideOr12~14_combout\ $end
$var wire 1 ^( \inst|Mux14~0_combout\ $end
$var wire 1 _( \inst|WideOr7~14_combout\ $end
$var wire 1 `( \inst|WideOr7~15_combout\ $end
$var wire 1 a( \inst|WideOr7~12_combout\ $end
$var wire 1 b( \inst|WideOr7~13_combout\ $end
$var wire 1 c( \inst|WideOr7~11_combout\ $end
$var wire 1 d( \inst4|inst4|Regist[1]~10_combout\ $end
$var wire 1 e( \inst4|inst20|Regist[1]~10_combout\ $end
$var wire 1 f( \inst4|inst20|Add1~2_combout\ $end
$var wire 1 g( \inst4|inst6|Regist[1]~feeder_combout\ $end
$var wire 1 h( \dataA[1]~input_o\ $end
$var wire 1 i( \inst4|inst16|result[1]~262_combout\ $end
$var wire 1 j( \inst4|inst6|Regist[1]~6_combout\ $end
$var wire 1 k( \inst4|inst252|ROM~2_combout\ $end
$var wire 1 l( \inst|Mux8~0_combout\ $end
$var wire 1 m( \inst|WideOr14~0_combout\ $end
$var wire 1 n( \inst|WideOr14~1_combout\ $end
$var wire 1 o( \inst|Mux16~0_combout\ $end
$var wire 1 p( \inst|WideOr13~13_combout\ $end
$var wire 1 q( \inst|WideOr13~14_combout\ $end
$var wire 1 r( \inst|Mux15~0_combout\ $end
$var wire 1 s( \inst|Equal8~1_combout\ $end
$var wire 1 t( \inst|Equal8~0_combout\ $end
$var wire 1 u( \inst|Equal10~5_combout\ $end
$var wire 1 v( \inst|Equal12~0_combout\ $end
$var wire 1 w( \inst|UMEM~0_combout\ $end
$var wire 1 x( \inst4|inst21|SelOut[15]~19_combout\ $end
$var wire 1 y( \inst4|inst21|SelOut[15]~87_combout\ $end
$var wire 1 z( \inst4|inst21|SelOut[14]~31_combout\ $end
$var wire 1 {( \inst4|inst21|SelOut[14]~88_combout\ $end
$var wire 1 |( \inst4|inst21|SelOut[13]~43_combout\ $end
$var wire 1 }( \inst4|inst21|SelOut[13]~89_combout\ $end
$var wire 1 ~( \inst4|inst21|SelOut[9]~56_combout\ $end
$var wire 1 !) \inst4|inst21|SelOut[9]~90_combout\ $end
$var wire 1 ") \inst4|inst21|SelOut[8]~85_combout\ $end
$var wire 1 #) \inst4|inst21|SelOut[7]~65_combout\ $end
$var wire 1 $) \inst4|inst21|SelOut[7]~91_combout\ $end
$var wire 1 %) \inst4|inst21|SelOut[6]~73_combout\ $end
$var wire 1 &) \inst4|inst21|SelOut[6]~92_combout\ $end
$var wire 1 ') \inst4|inst21|SelOut[0]~86_combout\ $end
$var wire 1 () \inst4|inst8|Regist[7]~feeder_combout\ $end
$var wire 1 )) \inst4|inst6|Regist\ [7] $end
$var wire 1 *) \inst4|inst6|Regist\ [6] $end
$var wire 1 +) \inst4|inst6|Regist\ [5] $end
$var wire 1 ,) \inst4|inst6|Regist\ [4] $end
$var wire 1 -) \inst4|inst6|Regist\ [3] $end
$var wire 1 .) \inst4|inst6|Regist\ [2] $end
$var wire 1 /) \inst4|inst6|Regist\ [1] $end
$var wire 1 0) \inst4|inst6|Regist\ [0] $end
$var wire 1 1) \inst4|inst8|Regist\ [7] $end
$var wire 1 2) \inst4|inst8|Regist\ [6] $end
$var wire 1 3) \inst4|inst8|Regist\ [5] $end
$var wire 1 4) \inst4|inst8|Regist\ [4] $end
$var wire 1 5) \inst4|inst8|Regist\ [3] $end
$var wire 1 6) \inst4|inst8|Regist\ [2] $end
$var wire 1 7) \inst4|inst8|Regist\ [1] $end
$var wire 1 8) \inst4|inst8|Regist\ [0] $end
$var wire 1 9) \inst4|inst20|Regist\ [7] $end
$var wire 1 :) \inst4|inst20|Regist\ [6] $end
$var wire 1 ;) \inst4|inst20|Regist\ [5] $end
$var wire 1 <) \inst4|inst20|Regist\ [4] $end
$var wire 1 =) \inst4|inst20|Regist\ [3] $end
$var wire 1 >) \inst4|inst20|Regist\ [2] $end
$var wire 1 ?) \inst4|inst20|Regist\ [1] $end
$var wire 1 @) \inst4|inst20|Regist\ [0] $end
$var wire 1 A) \inst|UMemOut\ [64] $end
$var wire 1 B) \inst|UMemOut\ [63] $end
$var wire 1 C) \inst|UMemOut\ [62] $end
$var wire 1 D) \inst|UMemOut\ [61] $end
$var wire 1 E) \inst|UMemOut\ [60] $end
$var wire 1 F) \inst|UMemOut\ [59] $end
$var wire 1 G) \inst|UMemOut\ [58] $end
$var wire 1 H) \inst|UMemOut\ [57] $end
$var wire 1 I) \inst|UMemOut\ [56] $end
$var wire 1 J) \inst|UMemOut\ [55] $end
$var wire 1 K) \inst|UMemOut\ [54] $end
$var wire 1 L) \inst|UMemOut\ [53] $end
$var wire 1 M) \inst|UMemOut\ [52] $end
$var wire 1 N) \inst|UMemOut\ [51] $end
$var wire 1 O) \inst|UMemOut\ [50] $end
$var wire 1 P) \inst|UMemOut\ [49] $end
$var wire 1 Q) \inst|UMemOut\ [48] $end
$var wire 1 R) \inst|UMemOut\ [47] $end
$var wire 1 S) \inst|UMemOut\ [46] $end
$var wire 1 T) \inst|UMemOut\ [45] $end
$var wire 1 U) \inst|UMemOut\ [44] $end
$var wire 1 V) \inst|UMemOut\ [43] $end
$var wire 1 W) \inst|UMemOut\ [42] $end
$var wire 1 X) \inst|UMemOut\ [41] $end
$var wire 1 Y) \inst|UMemOut\ [40] $end
$var wire 1 Z) \inst|UMemOut\ [39] $end
$var wire 1 [) \inst|UMemOut\ [38] $end
$var wire 1 \) \inst|UMemOut\ [37] $end
$var wire 1 ]) \inst|UMemOut\ [36] $end
$var wire 1 ^) \inst|UMemOut\ [35] $end
$var wire 1 _) \inst|UMemOut\ [34] $end
$var wire 1 `) \inst|UMemOut\ [33] $end
$var wire 1 a) \inst|UMemOut\ [32] $end
$var wire 1 b) \inst|UMemOut\ [31] $end
$var wire 1 c) \inst|UMemOut\ [30] $end
$var wire 1 d) \inst|UMemOut\ [29] $end
$var wire 1 e) \inst|UMemOut\ [28] $end
$var wire 1 f) \inst|UMemOut\ [27] $end
$var wire 1 g) \inst|UMemOut\ [26] $end
$var wire 1 h) \inst|UMemOut\ [25] $end
$var wire 1 i) \inst|UMemOut\ [24] $end
$var wire 1 j) \inst|UMemOut\ [23] $end
$var wire 1 k) \inst|UMemOut\ [22] $end
$var wire 1 l) \inst|UMemOut\ [21] $end
$var wire 1 m) \inst|UMemOut\ [20] $end
$var wire 1 n) \inst|UMemOut\ [19] $end
$var wire 1 o) \inst|UMemOut\ [18] $end
$var wire 1 p) \inst|UMemOut\ [17] $end
$var wire 1 q) \inst|UMemOut\ [16] $end
$var wire 1 r) \inst|UMemOut\ [15] $end
$var wire 1 s) \inst|UMemOut\ [14] $end
$var wire 1 t) \inst|UMemOut\ [13] $end
$var wire 1 u) \inst|UMemOut\ [12] $end
$var wire 1 v) \inst|UMemOut\ [11] $end
$var wire 1 w) \inst|UMemOut\ [10] $end
$var wire 1 x) \inst|UMemOut\ [9] $end
$var wire 1 y) \inst|UMemOut\ [8] $end
$var wire 1 z) \inst|UMemOut\ [7] $end
$var wire 1 {) \inst|UMemOut\ [6] $end
$var wire 1 |) \inst|UMemOut\ [5] $end
$var wire 1 }) \inst|UMemOut\ [4] $end
$var wire 1 ~) \inst|UMemOut\ [3] $end
$var wire 1 !* \inst|UMemOut\ [2] $end
$var wire 1 "* \inst|UMemOut\ [1] $end
$var wire 1 #* \inst|UMemOut\ [0] $end
$var wire 1 $* \inst4|inst1|Regist\ [7] $end
$var wire 1 %* \inst4|inst1|Regist\ [6] $end
$var wire 1 &* \inst4|inst1|Regist\ [5] $end
$var wire 1 '* \inst4|inst1|Regist\ [4] $end
$var wire 1 (* \inst4|inst1|Regist\ [3] $end
$var wire 1 )* \inst4|inst1|Regist\ [2] $end
$var wire 1 ** \inst4|inst1|Regist\ [1] $end
$var wire 1 +* \inst4|inst1|Regist\ [0] $end
$var wire 1 ,* \inst4|inst17|Regist\ [7] $end
$var wire 1 -* \inst4|inst17|Regist\ [6] $end
$var wire 1 .* \inst4|inst17|Regist\ [5] $end
$var wire 1 /* \inst4|inst17|Regist\ [4] $end
$var wire 1 0* \inst4|inst17|Regist\ [3] $end
$var wire 1 1* \inst4|inst17|Regist\ [2] $end
$var wire 1 2* \inst4|inst17|Regist\ [1] $end
$var wire 1 3* \inst4|inst17|Regist\ [0] $end
$var wire 1 4* \inst4|inst7|Regist\ [7] $end
$var wire 1 5* \inst4|inst7|Regist\ [6] $end
$var wire 1 6* \inst4|inst7|Regist\ [5] $end
$var wire 1 7* \inst4|inst7|Regist\ [4] $end
$var wire 1 8* \inst4|inst7|Regist\ [3] $end
$var wire 1 9* \inst4|inst7|Regist\ [2] $end
$var wire 1 :* \inst4|inst7|Regist\ [1] $end
$var wire 1 ;* \inst4|inst7|Regist\ [0] $end
$var wire 1 <* \inst4|inst|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 =* \inst4|inst|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 >* \inst4|inst|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 ?* \inst4|inst|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 @* \inst4|inst|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 A* \inst4|inst|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 B* \inst4|inst|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 C* \inst4|inst|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 D* \inst4|inst4|Regist\ [7] $end
$var wire 1 E* \inst4|inst4|Regist\ [6] $end
$var wire 1 F* \inst4|inst4|Regist\ [5] $end
$var wire 1 G* \inst4|inst4|Regist\ [4] $end
$var wire 1 H* \inst4|inst4|Regist\ [3] $end
$var wire 1 I* \inst4|inst4|Regist\ [2] $end
$var wire 1 J* \inst4|inst4|Regist\ [1] $end
$var wire 1 K* \inst4|inst4|Regist\ [0] $end
$var wire 1 L* \inst|address\ [15] $end
$var wire 1 M* \inst|address\ [14] $end
$var wire 1 N* \inst|address\ [13] $end
$var wire 1 O* \inst|address\ [12] $end
$var wire 1 P* \inst|address\ [11] $end
$var wire 1 Q* \inst|address\ [10] $end
$var wire 1 R* \inst|address\ [9] $end
$var wire 1 S* \inst|address\ [8] $end
$var wire 1 T* \inst|address\ [7] $end
$var wire 1 U* \inst|address\ [6] $end
$var wire 1 V* \inst|address\ [5] $end
$var wire 1 W* \inst|address\ [4] $end
$var wire 1 X* \inst|address\ [3] $end
$var wire 1 Y* \inst|address\ [2] $end
$var wire 1 Z* \inst|address\ [1] $end
$var wire 1 [* \inst|address\ [0] $end
$var wire 1 \* \inst|NextAddUC\ [15] $end
$var wire 1 ]* \inst|NextAddUC\ [14] $end
$var wire 1 ^* \inst|NextAddUC\ [13] $end
$var wire 1 _* \inst|NextAddUC\ [12] $end
$var wire 1 `* \inst|NextAddUC\ [11] $end
$var wire 1 a* \inst|NextAddUC\ [10] $end
$var wire 1 b* \inst|NextAddUC\ [9] $end
$var wire 1 c* \inst|NextAddUC\ [8] $end
$var wire 1 d* \inst|NextAddUC\ [7] $end
$var wire 1 e* \inst|NextAddUC\ [6] $end
$var wire 1 f* \inst|NextAddUC\ [5] $end
$var wire 1 g* \inst|NextAddUC\ [4] $end
$var wire 1 h* \inst|NextAddUC\ [3] $end
$var wire 1 i* \inst|NextAddUC\ [2] $end
$var wire 1 j* \inst|NextAddUC\ [1] $end
$var wire 1 k* \inst|NextAddUC\ [0] $end
$var wire 1 l* \inst4|inst3|Regist\ [7] $end
$var wire 1 m* \inst4|inst3|Regist\ [6] $end
$var wire 1 n* \inst4|inst3|Regist\ [5] $end
$var wire 1 o* \inst4|inst3|Regist\ [4] $end
$var wire 1 p* \inst4|inst3|Regist\ [3] $end
$var wire 1 q* \inst4|inst3|Regist\ [2] $end
$var wire 1 r* \inst4|inst3|Regist\ [1] $end
$var wire 1 s* \inst4|inst3|Regist\ [0] $end
$var wire 1 t* \ALT_INV_Clk~inputclkctrl_outclk\ $end
$var wire 1 u* \ALT_INV_Rst~inputclkctrl_outclk\ $end
$var wire 1 v* \inst|ALT_INV_WideOr4~11_combout\ $end
$var wire 1 w* \inst|ALT_INV_WideOr8~9_combout\ $end
$var wire 1 x* \inst|ALT_INV_WideOr7~11_combout\ $end
$var wire 1 y* \inst|ALT_INV_WideOr9~2_combout\ $end
$var wire 1 z* \inst|ALT_INV_WideOr2~0_combout\ $end
$var wire 1 {* \inst|ALT_INV_UMEM~0_combout\ $end
$var wire 1 |* \inst|ALT_INV_RegVal[1]~12_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1J
x2!
0|!
0}!
1~!
x!"
1""
1#"
1$"
1%"
1&"
1'"
1("
0)"
x*"
0G"
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
zu$
zv$
zw$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
18%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
1v%
1w%
1x%
0y%
0z%
0{%
0|%
0}%
0~%
1!&
1"&
1#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
13&
04&
05&
06&
17&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
1K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
1[&
0\&
0]&
0^&
0_&
0`&
1a&
1b&
0c&
1d&
xe&
xf&
0g&
1h&
1i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
1s&
1t&
1u&
0v&
0w&
1x&
0y&
1z&
0{&
0|&
0}&
0~&
0!'
1"'
0#'
0$'
0%'
1&'
0''
0('
0)'
1*'
0+'
0,'
1-'
0.'
0/'
00'
11'
02'
03'
04'
05'
06'
07'
18'
09'
1:'
0;'
0<'
1='
0>'
0?'
1@'
0A'
0B'
1C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
1S'
1T'
1U'
0V'
0W'
1X'
0Y'
1Z'
0['
1\'
0]'
1^'
0_'
1`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
1p'
0q'
1r'
0s'
1t'
0u'
1v'
0w'
1x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
1D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
1P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
1X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
1`(
0a(
1b(
1c(
0d(
0e(
0f(
0g(
1h(
0i(
0j(
0k(
0l(
1m(
1n(
0o(
1p(
0q(
0r(
1s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
1#)
1$)
0%)
0&)
0')
0()
1t*
xu*
1v*
1w*
0x*
0y*
0z*
1{*
0|*
0*
0+
0,
0-
0.
1/
10
11
02
03
04
05
06
07
08
09
0B
0C
0D
0E
0F
0G
0H
0I
0+"
0,"
0-"
0."
0/"
10"
11"
12"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
1@#
1A#
1B#
0C#
0D#
0E#
0F#
0G#
0H#
1I#
1J#
1K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
1s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
1%$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
xA)
xB)
xC)
xD)
xE)
xF)
xG)
xH)
xI)
xJ)
xK)
xL)
xM)
xN)
xO)
xP)
xQ)
xR)
xS)
xT)
xU)
xV)
0W)
xX)
xY)
xZ)
x[)
x\)
x])
x^)
x_)
x`)
xa)
xb)
xc)
xd)
xe)
xf)
xg)
xh)
xi)
xj)
xk)
xl)
xm)
xn)
xo)
xp)
xq)
xr)
xs)
xt)
xu)
xv)
xw)
xx)
xy)
xz)
x{)
x|)
x})
x~)
x!*
x"*
x#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
xL*
xM*
xN*
0O*
xP*
xQ*
xR*
0S*
xT*
xU*
xV*
0W*
0X*
0Y*
0Z*
0[*
x\*
x]*
x^*
0_*
x`*
xa*
xb*
xc*
xd*
xe*
xf*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
1`$
1a$
1b$
0c$
1\$
1]$
1^$
x_$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0!
0"
0#
0$
0%
0&
0'
0(
0:
0;
0<
0=
0>
0?
0@
0A
0K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
03!
04!
05!
06!
07!
18!
19!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
$end
#5000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#10000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0`(
0b(
0n(
1q(
0s(
1J&
1Z&
0K&
0[&
0c(
1x*
1r#
1$$
0s#
0%$
12'
14'
16'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0{!
1z!
0k!
1j!
1|$
1*&
1F"
1R#
16!
1J!
#15000
1)
1)"
1\&
1c$
1]&
0t*
0k*
1j*
1r(
0o(
1Q$
1C*
1t%
1>#
11!
#20000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
1m&
1r&
1+'
1((
1S(
1Z(
1v&
1`(
1b(
1n(
1K&
1[&
1c(
1)(
1,'
1n&
0w*
0x*
1s#
1%$
02'
04'
06'
09'
0;'
0d(
0>'
0f(
0D'
0F'
0H'
0J'
0O'
0Y'
0['
0]'
0a'
0e'
0g'
0i'
0m'
0q'
0s'
0u'
0y'
0{'
0}'
0!(
0%(
1{!
1k!
0|$
0*&
03&
0F"
0R#
0[#
06!
0S!
0J!
#25000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#30000
0)
0)"
0\&
0c$
0]&
1t*
1[*
1j&
1q&
0s&
0v&
1w&
1,(
1T(
1](
0`(
0b(
0n(
0q(
0#)
0v*
0J&
0Z&
0K&
0[&
1I&
1Y&
1Y%
1z%
0$)
0c(
0t&
0z&
01'
1k&
0w%
0"&
1x*
0r#
0$$
0s#
0%$
1q#
1#$
1##
1D#
0v%
0!&
08%
1l&
0u&
14'
16'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0A#
0J#
0{!
0z!
1y!
0k!
0j!
1i!
1<!
1t
1|$
1*&
0@#
0I#
0`"
09!
0B!
0x%
0#&
1u%
1~%
1&(
1F"
1R#
08!
0A!
0S
0B#
0K#
1?#
1H#
16!
1J!
1'(
1")
0:!
17!
0C!
1@!
17%
1_"
1R
#35000
1)
1)"
1\&
1c$
1]&
0t*
1;*
1i*
0k*
0j*
17$
1W%
0r(
0o(
1^(
1H(
1!#
1I(
1r
1/%
1d%
1%'
10'
1W"
1.#
1A
1!!
#40000
0)
0)"
0\&
0c$
0]&
1t*
1Y*
0[*
0Z*
0g&
0r&
0+'
0Z(
0j&
0q&
1s&
0w&
0,(
0T(
0](
1n(
1s(
1#)
1o&
1u&
1*(
0S(
1U(
0X(
1Y(
1[(
1_(
1`(
1v*
1x%
1#&
1K&
1[&
0I&
0Y&
0Y%
0z%
1c(
1\(
1Z(
1V(
1+(
1p&
0U(
0H(
1t&
1z&
0&(
0k&
0u&
1w%
1"&
0x*
1B#
1K#
1s#
1%$
0q#
0#$
0##
0D#
0x%
0#&
1v%
1!&
1H&
1X&
0")
1{&
0I(
0V(
1q&
1,(
1](
04'
06'
09'
0;'
0d(
0>'
0f(
0D'
0F'
0H'
0J'
0O'
0Y'
0['
0]'
0a'
0e'
0g'
0i'
0m'
0q'
0s'
0u'
0y'
0{'
0}'
0!(
0%(
0'(
1A#
1J#
1:!
1{!
0y!
1k!
0i!
1C!
0<!
0t
0|$
0*&
0v*
0B#
0K#
1@#
1I#
1p#
1"$
19!
1B!
1I&
1Y&
1Y%
1z%
0H&
0X&
0/%
0d%
07%
1H(
0z&
0{&
0%'
00'
0F"
0R#
0:!
18!
1x!
1h!
0C!
1A!
0w%
0"&
1q#
1#$
1##
1D#
0p#
0"$
0W"
0.#
0_"
06!
0J!
0v%
0!&
1&(
1I(
0A#
0J#
1y!
0x!
1i!
0h!
1<!
1t
0A
0!!
0R
0@#
0I#
09!
0B!
1/%
1d%
1%'
10'
1")
08!
0A!
1W"
1.#
17%
1A
1!!
1_"
1R
#45000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#50000
0)
0)"
0\&
0c$
0]&
1t*
1[*
1^&
1a(
0n(
1q(
0s(
1J&
1Z&
0K&
0[&
1b(
1r#
1$$
0s#
0%$
0{!
1z!
0k!
1j!
#55000
1)
1)"
1\&
1c$
1]&
0t*
0k*
1j*
1r(
0o(
#60000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
1r&
1+'
0Z(
1v&
0a(
1n(
1~(
1K&
1[&
1!)
0b(
1u&
1s#
1%$
1x%
1#&
16%
0&(
1J(
0c(
1{!
1k!
1x*
1B#
1K#
1^"
14'
16'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
1K(
0")
1:!
1C!
1Q
1|$
1*&
07%
1F"
1R#
0_"
16!
1J!
0R
#65000
1)
1)"
1\&
1c$
1]&
0t*
18)
1k*
1G%
1o(
1Q(
1o"
1#%
1b
1K"
1$
#70000
0)
0)"
0\&
0c$
0]&
1t*
1[*
1j&
0s&
0v&
1w&
1T(
0](
1a(
0n(
0q(
0#)
0J&
0Z&
0K&
0[&
0I&
0Y&
1b(
1U(
0t&
1k&
0r#
0$$
0s#
0%$
0q#
0#$
1V(
1c(
0{!
0z!
0y!
0k!
0j!
0i!
0x*
1H&
1X&
04'
06'
09'
0;'
0d(
0>'
0f(
0D'
0F'
0H'
0J'
0O'
0Y'
0['
0]'
0a'
0e'
0g'
0i'
0m'
0q'
0s'
0u'
0y'
0{'
0}'
0!(
0%(
0K(
0|$
0*&
1p#
1"$
0F"
0R#
1x!
1h!
06!
0J!
#75000
1)
1)"
1\&
1c$
1]&
0t*
1h*
0i*
0k*
0j*
0r(
0o(
0^(
1W(
#80000
0)
0)"
0\&
0c$
0]&
1t*
1X*
0Y*
0[*
0Z*
0g&
1Z(
0w&
1](
1n(
1s(
0^&
0u&
1_&
0i&
0m&
0r&
1s&
0((
0*(
0T(
1X(
0Y(
0[(
0a(
1t(
1G&
1W&
0x%
0#&
1K&
1[&
1I&
1Y&
0\(
0Z(
0+(
0)(
1t&
0n&
1&(
0J(
0_&
1o#
1!$
0B#
0K#
1s#
1%$
1q#
1#$
0G&
0W&
1")
1u&
0,(
0](
1{!
1y!
1w!
1k!
1i!
1g!
0C!
0:!
0o#
0!$
0I&
0Y&
0Y%
0z%
1x%
1#&
17%
0H(
0&(
1J(
0w!
0g!
0q#
0#$
0##
0D#
1B#
1K#
1_"
0")
0I(
0y!
0i!
1C!
0<!
0t
1:!
1R
0/%
0d%
07%
0%'
00'
0W"
0.#
0_"
0A
0!!
0R
#85000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#90000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0h&
0j&
0q&
0s&
1a(
0b(
0n(
1q(
0s(
0~(
1%)
1v*
1|*
1J&
1Z&
0K&
0[&
1&)
0!)
1b(
0t&
1z&
0J(
0k&
1K(
1{$
1)&
1w%
1"&
1r#
1$$
0s#
0%$
1v%
1!&
06%
19%
0l&
0K(
1#'
0u&
1E"
1Q#
1A#
1J#
0{!
1z!
0k!
1j!
1@#
1I#
0^"
1a"
15!
1I!
1B!
19!
0x%
0#&
0u%
0~%
1$'
0#'
1.'
18!
1A!
1T
0Q
0B#
0K#
0?#
0H#
1/'
0$'
0:!
07!
0C!
0@!
#95000
1)
1)"
1\&
1c$
1]&
0t*
13*
0k*
1j*
1l%
1r(
0o(
0-'
15'
16#
16'
1)!
#100000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
1m&
0o&
1S(
1Z(
0&)
1h&
1q&
1v&
0a(
1n(
1u(
0%)
0v*
0|*
1K&
1[&
09%
1w(
0z&
0.'
0/'
1W)
0p&
1n&
0{$
0)&
0w%
0"&
0{*
1s#
1%$
0a"
11&
0v%
0!&
0q&
1R(
0W(
0r(
1('
0E"
0Q#
0A#
0J#
1{!
1k!
0T
0x$
07&
1v*
1Y#
0@#
0I#
05!
0I!
0B!
09!
1z&
0('
0("
0_#
1Q!
0A!
08!
1w%
1"&
0J
0W!
1v%
1!&
1.'
1A#
1J#
1@#
1I#
19!
1B!
18!
1A!
#105000
1)
1)"
1\&
1c$
1]&
0t*
1k*
#110000
0)
0)"
0\&
0c$
0]&
1t*
1O*
0X*
0Z*
0g&
0v&
0Z(
0q(
1s(
0u(
0W)
0U(
0b&
1j&
0m&
1s&
0+'
1P'
1R'
0S(
0_(
1a(
0t(
1x(
1#)
1y*
01&
0J&
0Z&
1$)
0,'
1t&
0n&
1c&
0V(
0R(
1W(
1o(
1r(
0w(
1?&
1O&
1{*
1w*
0Y#
0r#
0$$
0H&
0X&
18%
1u&
10'
1g#
1w#
0z!
0j!
0Q!
13&
1x$
17&
0p#
0"$
1`"
1o!
1_!
1x%
1#&
0.'
11'
1[#
1("
1_#
0x!
0h!
1S
1B#
1K#
1W!
1S!
1J
1:!
1C!
#115000
1)
1)"
1\&
1c$
1]&
0t*
1_*
0h*
0j*
0r(
0W(
1R(
#120000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0`(
0a(
0n(
1q(
0s(
1J&
1Z&
0K&
0[&
0b(
0c(
1x*
1r#
1$$
0s#
0%$
12'
14'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0{!
1z!
0k!
1j!
1|$
1*&
0;'
1G'
1F"
1R#
16!
1J!
0H'
0Z'
0['
1f'
0g'
0r'
0s'
1|'
0}'
#125000
1)
1)"
1\&
1c$
1]&
0t*
1+*
0k*
1j*
1?$
1O%
1r(
0o(
0*'
13'
1w"
04'
08'
1j
09'
1E'
0F'
0X'
0Y'
1d'
0e'
0p'
0q'
1z'
0{'
#130000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
1i&
1k&
1m&
1o&
1r&
1+'
1((
1*(
1Z(
0s&
1v&
1`(
1a(
1b(
1n(
0#)
1K&
1[&
0$)
1c(
0t&
1,'
1p&
1n&
1l&
0w*
0x*
1s#
1%$
1u%
1~%
08%
1#'
01'
1q&
00'
0u&
02'
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
0J'
0O'
1Y'
0d'
1['
0f'
0]'
0a'
1e'
1p'
1g'
1r'
0i'
0m'
1q'
0z'
1s'
0|'
0u'
0y'
1{'
1}'
0!(
0%(
1{!
1k!
0|$
0*&
03&
0v*
1?#
1H#
0`"
0x%
0#&
0}'
0{'
0s'
0q'
0g'
0e'
0['
0Y'
0H'
0F'
0;'
09'
0z&
0#'
0F"
0R#
0[#
17!
1@!
0S
0w%
0"&
0B#
0K#
06!
0S!
0J!
0v%
0!&
1&(
0A#
0J#
0:!
0C!
0@#
0I#
09!
0B!
1")
08!
0A!
17%
1_"
1R
#135000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#140000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0v&
1w&
1T(
1](
0`(
0a(
0n(
0q(
0J&
0Z&
0K&
0[&
1I&
1Y&
0b(
0r#
0$$
0s#
0%$
1q#
1#$
0c(
0{!
0z!
1y!
0k!
0j!
1i!
1x*
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
1'(
1|$
1*&
0;'
1G'
09'
1E'
1F"
1R#
16!
1J!
0F'
0X'
0H'
0Z'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0s'
1|'
0q'
1z'
0{'
0}'
#145000
1)
1)"
1\&
1c$
1]&
0t*
1i*
0k*
0j*
0r(
0o(
1^(
1P$
1O$
1B*
1A*
1r%
1s%
1<#
1=#
10!
1/!
#150000
0)
0)"
0\&
0c$
0]&
1t*
1Y*
0[*
0Z*
0g&
0i&
0k&
0r&
0+'
0Z(
1s&
0w&
0T(
0](
1n(
1s(
1#)
1u&
1y&
0P'
1U(
0X(
1Y(
1[(
1`(
1a(
0x(
1|(
1x%
1#&
1K&
1[&
0I&
0Y&
1b(
1c(
1\(
1Z(
1V(
1''
0&(
1J(
0U(
1t&
0u&
0l&
0x*
1B#
1K#
1s#
1%$
0q#
0#$
0u%
0~%
0x%
0#&
1$&
1H&
1X&
1('
0J(
0V(
0")
1](
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
0J'
0O'
1Y'
0d'
1['
0f'
0]'
0a'
1e'
1p'
1g'
1r'
0i'
0m'
1q'
0z'
1s'
0|'
0u'
0y'
1{'
1}'
0!(
0%(
0'(
1:!
1{!
0y!
1k!
0i!
1C!
0|$
0*&
0?#
0H#
0B#
0K#
1L#
1p#
1"$
1I&
1Y&
07%
0H&
0X&
0}'
0{'
0s'
0q'
0g'
0e'
0['
0Y'
0H'
0F'
0;'
09'
1')
0F"
0R#
0:!
07!
1x!
1h!
1D!
0C!
0@!
1q#
1#$
0_"
0p#
0"$
06!
0J!
1?%
1y!
0x!
1i!
0h!
0R
1g"
1Z
#155000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#160000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0`(
0a(
0n(
1q(
0s(
1J&
1Z&
0K&
0[&
0b(
0c(
1x*
1r#
1$$
0s#
0%$
1)'
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0{!
1z!
0k!
1j!
1|$
1*&
0;'
1G'
09'
1E'
1F"
1R#
16!
1J!
0F'
0X'
0H'
0Z'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0s'
1|'
0q'
1z'
0{'
0}'
#165000
1)
1)"
1\&
1c$
1]&
0t*
10)
1.)
1/)
0k*
1j*
1r(
0o(
1i(
1E(
1H(
1I(
1F(
1j(
1.%
1c%
1-%
1b%
1/%
1d%
17'
1g(
1C(
1G(
1O(
1%'
10'
1V"
1-#
1U"
1,#
1W"
1.#
1A
1@
1?
1!!
1~
1}
#170000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
1i&
1k&
1r&
0''
1+'
0Z(
1}(
0s&
1v&
1`(
1a(
1n(
1~(
0#)
1K&
1[&
12%
0$&
1b(
1z&
0t&
1u&
1l&
1s#
1%$
1Z"
0L#
1u%
1~%
1x%
1#&
1v%
1!&
1}&
0('
1c(
1{!
1k!
0D!
1M
0x*
1?#
1H#
1B#
1K#
1@#
1I#
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
0J'
0O'
1Y'
0d'
1['
0f'
0]'
0a'
1e'
1p'
1g'
1r'
0i'
0m'
1q'
0z'
1s'
0|'
0u'
0y'
1{'
1}'
0!(
0%(
0)'
0')
1:!
18!
17!
1C!
1A!
1@!
0|$
0*&
0?%
0}'
0{'
0s'
0q'
0g'
0e'
0['
0Y'
0H'
0F'
0;'
09'
0F"
0R#
0g"
06!
0J!
0Z
#175000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#180000
0)
0)"
0\&
0c$
0]&
1t*
1[*
1^&
0v&
1w&
1T(
0](
0`(
0a(
0n(
0q(
0J&
0Z&
0K&
0[&
0I&
0Y&
0b(
1U(
0r#
0$$
0s#
0%$
0q#
0#$
1V(
0c(
0{!
0z!
0y!
0k!
0j!
0i!
1x*
1H&
1X&
1~&
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
1|$
1*&
1p#
1"$
0;'
1G'
09'
1E'
1F"
1R#
1x!
1h!
16!
1J!
0F'
0X'
0H'
0Z'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0s'
1|'
0q'
1z'
0{'
0}'
#185000
1)
1)"
1\&
1c$
1]&
0t*
1s*
1q*
1r*
1h*
0i*
0k*
0j*
0r(
0o(
0^(
1W(
1e(
1A'
1!'
#190000
0)
0)"
0\&
0c$
0]&
1t*
1X*
0Y*
0[*
0Z*
0g&
0k&
1''
1Z(
0}(
0w&
1](
1n(
1s(
0^&
0u&
1`(
1b(
1_&
0j&
0m&
0o&
0r&
0y&
0((
1)(
0*(
1+(
1X(
0Y(
0[(
1_(
0|(
1%)
1G&
1W&
0x%
0#&
1K&
1[&
1I&
1Y&
02%
1$&
1&)
0\(
0Z(
0+(
1,(
0)(
0''
0p&
0n&
1c(
0}&
0_&
0z&
0l&
0x*
1o#
1!$
0B#
0K#
1s#
1%$
1q#
1#$
0Z"
1L#
0u%
0~%
0v%
0!&
0G&
0W&
0$&
1Y%
1z%
19%
1('
0~&
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
0J'
0O'
1Y'
0d'
1['
0f'
0]'
0a'
1e'
1p'
1g'
1r'
0i'
0m'
1q'
0z'
1s'
0|'
0u'
0y'
1{'
1}'
0!(
0%(
0q&
0E(
0i(
0,(
0](
1{!
1y!
1w!
1k!
1i!
1g!
1D!
0C!
0:!
0M
0|$
0*&
1v*
0?#
0H#
0@#
0I#
0o#
0!$
0L#
1##
1D#
1a"
0I&
0Y&
0Y%
0z%
1E(
1i(
0j(
0F(
1z&
0('
0}'
0{'
0s'
0q'
0g'
0e'
0['
0Y'
0H'
0F'
0;'
09'
1')
0F"
0R#
08!
07!
0w!
0g!
0D!
0A!
0@!
1<!
1t
1T
1w%
1"&
0q#
0#$
0##
0D#
06!
0J!
1?%
1v%
1!&
0-%
0b%
0.%
0c%
0')
1.'
0C(
0G(
0O(
07'
0g(
1j(
1F(
1A#
1J#
0y!
0i!
0<!
0t
1g"
1@#
1I#
0U"
0,#
0V"
0-#
19!
1B!
1-%
1b%
1.%
1c%
0?%
1C(
1G(
1O(
17'
1g(
1Z
18!
1A!
0@
0?
0~
0}
1U"
1,#
1V"
1-#
0g"
1@
1?
1~
1}
0Z
#195000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#200000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0h&
0b(
0n(
1q(
0s(
0~(
1|*
1J&
1Z&
0K&
0[&
1/'
1{$
1)&
1r#
1$$
0s#
0%$
1E"
1Q#
0{!
1z!
0k!
1j!
15!
1I!
#205000
1)
1)"
1\&
1c$
1]&
0t*
03*
12*
0k*
1j*
1k%
0l%
1r(
0o(
06'
0:'
1-'
05'
15#
06#
16'
1:'
1;'
0)!
1(!
0;'
#210000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
0+'
1Z(
0c(
0&)
1h&
1s&
1v&
1b(
1n(
1#)
0|*
1x*
1K&
1[&
09%
1$)
1c(
1t&
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0,'
1|$
1*&
0{$
0)&
1w*
0x*
1s#
1%$
0a"
18%
00'
0G(
1u&
0/'
14'
18'
16'
1:'
0d(
0>'
0f(
0D'
0F'
0H'
0J'
0O'
0Y'
0['
0]'
0a'
0e'
0g'
0i'
0m'
0q'
0s'
0u'
0y'
0{'
0}'
0!(
0%(
1F"
1R#
0E"
0Q#
1{!
1k!
0T
0|$
0*&
13&
1`"
16!
05!
1J!
0I!
1x%
1#&
0;'
09'
0.'
11'
0F"
0R#
1[#
1S
1B#
1K#
06!
1S!
0J!
1:!
1C!
#215000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#220000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0v&
1w&
0T(
1](
0b(
0n(
0q(
0J&
0Z&
0K&
0[&
1I&
1Y&
0c(
1x*
0r#
0$$
0s#
0%$
1q#
1#$
12'
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0{!
0z!
1y!
0k!
0j!
1i!
1|$
1*&
0;'
1G'
09'
1E'
1F"
1R#
16!
1J!
0F'
0X'
0H'
0Z'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0s'
1|'
0q'
1z'
0{'
0}'
#225000
1)
1)"
1\&
1c$
1]&
0t*
0+*
1**
1i*
0k*
0j*
0?$
1>$
1N%
0O%
0r(
0o(
1^(
14'
1*'
03'
1v"
0w"
04'
0j
1i
#230000
0)
0)"
0\&
0c$
0]&
1t*
1Y*
0[*
0Z*
0g&
1+'
0Z(
1c(
1&)
0s&
0w&
1T(
0](
1n(
1s(
0#)
1l&
1m&
1o&
0u&
1,'
0U(
0X(
1Y(
1[(
0_(
1a(
1z(
0$)
0%)
0w*
0x*
08%
0x%
0#&
1u%
1~%
1K&
1[&
0I&
0Y&
19%
0&)
1b(
1\(
1Z(
0V(
10'
1G(
1p&
1n&
1{&
01'
1U(
0t&
02'
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
0J'
0O'
1Y'
0d'
1['
0f'
0]'
0a'
1e'
1p'
1g'
1r'
0i'
0m'
1q'
0z'
1s'
0|'
0u'
0y'
1{'
1}'
0!(
0%(
0|$
0*&
03&
0`"
0B#
0K#
1?#
1H#
1s#
1%$
0q#
0#$
1a"
0H&
0X&
09%
0}'
0{'
0s'
0q'
0g'
0e'
0['
0Y'
0H'
0F'
0;'
09'
1V(
1q&
1](
0F"
0R#
0[#
1T
0S
0:!
17!
1{!
0y!
1k!
0i!
0C!
1@!
0v*
0p#
0"$
0a"
06!
0S!
0J!
1I&
1Y&
1H&
1X&
0z&
0{&
0x!
0h!
0T
0w%
0"&
1q#
1#$
1p#
1"$
0v%
0!&
1&(
0A#
0J#
1y!
1x!
1i!
1h!
0@#
0I#
09!
0B!
1")
08!
0A!
17%
1_"
1R
#235000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#240000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0a&
0`(
0a(
0n(
1q(
0s(
1J&
1Z&
0K&
0[&
0b(
0c(
1x*
1r#
1$$
0s#
0%$
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
1'(
0{!
1z!
0k!
1j!
1|$
1*&
0;'
1G'
09'
1E'
1F"
1R#
16!
1J!
0F'
0X'
0H'
0Z'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0s'
1|'
0q'
1z'
0{'
0}'
#245000
1)
1)"
1\&
1c$
1]&
0t*
1:*
19*
0k*
1j*
16$
15$
1U%
1V%
1r(
0o(
1}"
1~"
1q
1p
#250000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
1g&
0m&
0o&
0+'
1((
1*(
0Z(
1{(
1s&
1v&
1`(
1a(
1n(
1#)
1K&
1[&
11%
1b(
1t&
1+(
1)(
0p&
0n&
1s#
1%$
1Y"
0q&
1,(
1c(
1{!
1k!
1L
0x*
1v*
1Y%
1z%
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
0J'
0O'
1Y'
0d'
1['
0f'
0]'
0a'
1e'
1p'
1g'
1r'
0i'
0m'
1q'
0z'
1s'
0|'
0u'
0y'
1{'
1}'
0!(
0%(
0'(
1z&
0&(
1w%
1"&
0|$
0*&
1##
1D#
1v%
1!&
0")
1{&
0}'
0{'
0s'
0q'
0g'
0e'
0['
0Y'
0H'
0F'
0;'
09'
1A#
1J#
0F"
0R#
1t
1<!
1@#
1I#
19!
0J!
1B!
06!
07%
18!
1A!
0_"
0R
#255000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#260000
0)
0)"
0\&
0c$
0]&
1t*
1[*
1^&
0v&
1w&
0T(
0](
0`(
0a(
0n(
0q(
0J&
0Z&
0K&
0[&
0I&
0Y&
0b(
0U(
1_&
0r#
0$$
0s#
0%$
0q#
0#$
1G&
1W&
0V(
0c(
0{!
0z!
0y!
0k!
0j!
0i!
1x*
1o#
1!$
0H&
0X&
1|&
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
1J'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
1w!
1g!
1|$
1*&
0p#
0"$
0;'
1G'
09'
1E'
1F"
1R#
0x!
0h!
16!
1J!
0F'
0X'
0H'
0Z'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0s'
1|'
0q'
1z'
0{'
0}'
#265000
1)
1)"
1\&
1c$
1]&
0t*
1g*
1K*
1I*
0h*
0i*
1J*
0k*
0j*
0r(
0o(
0d(
0='
0e(
0@'
0^(
0W(
0>'
1I'
0A'
1L'
0d&
1<'
0!'
1?'
1`&
1e(
1d(
1M'
0J'
0\'
1A'
1>'
0]'
1h'
0i'
0t'
0u'
1~'
0!(
#270000
0)
0)"
0\&
0c$
0]&
1t*
1W*
0X*
0Y*
0[*
0Z*
1Z(
0w&
1](
1n(
0^&
0l&
1u&
1a&
1j&
1P'
0((
0*(
1a(
1x(
0z(
0i&
0x&
1X(
0Y(
0[(
1_(
0{(
01%
1x%
1#&
0u%
0~%
1K&
1[&
1I&
1Y&
1`(
0\(
0Z(
1y(
1b(
0+(
0)(
1Q'
1k&
0{&
11'
0Y"
1B#
1K#
0?#
0H#
1s#
1%$
1q#
1#$
10%
12'
0|&
1l&
0,(
0](
1c(
0L
1:!
07!
1{!
1y!
1k!
1i!
1C!
0@!
0x*
1X"
0I&
0Y&
0Y%
0z%
1u%
1~%
02'
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
0f(
0D'
1F'
1X'
1H'
1Z'
1J'
1\'
0O'
1Y'
0d'
1['
0f'
1]'
0h'
0a'
1e'
1p'
1g'
1r'
1i'
1t'
0m'
1q'
0z'
1s'
0|'
1u'
0~'
0y'
1{'
1}'
1!(
0%(
1#'
01'
1K
0|$
0*&
0q#
0#$
0##
0D#
1?#
1H#
0!(
0}'
0{'
0u'
0s'
0q'
0i'
0g'
0e'
0]'
0['
0Y'
0H'
0F'
0;'
09'
0F"
0R#
0y!
0i!
1@!
0<!
0t
17!
06!
0J!
#275000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#280000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0`(
0a(
0b(
0n(
1q(
1J&
1Z&
0K&
0[&
0c(
1x*
1r#
1$$
0s#
0%$
1$'
04'
08'
06'
0:'
19'
1;'
1d(
1>'
1f(
1D'
1F'
1H'
0J'
0\'
1O'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0{!
1z!
0k!
1j!
1|$
1*&
0]'
1h'
0;'
1G'
09'
1E'
1F"
1R#
16!
1J!
0F'
0X'
0H'
0Z'
0i'
0t'
0u'
1~'
0['
1f'
0Y'
1d'
0e'
0p'
0g'
0r'
0!(
0s'
1|'
0q'
1z'
0{'
0}'
#285000
1)
1)"
1\&
1c$
1]&
0t*
1>)
1=)
1?)
0k*
1j*
1r(
0o(
0f(
0C'
0O'
0`'
0D'
1N'
1O'
0a'
1l'
1D'
0m'
0x'
0y'
1$(
0%(
#290000
0)
0)"
0\&
0c$
0]&
1t*
0[*
1Z*
0k&
1m&
1o&
0t&
1+'
1((
1*(
1Z(
0y(
0s&
1v&
1`(
1a(
1n(
0#)
1K&
1[&
00%
1b(
0U'
1+(
1)(
0u&
1p&
1n&
0l&
1z*
1s#
1%$
0X"
0u%
0~%
0x%
0#&
1q&
0#'
1.'
1,(
1A(
0I(
1c(
1{!
1k!
0K
1Z%
1\%
1{%
1}%
0x*
0v*
0?#
0H#
0B#
0K#
0/%
0d%
1,%
1a%
1Y%
1z%
14'
18'
16'
1:'
19'
0E'
1;'
0G'
0d(
0>'
1f(
1C'
0D'
1F'
1X'
1H'
1Z'
1J'
1\'
0O'
1Y'
0d'
1['
0f'
1]'
0h'
1a'
0l'
1e'
1p'
1g'
1r'
1i'
1t'
1m'
1x'
1q'
0z'
1s'
0|'
1u'
0~'
1y'
0$(
1{'
1}'
1!(
1%(
0%'
00'
1K'
1V'
1B(
0$'
0z&
0.'
1$#
1&#
1E#
1G#
0:!
07!
0C!
0@!
0w%
0"&
0|$
0*&
0W"
0.#
1T"
1+#
1##
1D#
1w
1u
1?!
1=!
0v%
0!&
1('
0%(
0!(
0}'
0{'
0y'
0u'
0s'
0q'
0m'
0i'
0g'
0e'
0]'
0['
0Y'
1D'
0N'
0H'
0F'
0;'
09'
0A#
0J#
0F"
0R#
0A
1>
0!!
1|
1t
1<!
0@#
0I#
09!
0J!
0B!
06!
1O'
1`'
1')
08!
0A!
1?%
0a'
1g"
1Z
#295000
1)
1)"
1\&
1c$
1]&
0t*
1k*
1o(
#300000
0)
0)"
0\&
0c$
0]&
1t*
1[*
0v&
1w&
1T(
1](
0`(
0a(
0b(
0n(
0q(
0J&
0Z&
0K&
0[&
1I&
1Y&
0c(
0T'
1U'
0z*
1x*
0r#
0$$
0s#
0%$
1q#
1#$
0A(
1I(
0U'
1)'
04'
08'
06'
0:'
19'
1;'
1d(
1>'
0f(
0C'
0D'
1N'
1F'
1H'
0J'
0\'
0O'
0`'
1Y'
1['
1]'
1a'
1e'
1g'
1i'
1m'
1q'
1s'
1u'
1y'
1{'
1}'
1!(
1%(
0{!
0z!
1y!
0k!
0j!
1i!
1|$
1*&
0Z%
0\%
0{%
0}%
1z*
1/%
1d%
0,%
0a%
0a'
1l'
0]'
1h'
1O'
1D'
0;'
1G'
09'
1E'
1A(
0I(
1%'
10'
0K'
0V'
0B(
1F"
1R#
0$#
0&#
0E#
0G#
1Z%
1\%
1{%
1}%
1W"
1.#
0T"
0+#
16!
1J!
0?!
0=!
0w
0u
0/%
0d%
1,%
1a%
0%'
00'
1K'
1V'
1B(
0F'
0X'
0H'
0Z'
0i'
0t'
0m'
0x'
1$#
1&#
1E#
1G#
1A
0>
1!!
0|
0W"
0.#
1T"
1+#
1w
1u
1?!
1=!
0y'
1$(
0u'
1~'
0['
1f'
0Y'
1d'
0A
1>
0!!
1|
0e'
0p'
0g'
0r'
0!(
0%(
0s'
1|'
0q'
1z'
0{'
0}'
#305000
1)
1)"
1\&
1c$
1]&
0t*
00)
1-)
1i*
0k*
0j*
0r(
0o(
1^(
#310000
0)
0)"
0\&
0c$
0]&
1t*
1Y*
0[*
0Z*
1k&
0+'
0Z(
1y(
1s&
0w&
0T(
0](
1n(
1#)
0P'
0R'
1U(
1Y(
1[(
0_(
1a(
0m(
0p(
0x(
1|(
1K&
1[&
0I&
0Y&
10%
0y(
0n(
1Z(
1\(
0S'
0Q'
0U(
1T'
1t&
1s#
1%$
0q#
0#$
1X"
0K&
0[&
00%
1](
1{!
0y!
1k!
0i!
1K
0s#
0%$
0X"
1I&
1Y&
0{!
0k!
0K
1q#
1#$
1y!
1i!
#315000
1)
1)"
1\&
1c$
1]&
0t*
#320000
0)
0)"
0\&
0c$
0]&
1t*
#325000
1)
1)"
1\&
1c$
1]&
0t*
#330000
0)
0)"
0\&
0c$
0]&
1t*
#335000
1)
1)"
1\&
1c$
1]&
0t*
#340000
0)
0)"
0\&
0c$
0]&
1t*
#345000
1)
1)"
1\&
1c$
1]&
0t*
#350000
0)
0)"
0\&
0c$
0]&
1t*
#355000
1)
1)"
1\&
1c$
1]&
0t*
#360000
0)
0)"
0\&
0c$
0]&
1t*
#365000
1)
1)"
1\&
1c$
1]&
0t*
#370000
0)
0)"
0\&
0c$
0]&
1t*
#375000
1)
1)"
1\&
1c$
1]&
0t*
#380000
0)
0)"
0\&
0c$
0]&
1t*
#385000
1)
1)"
1\&
1c$
1]&
0t*
#390000
0)
0)"
0\&
0c$
0]&
1t*
#395000
1)
1)"
1\&
1c$
1]&
0t*
#400000
0)
0)"
0\&
0c$
0]&
1t*
#405000
1)
1)"
1\&
1c$
1]&
0t*
#410000
0)
0)"
0\&
0c$
0]&
1t*
#415000
1)
1)"
1\&
1c$
1]&
0t*
#420000
0)
0)"
0\&
0c$
0]&
1t*
#425000
1)
1)"
1\&
1c$
1]&
0t*
#430000
0)
0)"
0\&
0c$
0]&
1t*
#435000
1)
1)"
1\&
1c$
1]&
0t*
#440000
0)
0)"
0\&
0c$
0]&
1t*
#445000
1)
1)"
1\&
1c$
1]&
0t*
#450000
0)
0)"
0\&
0c$
0]&
1t*
#455000
1)
1)"
1\&
1c$
1]&
0t*
#460000
0)
0)"
0\&
0c$
0]&
1t*
#465000
1)
1)"
1\&
1c$
1]&
0t*
#470000
0)
0)"
0\&
0c$
0]&
1t*
#475000
1)
1)"
1\&
1c$
1]&
0t*
#480000
0)
0)"
0\&
0c$
0]&
1t*
#485000
1)
1)"
1\&
1c$
1]&
0t*
#490000
0)
0)"
0\&
0c$
0]&
1t*
#495000
1)
1)"
1\&
1c$
1]&
0t*
#500000
0)
0)"
0\&
0c$
0]&
1t*
#505000
1)
1)"
1\&
1c$
1]&
0t*
#510000
0)
0)"
0\&
0c$
0]&
1t*
#515000
1)
1)"
1\&
1c$
1]&
0t*
#520000
0)
0)"
0\&
0c$
0]&
1t*
#525000
1)
1)"
1\&
1c$
1]&
0t*
#530000
0)
0)"
0\&
0c$
0]&
1t*
#535000
1)
1)"
1\&
1c$
1]&
0t*
#540000
0)
0)"
0\&
0c$
0]&
1t*
#545000
1)
1)"
1\&
1c$
1]&
0t*
#550000
0)
0)"
0\&
0c$
0]&
1t*
#555000
1)
1)"
1\&
1c$
1]&
0t*
#560000
0)
0)"
0\&
0c$
0]&
1t*
#565000
1)
1)"
1\&
1c$
1]&
0t*
#570000
0)
0)"
0\&
0c$
0]&
1t*
#575000
1)
1)"
1\&
1c$
1]&
0t*
#580000
0)
0)"
0\&
0c$
0]&
1t*
#585000
1)
1)"
1\&
1c$
1]&
0t*
#590000
0)
0)"
0\&
0c$
0]&
1t*
#595000
1)
1)"
1\&
1c$
1]&
0t*
#600000
0)
0)"
0\&
0c$
0]&
1t*
#605000
1)
1)"
1\&
1c$
1]&
0t*
#610000
0)
0)"
0\&
0c$
0]&
1t*
#615000
1)
1)"
1\&
1c$
1]&
0t*
#620000
0)
0)"
0\&
0c$
0]&
1t*
#625000
1)
1)"
1\&
1c$
1]&
0t*
#630000
0)
0)"
0\&
0c$
0]&
1t*
#635000
1)
1)"
1\&
1c$
1]&
0t*
#640000
0)
0)"
0\&
0c$
0]&
1t*
#645000
1)
1)"
1\&
1c$
1]&
0t*
#650000
0)
0)"
0\&
0c$
0]&
1t*
#655000
1)
1)"
1\&
1c$
1]&
0t*
#660000
0)
0)"
0\&
0c$
0]&
1t*
#665000
1)
1)"
1\&
1c$
1]&
0t*
#670000
0)
0)"
0\&
0c$
0]&
1t*
#675000
1)
1)"
1\&
1c$
1]&
0t*
#680000
0)
0)"
0\&
0c$
0]&
1t*
#685000
1)
1)"
1\&
1c$
1]&
0t*
#690000
0)
0)"
0\&
0c$
0]&
1t*
#695000
1)
1)"
1\&
1c$
1]&
0t*
#700000
0)
0)"
0\&
0c$
0]&
1t*
#705000
1)
1)"
1\&
1c$
1]&
0t*
#710000
0)
0)"
0\&
0c$
0]&
1t*
#715000
1)
1)"
1\&
1c$
1]&
0t*
#720000
0)
0)"
0\&
0c$
0]&
1t*
#725000
1)
1)"
1\&
1c$
1]&
0t*
#730000
0)
0)"
0\&
0c$
0]&
1t*
#735000
1)
1)"
1\&
1c$
1]&
0t*
#740000
0)
0)"
0\&
0c$
0]&
1t*
#745000
1)
1)"
1\&
1c$
1]&
0t*
#750000
0)
0)"
0\&
0c$
0]&
1t*
#755000
1)
1)"
1\&
1c$
1]&
0t*
#760000
0)
0)"
0\&
0c$
0]&
1t*
#765000
1)
1)"
1\&
1c$
1]&
0t*
#770000
0)
0)"
0\&
0c$
0]&
1t*
#775000
1)
1)"
1\&
1c$
1]&
0t*
#780000
0)
0)"
0\&
0c$
0]&
1t*
#785000
1)
1)"
1\&
1c$
1]&
0t*
#790000
0)
0)"
0\&
0c$
0]&
1t*
#795000
1)
1)"
1\&
1c$
1]&
0t*
#800000
0)
0)"
0\&
0c$
0]&
1t*
#805000
1)
1)"
1\&
1c$
1]&
0t*
#810000
0)
0)"
0\&
0c$
0]&
1t*
#815000
1)
1)"
1\&
1c$
1]&
0t*
#820000
0)
0)"
0\&
0c$
0]&
1t*
#825000
1)
1)"
1\&
1c$
1]&
0t*
#830000
0)
0)"
0\&
0c$
0]&
1t*
#835000
1)
1)"
1\&
1c$
1]&
0t*
#840000
0)
0)"
0\&
0c$
0]&
1t*
#845000
1)
1)"
1\&
1c$
1]&
0t*
#850000
0)
0)"
0\&
0c$
0]&
1t*
#855000
1)
1)"
1\&
1c$
1]&
0t*
#860000
0)
0)"
0\&
0c$
0]&
1t*
#865000
1)
1)"
1\&
1c$
1]&
0t*
#870000
0)
0)"
0\&
0c$
0]&
1t*
#875000
1)
1)"
1\&
1c$
1]&
0t*
#880000
0)
0)"
0\&
0c$
0]&
1t*
#885000
1)
1)"
1\&
1c$
1]&
0t*
#890000
0)
0)"
0\&
0c$
0]&
1t*
#895000
1)
1)"
1\&
1c$
1]&
0t*
#900000
0)
0)"
0\&
0c$
0]&
1t*
#905000
1)
1)"
1\&
1c$
1]&
0t*
#910000
0)
0)"
0\&
0c$
0]&
1t*
#915000
1)
1)"
1\&
1c$
1]&
0t*
#920000
0)
0)"
0\&
0c$
0]&
1t*
#925000
1)
1)"
1\&
1c$
1]&
0t*
#930000
0)
0)"
0\&
0c$
0]&
1t*
#935000
1)
1)"
1\&
1c$
1]&
0t*
#940000
0)
0)"
0\&
0c$
0]&
1t*
#945000
1)
1)"
1\&
1c$
1]&
0t*
#950000
0)
0)"
0\&
0c$
0]&
1t*
#955000
1)
1)"
1\&
1c$
1]&
0t*
#960000
0)
0)"
0\&
0c$
0]&
1t*
#965000
1)
1)"
1\&
1c$
1]&
0t*
#970000
0)
0)"
0\&
0c$
0]&
1t*
#975000
1)
1)"
1\&
1c$
1]&
0t*
#980000
0)
0)"
0\&
0c$
0]&
1t*
#985000
1)
1)"
1\&
1c$
1]&
0t*
#990000
0)
0)"
0\&
0c$
0]&
1t*
#995000
1)
1)"
1\&
1c$
1]&
0t*
#1000000
