INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab4_3_2/lab4_3_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
