{
  "is_book": false,
  "anchor": "programming_guides",
  "file": "index.html",
  "name": "Processor Model Integration Guide",
  "headings": [
    {
      "level": 1,
      "anchor": "Introduction",
      "text": "1 Introduction"
    },
    {
      "level": 1,
      "anchor": "cosimulator-examples",
      "text": "2 Processor Scheduling Examples"
    },
    {
      "level": 2,
      "anchor": "exact-time-model",
      "text": "2.1 Processor Models without Custom Scheduling"
    },
    {
      "level": 2,
      "anchor": "Scheduling-a-Set-of-Processors",
      "text": "2.2 Scheduling a Set of Processors"
    },
    {
      "level": 2,
      "anchor": "Scheduling-Each-Processor",
      "text": "2.3 Scheduling Each Processor"
    },
    {
      "level": 1,
      "anchor": "Simulation-Scheduling",
      "text": "3 Simulation Scheduling"
    },
    {
      "level": 2,
      "anchor": "execute-interface",
      "text": "3.1 Execute Interface"
    },
    {
      "level": 2,
      "anchor": "Cell-Inspection-Interface",
      "text": "3.2 Cell Inspection Interface"
    },
    {
      "level": 2,
      "anchor": "Cycle-Interface",
      "text": "3.3 Cycle Interface"
    },
    {
      "level": 2,
      "anchor": "Co-Execute-Interface",
      "text": "3.4 Co-Execute Interface"
    },
    {
      "level": 2,
      "anchor": "Synchronous-Mode-Interface",
      "text": "3.5 Synchronous Mode Interface"
    },
    {
      "level": 1,
      "anchor": "Direct-Access-to-Memory",
      "text": "4 Direct Access to Memory"
    },
    {
      "level": 2,
      "anchor": "Direct-Memory-Lookup-Interface",
      "text": "4.1 Direct Memory Lookup Interface"
    },
    {
      "level": 2,
      "anchor": "Direct-Memory-Interface",
      "text": "4.2 Direct Memory Interface"
    },
    {
      "level": 2,
      "anchor": "Direct-Memory-Flush-Interface",
      "text": "4.3 Direct Memory Flush Interface"
    },
    {
      "level": 2,
      "anchor": "Direct-Memory-Update-Interface",
      "text": "4.4 Direct Memory Update Interface"
    },
    {
      "level": 1,
      "anchor": "Controlling-and-Inspecting-Processor-State",
      "text": "5 Controlling and Inspecting Processor State"
    },
    {
      "level": 2,
      "anchor": "simics-api-commands",
      "text": "5.1 Commands"
    },
    {
      "level": 2,
      "anchor": "Interfaces",
      "text": "5.2 Interfaces"
    },
    {
      "level": 3,
      "anchor": "Processor-Info-Interface",
      "text": "Processor Info Interface"
    },
    {
      "level": 3,
      "anchor": "Processor-CLI-Interface",
      "text": "Processor CLI Interface"
    },
    {
      "level": 3,
      "anchor": "Processor-GUI-Interface",
      "text": "Processor GUI Interface"
    },
    {
      "level": 3,
      "anchor": "Step-Interface",
      "text": "Step Interface"
    },
    {
      "level": 3,
      "anchor": "Step-Cycle-Ratio-Interface",
      "text": "Step-Cycle-Ratio Interface"
    },
    {
      "level": 3,
      "anchor": "Stall-Interface",
      "text": "Stall Interface"
    },
    {
      "level": 3,
      "anchor": "Register-Interface",
      "text": "Register Interface"
    },
    {
      "level": 3,
      "anchor": "Decoder-Interface",
      "text": "Decoder Interface"
    },
    {
      "level": 3,
      "anchor": "Exception-Interface",
      "text": "Exception Interface"
    },
    {
      "level": 3,
      "anchor": "Context-Handler-Interface",
      "text": "Context Handler Interface"
    },
    {
      "level": 3,
      "anchor": "Exec-Trace-Interface",
      "text": "Exec Trace Interface"
    },
    {
      "level": 3,
      "anchor": "Opcode-Info-Interface",
      "text": "Opcode Info Interface"
    },
    {
      "level": 3,
      "anchor": "Virtual-Data-Breakpoint-Interface",
      "text": "Virtual Data Breakpoint Interface"
    },
    {
      "level": 3,
      "anchor": "Virtual-Instruction-Breakpoint-Interface",
      "text": "Virtual Instruction Breakpoint Interface"
    },
    {
      "level": 3,
      "anchor": "Describe-Registers-Interface",
      "text": "Describe Registers Interface"
    },
    {
      "level": 2,
      "anchor": "Using-Haps",
      "text": "5.3 Using Haps"
    },
    {
      "level": 1,
      "anchor": "processor-api-breakpoints",
      "text": "6 Breakpoints"
    },
    {
      "level": 2,
      "anchor": "Breakpoint-Query-Interface",
      "text": "6.1 Breakpoint Query Interface"
    },
    {
      "level": 2,
      "anchor": "Breakpoint-Change-Interface",
      "text": "6.2 Breakpoint Change Interface"
    },
    {
      "level": 2,
      "anchor": "Breakpoint-Trigger-Interface",
      "text": "6.3 Breakpoint Trigger Interface"
    },
    {
      "level": 1,
      "anchor": "Simics-Environment-Interaction",
      "text": "7 Simics Environment Interaction"
    },
    {
      "level": 1,
      "anchor": "Simics-API-Functions",
      "text": "8 Simics API Functions"
    },
    {
      "level": 1,
      "anchor": "Miscellaneous-Remarks",
      "text": "9 Miscellaneous Remarks"
    }
  ],
  "children": []
}