#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Dec 10 20:41:24 2016
# Process ID: 14852
# Log file: D:/FPGA/IEEE/Lab12/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab12/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab12/pa.fromHdl.tcl
set_property package_pin "" [get_ports [list  {LD[0]}]]
set_property package_pin "" [get_ports [list  {LD[0]}]]
set_property package_pin "" [get_ports [list  {LD[1]}]]
startgroup
set_property package_pin M5 [get_ports {LD[0]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {LD[0]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {LD[1]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {LD[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {LD[3]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {LD[4]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {LD[5]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {LD[6]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {LD[7]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {SW[3]}]
endgroup
set_property package_pin "" [get_ports [list  {SW[5]}]]
startgroup
set_property package_pin G3 [get_ports {SW[4]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {SW[5]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {SW[6]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {SW[7]}]
endgroup
save_design
