
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v2
solution options defaults
solution options set /Input/CppStandard c++11
c++11
solution options set /Input/TargetPlatform x86_64
x86_64
solution options set /Input/CompilerFlags {-DCONNECTIONS_ACCURATE_SIM -DCONNECTIONS_NAMING_ORIGINAL}
-DCONNECTIONS_ACCURATE_SIM -DCONNECTIONS_NAMING_ORIGINAL
solution options set /Flows/LowPower/SWITCHING_ACTIVITY_TYPE saif
saif
solution options set /Flows/VSCode/INSTALL /bin
/bin
flow package require /VSCode
10.6a
solution file add ./fir.h -type CHEADER
/INPUTFILES/1
solution file add ./fir_tb.cpp -type C++ -exclude true
/INPUTFILES/2
directive set -DESIGN_GOAL area
/DESIGN_GOAL area
directive set -SPECULATE true
/SPECULATE true
directive set -MERGEABLE true
/MERGEABLE true
directive set -REGISTER_THRESHOLD 256
/REGISTER_THRESHOLD 256
directive set -MEM_MAP_THRESHOLD 32
/MEM_MAP_THRESHOLD 32
directive set -LOGIC_OPT false
/LOGIC_OPT false
directive set -FSM_ENCODING none
/FSM_ENCODING none
directive set -FSM_BINARY_ENCODING_THRESHOLD 64
/FSM_BINARY_ENCODING_THRESHOLD 64
directive set -REG_MAX_FANOUT 0
/REG_MAX_FANOUT 0
directive set -NO_X_ASSIGNMENTS true
/NO_X_ASSIGNMENTS true
directive set -SAFE_FSM false
/SAFE_FSM false
directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
/REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
directive set -REGISTER_SHARING_LIMIT 0
/REGISTER_SHARING_LIMIT 0
directive set -ASSIGN_OVERHEAD 0
/ASSIGN_OVERHEAD 0
directive set -TIMING_CHECKS true
/TIMING_CHECKS true
directive set -MUXPATH true
/MUXPATH true
directive set -REALLOC true
/REALLOC true
directive set -UNROLL no
/UNROLL no
directive set -IO_MODE super
/IO_MODE super
directive set -CHAN_IO_PROTOCOL use_library
/CHAN_IO_PROTOCOL use_library
directive set -ARRAY_SIZE 1024
/ARRAY_SIZE 1024
directive set -IDLE_SIGNAL {}
/IDLE_SIGNAL {}
directive set -STALL_FLAG_SV off
/STALL_FLAG_SV off
directive set -STALL_FLAG false
/STALL_FLAG false
directive set -TRANSACTION_DONE_SIGNAL true
/TRANSACTION_DONE_SIGNAL true
directive set -DONE_FLAG {}
/DONE_FLAG {}
directive set -READY_FLAG {}
/READY_FLAG {}
directive set -START_FLAG {}
/START_FLAG {}
directive set -TRANSACTION_SYNC ready
/TRANSACTION_SYNC ready
directive set -RESET_CLEARS_ALL_REGS use_library
/RESET_CLEARS_ALL_REGS use_library
directive set -CLOCK_OVERHEAD 20.000000
/CLOCK_OVERHEAD 20.000000
directive set -ON_THE_FLY_PROTOTYPING false
/ON_THE_FLY_PROTOTYPING false
directive set -OPT_CONST_MULTS use_library
/OPT_CONST_MULTS use_library
directive set -CHARACTERIZE_ROM false
/CHARACTERIZE_ROM false
directive set -PROTOTYPE_ROM true
/PROTOTYPE_ROM true
directive set -ROM_THRESHOLD 64
/ROM_THRESHOLD 64
directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
/CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
/CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
directive set -CLUSTER_OPT_CONSTANT_INPUTS true
/CLUSTER_OPT_CONSTANT_INPUTS true
directive set -CLUSTER_RTL_SYN false
/CLUSTER_RTL_SYN false
directive set -CLUSTER_FAST_MODE false
/CLUSTER_FAST_MODE false
directive set -CLUSTER_TYPE combinational
/CLUSTER_TYPE combinational
directive set -PROTOTYPING_ENGINE oasys
/PROTOTYPING_ENGINE oasys
directive set -PIPELINE_RAMP_UP true
/PIPELINE_RAMP_UP true
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Creating project directory '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/'. (PRJ-1)
Moving session transcript to file "/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/catapult.log"
Front End called with arguments: -- /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.18 seconds, memory usage 1219972kB, peak memory usage 1219972kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'fir' specified by directive (CIN-52)
Inlining member function 'fir::fir' on object '' (CIN-64)
Synthesizing method 'fir::run' (CIN-13)
Inlining member function 'fir::run' on object '' (CIN-64)
Inlining routine 'operator>><19, true>' (CIN-14)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'output' is only used as an output. (OPT-11)
# Info: Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
Design 'fir' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode' exists - overwriting files
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 1.68 seconds, memory usage 1219972kB, peak memory usage 1219972kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 28, Real ops = 5, Vars = 8 (SOL-21)

# Messages from "go libraries"

# Info: Branching solution 'fir.v3' at state 'compile' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/Catapult/fir.v3/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/.vscode' exists - overwriting files
solution library add ccs_sample_mem -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
go libraries
# Info: Starting transformation 'libraries' on solution 'fir.v3' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Error: No base library loaded (LIB-224)
