Source Block: hdl/library/axi_ad9162/axi_ad9162.v@112:122@HdlStmAssign
    assign up_clk = s_axi_aclk;
    assign up_rstn = s_axi_aresetn;

    // defaults

    assign tx_valid = 1'b1;
    
    // device interface
    
    axi_ad9162_if i_if (
      .tx_clk (tx_clk),

Diff Content:
- 117     assign tx_valid = 1'b1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9152/axi_ad9152.v@112:122

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign tx_valid = 1'b1;

  // device interface

  axi_ad9152_if i_if (
    .tx_clk (tx_clk),

Clone Blocks 2:
hdl/library/axi_ad9152/axi_ad9152.v@111:121
  wire              up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign tx_valid = 1'b1;

  // device interface

  axi_ad9152_if i_if (

