# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 5
attribute \src "dut.sv:7.1-27.10"
module \struct_array
  wire width 4 $auto$rtlil.cc:3006:Xor$4
  wire width 8 $auto$rtlil.cc:3017:Add$2
  attribute \src "dut.sv:8.24-8.31"
  wire width 8 input 1 \data_in
  attribute \src "dut.sv:10.24-10.32"
  wire width 8 output 3 \data_out
  attribute \src "dut.sv:14.14-14.20"
  wire width 12 \packet
  attribute \src "dut.sv:9.24-9.30"
  wire width 4 input 2 \tag_in
  attribute \src "dut.sv:11.24-11.31"
  wire width 4 output 4 \tag_out
  cell $xor $auto$expression.cpp:267:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \packet [3:0]
    connect \B 4'1010
    connect \Y $auto$rtlil.cc:3006:Xor$4
  end
  cell $add $auto$expression.cpp:275:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \packet [11:4]
    connect \B 8'00000001
    connect \Y $auto$rtlil.cc:3017:Add$2
  end
  attribute \always_comb 1
  attribute \src "dut.sv:17.5-20.8"
  process $proc$dut.sv:17$1
    assign \packet [11:4] \data_in
    assign \packet [3:0] \tag_in
  end
  attribute \always_comb 1
  attribute \src "dut.sv:23.5-26.8"
  process $proc$dut.sv:23$1
    assign \data_out $auto$rtlil.cc:3017:Add$2
    assign \tag_out $auto$rtlil.cc:3006:Xor$4
  end
end
