# Synopsys Constraint Checker, version maplat, Build 1868R, built Nov 13 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Feb 10 19:10:38 2022


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                        Ending                                          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                          System                                          |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                          lscc_pll_Z1_layer0|outcore_o_inferred_clock     |     10.085           |     No paths         |     No paths         |     No paths                         
lscc_pll_Z1_layer0|outcore_o_inferred_clock     lscc_pll_Z1_layer0|outcore_o_inferred_clock     |     10.085           |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:iclk
p:ikey_fov_n
p:ikey_sel_n
p:irstn
p:oled_clk
p:oled_csn
p:oled_dat
p:oled_dcn
p:oled_rst
p:owdac_num[0]
p:owdac_num[1]
p:owdac_num[2]
p:owdac_num[3]
p:owdac_num[4]
p:owdac_num[5]
p:owdac_num[6]
p:owdac_num[7]
p:pwm_adc_in
p:pwm_out


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
