Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Tue Mar 20 16:09:15 2018
| Host         : LAPTOP-9JFIOBFO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb
| Design       : System_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.049        0.000                      0                 4299        0.088        0.000                      0                 4299        3.000        0.000                       0                  1650  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk_in1                                    {0.000 5.000}      10.000          100.000         
  CLKFBOUT                                 {0.000 5.000}      10.000          100.000         
  CLKOUT0                                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.304        0.000                      0                  225        0.155        0.000                      0                  225       15.686        0.000                       0                   259  
System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       10.038        0.000                      0                   46        0.282        0.000                      0                   46       16.166        0.000                       0                    40  
clk_in1                                                                                                                                                                                      3.000        0.000                       0                     3  
  CLKFBOUT                                                                                                                                                                                   7.845        0.000                       0                     3  
  CLKOUT0                                        1.049        0.000                      0                 4027        0.088        0.000                      0                 4027        3.750        0.000                       0                  1347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.715        0.000                      0                    1        0.752        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.365ns  (logic 1.008ns (29.954%)  route 2.357ns (70.046%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.590 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    System_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=258, routed)         1.623    20.321    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I3
    SLICE_X54Y96                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.524    20.845 r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.829    21.674    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q42_in
    SLICE_X54Y95         LUT3 (Prop_lut3_I2_O)        0.153    21.827 r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.528    23.355    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.331    23.686 r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.686    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X58Y90         FDCE                                         r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    System_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=258, routed)         1.504    36.590    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y90                                                      r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.359    36.949    
                         clock uncertainty           -0.035    36.913    
    SLICE_X58Y90         FDCE (Setup_fdce_C_D)        0.077    36.990    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.990    
                         arrival time                         -23.686    
  -------------------------------------------------------------------
                         slack                                 13.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    System_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=258, routed)         0.563     1.365    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I3
    SLICE_X55Y98                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[11]/Q
                         net (fo=2, routed)           0.103     1.609    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.654 r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.654    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_completion_status[10]_i_1
    SLICE_X54Y98         FDRE                                         r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    System_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=258, routed)         0.833     1.759    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I3
    SLICE_X54Y98                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
                         clock pessimism             -0.381     1.378    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.121     1.499    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155     33.333  31.178  BUFGCTRL_X0Y0  System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X56Y82   System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X54Y101  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.038ns  (required time - arrival time)
  Source:                 System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.476ns  (logic 1.426ns (22.019%)  route 5.050ns (77.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 36.896 - 33.333 ) 
    Source Clock Delay      (SCD):    3.910ns = ( 20.576 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.189    18.856    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.952 f  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.624    20.576    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X52Y97                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.422    20.998 f  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=10, routed)          1.048    22.046    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.324    22.370 f  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=5, routed)           1.160    23.530    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X52Y92         LUT4 (Prop_lut4_I3_O)        0.354    23.884 r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_i_2/O
                         net (fo=2, routed)           0.812    24.696    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_control_reg[0]_i_2
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.326    25.022 r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg[0]_i_1/O
                         net (fo=8, routed)           2.030    27.052    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X80Y87         FDCE                                         r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.875    35.208    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.299 r  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.596    36.896    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X80Y87                                                      r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.399    37.295    
                         clock uncertainty           -0.035    37.259    
    SLICE_X80Y87         FDCE (Setup_fdce_C_CE)      -0.169    37.090    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.090    
                         arrival time                         -27.052    
  -------------------------------------------------------------------
                         slack                                 10.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.885     0.885    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.911 r  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.474    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X52Y98                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.187     1.802    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X52Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.847 r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.847    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Debug_Rst_i_i_1
    SLICE_X52Y98         FDRE                                         r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.024     1.024    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.053 r  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.833     1.886    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X52Y98                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.412     1.474    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.091     1.565    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     33.333  31.178  BUFGCTRL_X0Y1  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X73Y85   System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     16.666  16.166  SLICE_X52Y97   System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y17   System_i/clk_wiz_1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0 rise@10.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 0.518ns (6.227%)  route 7.800ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  System_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    System_i/clk_wiz_1/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    System_i/clk_wiz_1/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  System_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1345, routed)        1.633    -0.907    System_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X46Y91                                                      r  System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  System_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_reg/Q
                         net (fo=635, routed)         7.800     7.412    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X68Y76         FDRE                                         r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1
                         net (fo=0)                   0.000    10.000    System_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  System_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    System_i/clk_wiz_1/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    System_i/clk_wiz_1/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  System_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1345, routed)        1.497     8.477    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y76                                                      r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]/C
                         clock pessimism              0.487     8.964    
                         clock uncertainty           -0.074     8.890    
    SLICE_X68Y76         FDRE (Setup_fdre_C_R)       -0.429     8.461    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  System_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    System_i/clk_wiz_1/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    System_i/clk_wiz_1/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  System_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1345, routed)        0.555    -0.609    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Clk
    SLICE_X57Y77                                                      r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.141    -0.328    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/p_1_in52_in
    SLICE_X56Y76         SRL16E                                       r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  System_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    System_i/clk_wiz_1/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    System_i/clk_wiz_1/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  System_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1345, routed)        0.820    -0.853    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Clk
    SLICE_X56Y76                                                      r  System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.255    -0.598    
    SLICE_X56Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.415    System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X1Y16     System_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  System_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X66Y78     System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X66Y76     System_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.715ns  (required time - arrival time)
  Source:                 System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.138ns  (logic 0.648ns (30.309%)  route 1.490ns (69.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 53.467 - 50.000 ) 
    Source Clock Delay      (SCD):    3.910ns = ( 20.576 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.189    18.856    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.952 f  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.624    20.576    System_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_UPDATE
    SLICE_X56Y96                                                      r  System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.524    21.100 r  System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.864    21.964    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.124    22.088 f  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.626    22.714    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X52Y96         FDCE                                         f  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.875    51.875    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.966 f  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    53.467    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X52Y96                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.399    53.866    
                         clock uncertainty           -0.035    53.831    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.402    53.429    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.429    
                         arrival time                         -22.714    
  -------------------------------------------------------------------
                         slack                                 30.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.702ns  (logic 0.212ns (30.197%)  route 0.490ns (69.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 18.140 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.885    17.552    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.578 f  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.563    18.140    System_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_UPDATE
    SLICE_X56Y96                                                      r  System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.167    18.307 f  System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.255    18.562    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.045    18.607 f  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.235    18.842    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X52Y96         FDCE                                         f  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.024    17.691    System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.720 f  System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.551    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_UPDATE
    SLICE_X52Y96                                                      r  System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.175    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.085    18.090    System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.090    
                         arrival time                          18.842    
  -------------------------------------------------------------------
                         slack                                  0.752    





