// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module coloringFB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        counter_V,
        size_pixels_V,
        pixels_x_V_address0,
        pixels_x_V_ce0,
        pixels_x_V_q0,
        pixels_y_V_address0,
        pixels_y_V_ce0,
        pixels_y_V_q0,
        pixels_color_V_address0,
        pixels_color_V_ce0,
        pixels_color_V_q0,
        frame_buffer_V_address0,
        frame_buffer_V_ce0,
        frame_buffer_V_we0,
        frame_buffer_V_d0,
        frame_buffer_V_address1,
        frame_buffer_V_ce1,
        frame_buffer_V_we1,
        frame_buffer_V_d1
);

parameter    ap_ST_fsm_state1 = 132'd1;
parameter    ap_ST_fsm_state2 = 132'd2;
parameter    ap_ST_fsm_state3 = 132'd4;
parameter    ap_ST_fsm_state4 = 132'd8;
parameter    ap_ST_fsm_state5 = 132'd16;
parameter    ap_ST_fsm_state6 = 132'd32;
parameter    ap_ST_fsm_state7 = 132'd64;
parameter    ap_ST_fsm_state8 = 132'd128;
parameter    ap_ST_fsm_state9 = 132'd256;
parameter    ap_ST_fsm_state10 = 132'd512;
parameter    ap_ST_fsm_state11 = 132'd1024;
parameter    ap_ST_fsm_state12 = 132'd2048;
parameter    ap_ST_fsm_state13 = 132'd4096;
parameter    ap_ST_fsm_state14 = 132'd8192;
parameter    ap_ST_fsm_state15 = 132'd16384;
parameter    ap_ST_fsm_state16 = 132'd32768;
parameter    ap_ST_fsm_state17 = 132'd65536;
parameter    ap_ST_fsm_state18 = 132'd131072;
parameter    ap_ST_fsm_state19 = 132'd262144;
parameter    ap_ST_fsm_state20 = 132'd524288;
parameter    ap_ST_fsm_state21 = 132'd1048576;
parameter    ap_ST_fsm_state22 = 132'd2097152;
parameter    ap_ST_fsm_state23 = 132'd4194304;
parameter    ap_ST_fsm_state24 = 132'd8388608;
parameter    ap_ST_fsm_state25 = 132'd16777216;
parameter    ap_ST_fsm_state26 = 132'd33554432;
parameter    ap_ST_fsm_state27 = 132'd67108864;
parameter    ap_ST_fsm_state28 = 132'd134217728;
parameter    ap_ST_fsm_state29 = 132'd268435456;
parameter    ap_ST_fsm_state30 = 132'd536870912;
parameter    ap_ST_fsm_state31 = 132'd1073741824;
parameter    ap_ST_fsm_state32 = 132'd2147483648;
parameter    ap_ST_fsm_state33 = 132'd4294967296;
parameter    ap_ST_fsm_state34 = 132'd8589934592;
parameter    ap_ST_fsm_state35 = 132'd17179869184;
parameter    ap_ST_fsm_state36 = 132'd34359738368;
parameter    ap_ST_fsm_state37 = 132'd68719476736;
parameter    ap_ST_fsm_state38 = 132'd137438953472;
parameter    ap_ST_fsm_state39 = 132'd274877906944;
parameter    ap_ST_fsm_state40 = 132'd549755813888;
parameter    ap_ST_fsm_state41 = 132'd1099511627776;
parameter    ap_ST_fsm_state42 = 132'd2199023255552;
parameter    ap_ST_fsm_state43 = 132'd4398046511104;
parameter    ap_ST_fsm_state44 = 132'd8796093022208;
parameter    ap_ST_fsm_state45 = 132'd17592186044416;
parameter    ap_ST_fsm_state46 = 132'd35184372088832;
parameter    ap_ST_fsm_state47 = 132'd70368744177664;
parameter    ap_ST_fsm_state48 = 132'd140737488355328;
parameter    ap_ST_fsm_state49 = 132'd281474976710656;
parameter    ap_ST_fsm_state50 = 132'd562949953421312;
parameter    ap_ST_fsm_state51 = 132'd1125899906842624;
parameter    ap_ST_fsm_state52 = 132'd2251799813685248;
parameter    ap_ST_fsm_state53 = 132'd4503599627370496;
parameter    ap_ST_fsm_state54 = 132'd9007199254740992;
parameter    ap_ST_fsm_state55 = 132'd18014398509481984;
parameter    ap_ST_fsm_state56 = 132'd36028797018963968;
parameter    ap_ST_fsm_state57 = 132'd72057594037927936;
parameter    ap_ST_fsm_state58 = 132'd144115188075855872;
parameter    ap_ST_fsm_state59 = 132'd288230376151711744;
parameter    ap_ST_fsm_state60 = 132'd576460752303423488;
parameter    ap_ST_fsm_state61 = 132'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 132'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 132'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 132'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 132'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 132'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 132'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 132'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 132'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 132'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 132'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 132'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 132'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 132'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 132'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 132'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 132'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 132'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 132'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 132'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 132'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 132'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 132'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 132'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 132'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 132'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 132'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 132'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 132'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 132'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 132'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 132'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 132'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 132'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 132'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 132'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 132'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 132'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 132'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 132'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 132'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 132'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 132'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 132'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 132'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 132'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 132'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 132'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 132'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 132'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 132'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 132'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 132'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 132'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 132'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 132'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 132'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 132'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 132'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 132'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 132'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 132'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 132'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 132'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 132'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 132'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 132'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 132'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 132'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 132'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_pp1_stage0 = 132'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state133 = 132'd2722258935367507707706996859454145691648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] counter_V;
input  [15:0] size_pixels_V;
output  [8:0] pixels_x_V_address0;
output   pixels_x_V_ce0;
input  [7:0] pixels_x_V_q0;
output  [8:0] pixels_y_V_address0;
output   pixels_y_V_ce0;
input  [7:0] pixels_y_V_q0;
output  [8:0] pixels_color_V_address0;
output   pixels_color_V_ce0;
input  [7:0] pixels_color_V_q0;
output  [15:0] frame_buffer_V_address0;
output   frame_buffer_V_ce0;
output   frame_buffer_V_we0;
output  [7:0] frame_buffer_V_d0;
output  [15:0] frame_buffer_V_address1;
output   frame_buffer_V_ce1;
output   frame_buffer_V_we1;
output  [7:0] frame_buffer_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg pixels_x_V_ce0;
reg pixels_y_V_ce0;
reg pixels_color_V_ce0;
reg[15:0] frame_buffer_V_address0;
reg frame_buffer_V_ce0;
reg frame_buffer_V_we0;
reg[7:0] frame_buffer_V_d0;
reg[15:0] frame_buffer_V_address1;
reg frame_buffer_V_ce1;
reg frame_buffer_V_we1;

(* fsm_encoding = "none" *) reg   [131:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] t_V_5_reg_2702;
wire   [0:0] icmp_ln879_fu_2713_p2;
wire   [8:0] i_V_fu_2725_p2;
reg   [8:0] i_V_reg_6358;
wire    ap_CS_fsm_state2;
wire   [16:0] tmp_s_fu_2731_p3;
reg   [16:0] tmp_s_reg_6363;
wire   [0:0] icmp_ln887_fu_2719_p2;
wire   [0:0] icmp_ln1796_fu_6315_p2;
reg   [0:0] icmp_ln1796_reg_6621;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state131_pp1_stage0_iter0;
wire    ap_block_state132_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [15:0] i_V_2_fu_6320_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_CS_fsm_state130;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state131;
reg    ap_enable_reg_pp1_iter1;
reg   [8:0] t_V_reg_2691;
wire    ap_CS_fsm_state129;
wire   [63:0] zext_ln321_fu_2739_p1;
wire   [63:0] tmp_513_fu_2750_p3;
wire   [63:0] tmp_514_fu_2764_p3;
wire    ap_CS_fsm_state3;
wire   [63:0] tmp_515_fu_2778_p3;
wire   [63:0] tmp_516_fu_2792_p3;
wire    ap_CS_fsm_state4;
wire   [63:0] tmp_517_fu_2806_p3;
wire   [63:0] tmp_518_fu_2820_p3;
wire    ap_CS_fsm_state5;
wire   [63:0] tmp_519_fu_2834_p3;
wire   [63:0] tmp_520_fu_2848_p3;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_521_fu_2862_p3;
wire   [63:0] tmp_522_fu_2876_p3;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_523_fu_2890_p3;
wire   [63:0] tmp_524_fu_2904_p3;
wire    ap_CS_fsm_state8;
wire   [63:0] tmp_525_fu_2918_p3;
wire   [63:0] tmp_526_fu_2932_p3;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_527_fu_2946_p3;
wire   [63:0] tmp_528_fu_2960_p3;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_529_fu_2974_p3;
wire   [63:0] tmp_530_fu_2988_p3;
wire    ap_CS_fsm_state11;
wire   [63:0] tmp_531_fu_3002_p3;
wire   [63:0] tmp_532_fu_3016_p3;
wire    ap_CS_fsm_state12;
wire   [63:0] tmp_533_fu_3030_p3;
wire   [63:0] tmp_534_fu_3044_p3;
wire    ap_CS_fsm_state13;
wire   [63:0] tmp_535_fu_3058_p3;
wire   [63:0] tmp_536_fu_3072_p3;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_537_fu_3086_p3;
wire   [63:0] tmp_538_fu_3100_p3;
wire    ap_CS_fsm_state15;
wire   [63:0] tmp_539_fu_3114_p3;
wire   [63:0] tmp_540_fu_3128_p3;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_541_fu_3142_p3;
wire   [63:0] tmp_542_fu_3156_p3;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_543_fu_3170_p3;
wire   [63:0] tmp_544_fu_3184_p3;
wire    ap_CS_fsm_state18;
wire   [63:0] tmp_545_fu_3198_p3;
wire   [63:0] tmp_546_fu_3212_p3;
wire    ap_CS_fsm_state19;
wire   [63:0] tmp_547_fu_3226_p3;
wire   [63:0] tmp_548_fu_3240_p3;
wire    ap_CS_fsm_state20;
wire   [63:0] tmp_549_fu_3254_p3;
wire   [63:0] tmp_550_fu_3268_p3;
wire    ap_CS_fsm_state21;
wire   [63:0] tmp_551_fu_3282_p3;
wire   [63:0] tmp_552_fu_3296_p3;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_553_fu_3310_p3;
wire   [63:0] tmp_554_fu_3324_p3;
wire    ap_CS_fsm_state23;
wire   [63:0] tmp_555_fu_3338_p3;
wire   [63:0] tmp_556_fu_3352_p3;
wire    ap_CS_fsm_state24;
wire   [63:0] tmp_557_fu_3366_p3;
wire   [63:0] tmp_558_fu_3380_p3;
wire    ap_CS_fsm_state25;
wire   [63:0] tmp_559_fu_3394_p3;
wire   [63:0] tmp_560_fu_3408_p3;
wire    ap_CS_fsm_state26;
wire   [63:0] tmp_561_fu_3422_p3;
wire   [63:0] tmp_562_fu_3436_p3;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_563_fu_3450_p3;
wire   [63:0] tmp_564_fu_3464_p3;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_565_fu_3478_p3;
wire   [63:0] tmp_566_fu_3492_p3;
wire    ap_CS_fsm_state29;
wire   [63:0] tmp_567_fu_3506_p3;
wire   [63:0] tmp_568_fu_3520_p3;
wire    ap_CS_fsm_state30;
wire   [63:0] tmp_569_fu_3534_p3;
wire   [63:0] tmp_570_fu_3548_p3;
wire    ap_CS_fsm_state31;
wire   [63:0] tmp_571_fu_3562_p3;
wire   [63:0] tmp_572_fu_3576_p3;
wire    ap_CS_fsm_state32;
wire   [63:0] tmp_573_fu_3590_p3;
wire   [63:0] tmp_574_fu_3604_p3;
wire    ap_CS_fsm_state33;
wire   [63:0] tmp_575_fu_3618_p3;
wire   [63:0] tmp_576_fu_3632_p3;
wire    ap_CS_fsm_state34;
wire   [63:0] tmp_577_fu_3646_p3;
wire   [63:0] tmp_578_fu_3660_p3;
wire    ap_CS_fsm_state35;
wire   [63:0] tmp_579_fu_3674_p3;
wire   [63:0] tmp_580_fu_3688_p3;
wire    ap_CS_fsm_state36;
wire   [63:0] tmp_581_fu_3702_p3;
wire   [63:0] tmp_582_fu_3716_p3;
wire    ap_CS_fsm_state37;
wire   [63:0] tmp_583_fu_3730_p3;
wire   [63:0] tmp_584_fu_3744_p3;
wire    ap_CS_fsm_state38;
wire   [63:0] tmp_585_fu_3758_p3;
wire   [63:0] tmp_586_fu_3772_p3;
wire    ap_CS_fsm_state39;
wire   [63:0] tmp_587_fu_3786_p3;
wire   [63:0] tmp_588_fu_3800_p3;
wire    ap_CS_fsm_state40;
wire   [63:0] tmp_589_fu_3814_p3;
wire   [63:0] tmp_590_fu_3828_p3;
wire    ap_CS_fsm_state41;
wire   [63:0] tmp_591_fu_3842_p3;
wire   [63:0] tmp_592_fu_3856_p3;
wire    ap_CS_fsm_state42;
wire   [63:0] tmp_593_fu_3870_p3;
wire   [63:0] tmp_594_fu_3884_p3;
wire    ap_CS_fsm_state43;
wire   [63:0] tmp_595_fu_3898_p3;
wire   [63:0] tmp_596_fu_3912_p3;
wire    ap_CS_fsm_state44;
wire   [63:0] tmp_597_fu_3926_p3;
wire   [63:0] tmp_598_fu_3940_p3;
wire    ap_CS_fsm_state45;
wire   [63:0] tmp_599_fu_3954_p3;
wire   [63:0] tmp_600_fu_3968_p3;
wire    ap_CS_fsm_state46;
wire   [63:0] tmp_601_fu_3982_p3;
wire   [63:0] tmp_602_fu_3996_p3;
wire    ap_CS_fsm_state47;
wire   [63:0] tmp_603_fu_4010_p3;
wire   [63:0] tmp_604_fu_4024_p3;
wire    ap_CS_fsm_state48;
wire   [63:0] tmp_605_fu_4038_p3;
wire   [63:0] tmp_606_fu_4052_p3;
wire    ap_CS_fsm_state49;
wire   [63:0] tmp_607_fu_4066_p3;
wire   [63:0] tmp_608_fu_4080_p3;
wire    ap_CS_fsm_state50;
wire   [63:0] tmp_609_fu_4094_p3;
wire   [63:0] tmp_610_fu_4108_p3;
wire    ap_CS_fsm_state51;
wire   [63:0] tmp_611_fu_4122_p3;
wire   [63:0] tmp_612_fu_4136_p3;
wire    ap_CS_fsm_state52;
wire   [63:0] tmp_613_fu_4150_p3;
wire   [63:0] tmp_614_fu_4164_p3;
wire    ap_CS_fsm_state53;
wire   [63:0] tmp_615_fu_4178_p3;
wire   [63:0] tmp_616_fu_4192_p3;
wire    ap_CS_fsm_state54;
wire   [63:0] tmp_617_fu_4206_p3;
wire   [63:0] tmp_618_fu_4220_p3;
wire    ap_CS_fsm_state55;
wire   [63:0] tmp_619_fu_4234_p3;
wire   [63:0] tmp_620_fu_4248_p3;
wire    ap_CS_fsm_state56;
wire   [63:0] tmp_621_fu_4262_p3;
wire   [63:0] tmp_622_fu_4276_p3;
wire    ap_CS_fsm_state57;
wire   [63:0] tmp_623_fu_4290_p3;
wire   [63:0] tmp_624_fu_4304_p3;
wire    ap_CS_fsm_state58;
wire   [63:0] tmp_625_fu_4318_p3;
wire   [63:0] tmp_626_fu_4332_p3;
wire    ap_CS_fsm_state59;
wire   [63:0] tmp_627_fu_4346_p3;
wire   [63:0] tmp_628_fu_4360_p3;
wire    ap_CS_fsm_state60;
wire   [63:0] tmp_629_fu_4374_p3;
wire   [63:0] tmp_630_fu_4388_p3;
wire    ap_CS_fsm_state61;
wire   [63:0] tmp_631_fu_4402_p3;
wire   [63:0] tmp_632_fu_4416_p3;
wire    ap_CS_fsm_state62;
wire   [63:0] tmp_633_fu_4430_p3;
wire   [63:0] tmp_634_fu_4444_p3;
wire    ap_CS_fsm_state63;
wire   [63:0] tmp_635_fu_4458_p3;
wire   [63:0] tmp_636_fu_4472_p3;
wire    ap_CS_fsm_state64;
wire   [63:0] tmp_637_fu_4486_p3;
wire   [63:0] tmp_638_fu_4500_p3;
wire    ap_CS_fsm_state65;
wire   [63:0] tmp_639_fu_4514_p3;
wire   [63:0] tmp_640_fu_4528_p3;
wire    ap_CS_fsm_state66;
wire   [63:0] tmp_641_fu_4542_p3;
wire   [63:0] tmp_642_fu_4556_p3;
wire    ap_CS_fsm_state67;
wire   [63:0] tmp_643_fu_4570_p3;
wire   [63:0] tmp_644_fu_4584_p3;
wire    ap_CS_fsm_state68;
wire   [63:0] tmp_645_fu_4598_p3;
wire   [63:0] tmp_646_fu_4612_p3;
wire    ap_CS_fsm_state69;
wire   [63:0] tmp_647_fu_4626_p3;
wire   [63:0] tmp_648_fu_4640_p3;
wire    ap_CS_fsm_state70;
wire   [63:0] tmp_649_fu_4654_p3;
wire   [63:0] tmp_650_fu_4668_p3;
wire    ap_CS_fsm_state71;
wire   [63:0] tmp_651_fu_4682_p3;
wire   [63:0] tmp_652_fu_4696_p3;
wire    ap_CS_fsm_state72;
wire   [63:0] tmp_653_fu_4710_p3;
wire   [63:0] tmp_654_fu_4724_p3;
wire    ap_CS_fsm_state73;
wire   [63:0] tmp_655_fu_4738_p3;
wire   [63:0] tmp_656_fu_4752_p3;
wire    ap_CS_fsm_state74;
wire   [63:0] tmp_657_fu_4766_p3;
wire   [63:0] tmp_658_fu_4780_p3;
wire    ap_CS_fsm_state75;
wire   [63:0] tmp_659_fu_4794_p3;
wire   [63:0] tmp_660_fu_4808_p3;
wire    ap_CS_fsm_state76;
wire   [63:0] tmp_661_fu_4822_p3;
wire   [63:0] tmp_662_fu_4836_p3;
wire    ap_CS_fsm_state77;
wire   [63:0] tmp_663_fu_4850_p3;
wire   [63:0] tmp_664_fu_4864_p3;
wire    ap_CS_fsm_state78;
wire   [63:0] tmp_665_fu_4878_p3;
wire   [63:0] tmp_666_fu_4892_p3;
wire    ap_CS_fsm_state79;
wire   [63:0] tmp_667_fu_4906_p3;
wire   [63:0] tmp_668_fu_4920_p3;
wire    ap_CS_fsm_state80;
wire   [63:0] tmp_669_fu_4934_p3;
wire   [63:0] tmp_670_fu_4948_p3;
wire    ap_CS_fsm_state81;
wire   [63:0] tmp_671_fu_4962_p3;
wire   [63:0] tmp_672_fu_4976_p3;
wire    ap_CS_fsm_state82;
wire   [63:0] tmp_673_fu_4990_p3;
wire   [63:0] tmp_674_fu_5004_p3;
wire    ap_CS_fsm_state83;
wire   [63:0] tmp_675_fu_5018_p3;
wire   [63:0] tmp_676_fu_5032_p3;
wire    ap_CS_fsm_state84;
wire   [63:0] tmp_677_fu_5046_p3;
wire   [63:0] tmp_678_fu_5060_p3;
wire    ap_CS_fsm_state85;
wire   [63:0] tmp_679_fu_5074_p3;
wire   [63:0] tmp_680_fu_5088_p3;
wire    ap_CS_fsm_state86;
wire   [63:0] tmp_681_fu_5102_p3;
wire   [63:0] tmp_682_fu_5116_p3;
wire    ap_CS_fsm_state87;
wire   [63:0] tmp_683_fu_5130_p3;
wire   [63:0] tmp_684_fu_5144_p3;
wire    ap_CS_fsm_state88;
wire   [63:0] tmp_685_fu_5158_p3;
wire   [63:0] tmp_686_fu_5172_p3;
wire    ap_CS_fsm_state89;
wire   [63:0] tmp_687_fu_5186_p3;
wire   [63:0] tmp_688_fu_5200_p3;
wire    ap_CS_fsm_state90;
wire   [63:0] tmp_689_fu_5214_p3;
wire   [63:0] tmp_690_fu_5228_p3;
wire    ap_CS_fsm_state91;
wire   [63:0] tmp_691_fu_5242_p3;
wire   [63:0] tmp_692_fu_5256_p3;
wire    ap_CS_fsm_state92;
wire   [63:0] tmp_693_fu_5270_p3;
wire   [63:0] tmp_694_fu_5284_p3;
wire    ap_CS_fsm_state93;
wire   [63:0] tmp_695_fu_5298_p3;
wire   [63:0] tmp_696_fu_5312_p3;
wire    ap_CS_fsm_state94;
wire   [63:0] tmp_697_fu_5326_p3;
wire   [63:0] tmp_698_fu_5340_p3;
wire    ap_CS_fsm_state95;
wire   [63:0] tmp_699_fu_5354_p3;
wire   [63:0] tmp_700_fu_5368_p3;
wire    ap_CS_fsm_state96;
wire   [63:0] tmp_701_fu_5382_p3;
wire   [63:0] tmp_702_fu_5396_p3;
wire    ap_CS_fsm_state97;
wire   [63:0] tmp_703_fu_5410_p3;
wire   [63:0] tmp_704_fu_5424_p3;
wire    ap_CS_fsm_state98;
wire   [63:0] tmp_705_fu_5438_p3;
wire   [63:0] tmp_706_fu_5452_p3;
wire    ap_CS_fsm_state99;
wire   [63:0] tmp_707_fu_5466_p3;
wire   [63:0] tmp_708_fu_5480_p3;
wire    ap_CS_fsm_state100;
wire   [63:0] tmp_709_fu_5494_p3;
wire   [63:0] tmp_710_fu_5508_p3;
wire    ap_CS_fsm_state101;
wire   [63:0] tmp_711_fu_5522_p3;
wire   [63:0] tmp_712_fu_5536_p3;
wire    ap_CS_fsm_state102;
wire   [63:0] tmp_713_fu_5550_p3;
wire   [63:0] tmp_714_fu_5564_p3;
wire    ap_CS_fsm_state103;
wire   [63:0] tmp_715_fu_5578_p3;
wire   [63:0] tmp_716_fu_5592_p3;
wire    ap_CS_fsm_state104;
wire   [63:0] tmp_717_fu_5606_p3;
wire   [63:0] tmp_718_fu_5620_p3;
wire    ap_CS_fsm_state105;
wire   [63:0] tmp_719_fu_5634_p3;
wire   [63:0] tmp_720_fu_5648_p3;
wire    ap_CS_fsm_state106;
wire   [63:0] tmp_721_fu_5662_p3;
wire   [63:0] tmp_722_fu_5676_p3;
wire    ap_CS_fsm_state107;
wire   [63:0] tmp_723_fu_5690_p3;
wire   [63:0] tmp_724_fu_5704_p3;
wire    ap_CS_fsm_state108;
wire   [63:0] tmp_725_fu_5718_p3;
wire   [63:0] tmp_726_fu_5732_p3;
wire    ap_CS_fsm_state109;
wire   [63:0] tmp_727_fu_5746_p3;
wire   [63:0] tmp_728_fu_5760_p3;
wire    ap_CS_fsm_state110;
wire   [63:0] tmp_729_fu_5774_p3;
wire   [63:0] tmp_730_fu_5788_p3;
wire    ap_CS_fsm_state111;
wire   [63:0] tmp_731_fu_5802_p3;
wire   [63:0] tmp_732_fu_5816_p3;
wire    ap_CS_fsm_state112;
wire   [63:0] tmp_733_fu_5830_p3;
wire   [63:0] tmp_734_fu_5844_p3;
wire    ap_CS_fsm_state113;
wire   [63:0] tmp_735_fu_5858_p3;
wire   [63:0] tmp_736_fu_5872_p3;
wire    ap_CS_fsm_state114;
wire   [63:0] tmp_737_fu_5886_p3;
wire   [63:0] tmp_738_fu_5900_p3;
wire    ap_CS_fsm_state115;
wire   [63:0] tmp_739_fu_5914_p3;
wire   [63:0] tmp_740_fu_5928_p3;
wire    ap_CS_fsm_state116;
wire   [63:0] tmp_741_fu_5942_p3;
wire   [63:0] tmp_742_fu_5956_p3;
wire    ap_CS_fsm_state117;
wire   [63:0] tmp_743_fu_5970_p3;
wire   [63:0] tmp_744_fu_5984_p3;
wire    ap_CS_fsm_state118;
wire   [63:0] tmp_745_fu_5998_p3;
wire   [63:0] tmp_746_fu_6012_p3;
wire    ap_CS_fsm_state119;
wire   [63:0] tmp_747_fu_6026_p3;
wire   [63:0] tmp_748_fu_6040_p3;
wire    ap_CS_fsm_state120;
wire   [63:0] tmp_749_fu_6054_p3;
wire   [63:0] tmp_750_fu_6068_p3;
wire    ap_CS_fsm_state121;
wire   [63:0] tmp_751_fu_6082_p3;
wire   [63:0] tmp_752_fu_6096_p3;
wire    ap_CS_fsm_state122;
wire   [63:0] tmp_753_fu_6110_p3;
wire   [63:0] tmp_754_fu_6124_p3;
wire    ap_CS_fsm_state123;
wire   [63:0] tmp_755_fu_6138_p3;
wire   [63:0] tmp_756_fu_6152_p3;
wire    ap_CS_fsm_state124;
wire   [63:0] tmp_757_fu_6166_p3;
wire   [63:0] tmp_758_fu_6180_p3;
wire    ap_CS_fsm_state125;
wire   [63:0] tmp_759_fu_6194_p3;
wire   [63:0] tmp_760_fu_6208_p3;
wire    ap_CS_fsm_state126;
wire   [63:0] tmp_761_fu_6222_p3;
wire   [63:0] tmp_762_fu_6236_p3;
wire    ap_CS_fsm_state127;
wire   [63:0] tmp_763_fu_6250_p3;
wire   [63:0] tmp_764_fu_6264_p3;
wire    ap_CS_fsm_state128;
wire   [63:0] tmp_765_fu_6278_p3;
wire   [63:0] tmp_766_fu_6292_p3;
wire   [63:0] tmp_767_fu_6306_p3;
wire   [63:0] zext_ln544_fu_6326_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln321_1_fu_6341_p1;
wire   [16:0] or_ln321_fu_2744_p2;
wire   [16:0] or_ln321_255_fu_2759_p2;
wire   [16:0] or_ln321_256_fu_2773_p2;
wire   [16:0] or_ln321_257_fu_2787_p2;
wire   [16:0] or_ln321_258_fu_2801_p2;
wire   [16:0] or_ln321_259_fu_2815_p2;
wire   [16:0] or_ln321_260_fu_2829_p2;
wire   [16:0] or_ln321_261_fu_2843_p2;
wire   [16:0] or_ln321_262_fu_2857_p2;
wire   [16:0] or_ln321_263_fu_2871_p2;
wire   [16:0] or_ln321_264_fu_2885_p2;
wire   [16:0] or_ln321_265_fu_2899_p2;
wire   [16:0] or_ln321_266_fu_2913_p2;
wire   [16:0] or_ln321_267_fu_2927_p2;
wire   [16:0] or_ln321_268_fu_2941_p2;
wire   [16:0] or_ln321_269_fu_2955_p2;
wire   [16:0] or_ln321_270_fu_2969_p2;
wire   [16:0] or_ln321_271_fu_2983_p2;
wire   [16:0] or_ln321_272_fu_2997_p2;
wire   [16:0] or_ln321_273_fu_3011_p2;
wire   [16:0] or_ln321_274_fu_3025_p2;
wire   [16:0] or_ln321_275_fu_3039_p2;
wire   [16:0] or_ln321_276_fu_3053_p2;
wire   [16:0] or_ln321_277_fu_3067_p2;
wire   [16:0] or_ln321_278_fu_3081_p2;
wire   [16:0] or_ln321_279_fu_3095_p2;
wire   [16:0] or_ln321_280_fu_3109_p2;
wire   [16:0] or_ln321_281_fu_3123_p2;
wire   [16:0] or_ln321_282_fu_3137_p2;
wire   [16:0] or_ln321_283_fu_3151_p2;
wire   [16:0] or_ln321_284_fu_3165_p2;
wire   [16:0] or_ln321_285_fu_3179_p2;
wire   [16:0] or_ln321_286_fu_3193_p2;
wire   [16:0] or_ln321_287_fu_3207_p2;
wire   [16:0] or_ln321_288_fu_3221_p2;
wire   [16:0] or_ln321_289_fu_3235_p2;
wire   [16:0] or_ln321_290_fu_3249_p2;
wire   [16:0] or_ln321_291_fu_3263_p2;
wire   [16:0] or_ln321_292_fu_3277_p2;
wire   [16:0] or_ln321_293_fu_3291_p2;
wire   [16:0] or_ln321_294_fu_3305_p2;
wire   [16:0] or_ln321_295_fu_3319_p2;
wire   [16:0] or_ln321_296_fu_3333_p2;
wire   [16:0] or_ln321_297_fu_3347_p2;
wire   [16:0] or_ln321_298_fu_3361_p2;
wire   [16:0] or_ln321_299_fu_3375_p2;
wire   [16:0] or_ln321_300_fu_3389_p2;
wire   [16:0] or_ln321_301_fu_3403_p2;
wire   [16:0] or_ln321_302_fu_3417_p2;
wire   [16:0] or_ln321_303_fu_3431_p2;
wire   [16:0] or_ln321_304_fu_3445_p2;
wire   [16:0] or_ln321_305_fu_3459_p2;
wire   [16:0] or_ln321_306_fu_3473_p2;
wire   [16:0] or_ln321_307_fu_3487_p2;
wire   [16:0] or_ln321_308_fu_3501_p2;
wire   [16:0] or_ln321_309_fu_3515_p2;
wire   [16:0] or_ln321_310_fu_3529_p2;
wire   [16:0] or_ln321_311_fu_3543_p2;
wire   [16:0] or_ln321_312_fu_3557_p2;
wire   [16:0] or_ln321_313_fu_3571_p2;
wire   [16:0] or_ln321_314_fu_3585_p2;
wire   [16:0] or_ln321_315_fu_3599_p2;
wire   [16:0] or_ln321_316_fu_3613_p2;
wire   [16:0] or_ln321_317_fu_3627_p2;
wire   [16:0] or_ln321_318_fu_3641_p2;
wire   [16:0] or_ln321_319_fu_3655_p2;
wire   [16:0] or_ln321_320_fu_3669_p2;
wire   [16:0] or_ln321_321_fu_3683_p2;
wire   [16:0] or_ln321_322_fu_3697_p2;
wire   [16:0] or_ln321_323_fu_3711_p2;
wire   [16:0] or_ln321_324_fu_3725_p2;
wire   [16:0] or_ln321_325_fu_3739_p2;
wire   [16:0] or_ln321_326_fu_3753_p2;
wire   [16:0] or_ln321_327_fu_3767_p2;
wire   [16:0] or_ln321_328_fu_3781_p2;
wire   [16:0] or_ln321_329_fu_3795_p2;
wire   [16:0] or_ln321_330_fu_3809_p2;
wire   [16:0] or_ln321_331_fu_3823_p2;
wire   [16:0] or_ln321_332_fu_3837_p2;
wire   [16:0] or_ln321_333_fu_3851_p2;
wire   [16:0] or_ln321_334_fu_3865_p2;
wire   [16:0] or_ln321_335_fu_3879_p2;
wire   [16:0] or_ln321_336_fu_3893_p2;
wire   [16:0] or_ln321_337_fu_3907_p2;
wire   [16:0] or_ln321_338_fu_3921_p2;
wire   [16:0] or_ln321_339_fu_3935_p2;
wire   [16:0] or_ln321_340_fu_3949_p2;
wire   [16:0] or_ln321_341_fu_3963_p2;
wire   [16:0] or_ln321_342_fu_3977_p2;
wire   [16:0] or_ln321_343_fu_3991_p2;
wire   [16:0] or_ln321_344_fu_4005_p2;
wire   [16:0] or_ln321_345_fu_4019_p2;
wire   [16:0] or_ln321_346_fu_4033_p2;
wire   [16:0] or_ln321_347_fu_4047_p2;
wire   [16:0] or_ln321_348_fu_4061_p2;
wire   [16:0] or_ln321_349_fu_4075_p2;
wire   [16:0] or_ln321_350_fu_4089_p2;
wire   [16:0] or_ln321_351_fu_4103_p2;
wire   [16:0] or_ln321_352_fu_4117_p2;
wire   [16:0] or_ln321_353_fu_4131_p2;
wire   [16:0] or_ln321_354_fu_4145_p2;
wire   [16:0] or_ln321_355_fu_4159_p2;
wire   [16:0] or_ln321_356_fu_4173_p2;
wire   [16:0] or_ln321_357_fu_4187_p2;
wire   [16:0] or_ln321_358_fu_4201_p2;
wire   [16:0] or_ln321_359_fu_4215_p2;
wire   [16:0] or_ln321_360_fu_4229_p2;
wire   [16:0] or_ln321_361_fu_4243_p2;
wire   [16:0] or_ln321_362_fu_4257_p2;
wire   [16:0] or_ln321_363_fu_4271_p2;
wire   [16:0] or_ln321_364_fu_4285_p2;
wire   [16:0] or_ln321_365_fu_4299_p2;
wire   [16:0] or_ln321_366_fu_4313_p2;
wire   [16:0] or_ln321_367_fu_4327_p2;
wire   [16:0] or_ln321_368_fu_4341_p2;
wire   [16:0] or_ln321_369_fu_4355_p2;
wire   [16:0] or_ln321_370_fu_4369_p2;
wire   [16:0] or_ln321_371_fu_4383_p2;
wire   [16:0] or_ln321_372_fu_4397_p2;
wire   [16:0] or_ln321_373_fu_4411_p2;
wire   [16:0] or_ln321_374_fu_4425_p2;
wire   [16:0] or_ln321_375_fu_4439_p2;
wire   [16:0] or_ln321_376_fu_4453_p2;
wire   [16:0] or_ln321_377_fu_4467_p2;
wire   [16:0] or_ln321_378_fu_4481_p2;
wire   [16:0] or_ln321_379_fu_4495_p2;
wire   [16:0] or_ln321_380_fu_4509_p2;
wire   [16:0] or_ln321_381_fu_4523_p2;
wire   [16:0] or_ln321_382_fu_4537_p2;
wire   [16:0] or_ln321_383_fu_4551_p2;
wire   [16:0] or_ln321_384_fu_4565_p2;
wire   [16:0] or_ln321_385_fu_4579_p2;
wire   [16:0] or_ln321_386_fu_4593_p2;
wire   [16:0] or_ln321_387_fu_4607_p2;
wire   [16:0] or_ln321_388_fu_4621_p2;
wire   [16:0] or_ln321_389_fu_4635_p2;
wire   [16:0] or_ln321_390_fu_4649_p2;
wire   [16:0] or_ln321_391_fu_4663_p2;
wire   [16:0] or_ln321_392_fu_4677_p2;
wire   [16:0] or_ln321_393_fu_4691_p2;
wire   [16:0] or_ln321_394_fu_4705_p2;
wire   [16:0] or_ln321_395_fu_4719_p2;
wire   [16:0] or_ln321_396_fu_4733_p2;
wire   [16:0] or_ln321_397_fu_4747_p2;
wire   [16:0] or_ln321_398_fu_4761_p2;
wire   [16:0] or_ln321_399_fu_4775_p2;
wire   [16:0] or_ln321_400_fu_4789_p2;
wire   [16:0] or_ln321_401_fu_4803_p2;
wire   [16:0] or_ln321_402_fu_4817_p2;
wire   [16:0] or_ln321_403_fu_4831_p2;
wire   [16:0] or_ln321_404_fu_4845_p2;
wire   [16:0] or_ln321_405_fu_4859_p2;
wire   [16:0] or_ln321_406_fu_4873_p2;
wire   [16:0] or_ln321_407_fu_4887_p2;
wire   [16:0] or_ln321_408_fu_4901_p2;
wire   [16:0] or_ln321_409_fu_4915_p2;
wire   [16:0] or_ln321_410_fu_4929_p2;
wire   [16:0] or_ln321_411_fu_4943_p2;
wire   [16:0] or_ln321_412_fu_4957_p2;
wire   [16:0] or_ln321_413_fu_4971_p2;
wire   [16:0] or_ln321_414_fu_4985_p2;
wire   [16:0] or_ln321_415_fu_4999_p2;
wire   [16:0] or_ln321_416_fu_5013_p2;
wire   [16:0] or_ln321_417_fu_5027_p2;
wire   [16:0] or_ln321_418_fu_5041_p2;
wire   [16:0] or_ln321_419_fu_5055_p2;
wire   [16:0] or_ln321_420_fu_5069_p2;
wire   [16:0] or_ln321_421_fu_5083_p2;
wire   [16:0] or_ln321_422_fu_5097_p2;
wire   [16:0] or_ln321_423_fu_5111_p2;
wire   [16:0] or_ln321_424_fu_5125_p2;
wire   [16:0] or_ln321_425_fu_5139_p2;
wire   [16:0] or_ln321_426_fu_5153_p2;
wire   [16:0] or_ln321_427_fu_5167_p2;
wire   [16:0] or_ln321_428_fu_5181_p2;
wire   [16:0] or_ln321_429_fu_5195_p2;
wire   [16:0] or_ln321_430_fu_5209_p2;
wire   [16:0] or_ln321_431_fu_5223_p2;
wire   [16:0] or_ln321_432_fu_5237_p2;
wire   [16:0] or_ln321_433_fu_5251_p2;
wire   [16:0] or_ln321_434_fu_5265_p2;
wire   [16:0] or_ln321_435_fu_5279_p2;
wire   [16:0] or_ln321_436_fu_5293_p2;
wire   [16:0] or_ln321_437_fu_5307_p2;
wire   [16:0] or_ln321_438_fu_5321_p2;
wire   [16:0] or_ln321_439_fu_5335_p2;
wire   [16:0] or_ln321_440_fu_5349_p2;
wire   [16:0] or_ln321_441_fu_5363_p2;
wire   [16:0] or_ln321_442_fu_5377_p2;
wire   [16:0] or_ln321_443_fu_5391_p2;
wire   [16:0] or_ln321_444_fu_5405_p2;
wire   [16:0] or_ln321_445_fu_5419_p2;
wire   [16:0] or_ln321_446_fu_5433_p2;
wire   [16:0] or_ln321_447_fu_5447_p2;
wire   [16:0] or_ln321_448_fu_5461_p2;
wire   [16:0] or_ln321_449_fu_5475_p2;
wire   [16:0] or_ln321_450_fu_5489_p2;
wire   [16:0] or_ln321_451_fu_5503_p2;
wire   [16:0] or_ln321_452_fu_5517_p2;
wire   [16:0] or_ln321_453_fu_5531_p2;
wire   [16:0] or_ln321_454_fu_5545_p2;
wire   [16:0] or_ln321_455_fu_5559_p2;
wire   [16:0] or_ln321_456_fu_5573_p2;
wire   [16:0] or_ln321_457_fu_5587_p2;
wire   [16:0] or_ln321_458_fu_5601_p2;
wire   [16:0] or_ln321_459_fu_5615_p2;
wire   [16:0] or_ln321_460_fu_5629_p2;
wire   [16:0] or_ln321_461_fu_5643_p2;
wire   [16:0] or_ln321_462_fu_5657_p2;
wire   [16:0] or_ln321_463_fu_5671_p2;
wire   [16:0] or_ln321_464_fu_5685_p2;
wire   [16:0] or_ln321_465_fu_5699_p2;
wire   [16:0] or_ln321_466_fu_5713_p2;
wire   [16:0] or_ln321_467_fu_5727_p2;
wire   [16:0] or_ln321_468_fu_5741_p2;
wire   [16:0] or_ln321_469_fu_5755_p2;
wire   [16:0] or_ln321_470_fu_5769_p2;
wire   [16:0] or_ln321_471_fu_5783_p2;
wire   [16:0] or_ln321_472_fu_5797_p2;
wire   [16:0] or_ln321_473_fu_5811_p2;
wire   [16:0] or_ln321_474_fu_5825_p2;
wire   [16:0] or_ln321_475_fu_5839_p2;
wire   [16:0] or_ln321_476_fu_5853_p2;
wire   [16:0] or_ln321_477_fu_5867_p2;
wire   [16:0] or_ln321_478_fu_5881_p2;
wire   [16:0] or_ln321_479_fu_5895_p2;
wire   [16:0] or_ln321_480_fu_5909_p2;
wire   [16:0] or_ln321_481_fu_5923_p2;
wire   [16:0] or_ln321_482_fu_5937_p2;
wire   [16:0] or_ln321_483_fu_5951_p2;
wire   [16:0] or_ln321_484_fu_5965_p2;
wire   [16:0] or_ln321_485_fu_5979_p2;
wire   [16:0] or_ln321_486_fu_5993_p2;
wire   [16:0] or_ln321_487_fu_6007_p2;
wire   [16:0] or_ln321_488_fu_6021_p2;
wire   [16:0] or_ln321_489_fu_6035_p2;
wire   [16:0] or_ln321_490_fu_6049_p2;
wire   [16:0] or_ln321_491_fu_6063_p2;
wire   [16:0] or_ln321_492_fu_6077_p2;
wire   [16:0] or_ln321_493_fu_6091_p2;
wire   [16:0] or_ln321_494_fu_6105_p2;
wire   [16:0] or_ln321_495_fu_6119_p2;
wire   [16:0] or_ln321_496_fu_6133_p2;
wire   [16:0] or_ln321_497_fu_6147_p2;
wire   [16:0] or_ln321_498_fu_6161_p2;
wire   [16:0] or_ln321_499_fu_6175_p2;
wire   [16:0] or_ln321_500_fu_6189_p2;
wire   [16:0] or_ln321_501_fu_6203_p2;
wire   [16:0] or_ln321_502_fu_6217_p2;
wire   [16:0] or_ln321_503_fu_6231_p2;
wire   [16:0] or_ln321_504_fu_6245_p2;
wire   [16:0] or_ln321_505_fu_6259_p2;
wire   [16:0] or_ln321_506_fu_6273_p2;
wire   [16:0] or_ln321_507_fu_6287_p2;
wire   [16:0] or_ln321_508_fu_6301_p2;
wire   [15:0] tmp_768_fu_6333_p3;
wire    ap_CS_fsm_state133;
reg   [131:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 132'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state131) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state130)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state131))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state131);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state130)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln1796_fu_6315_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        t_V_5_reg_2702 <= i_V_2_fu_6320_p2;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        t_V_5_reg_2702 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln879_fu_2713_p2 == 1'd1) & (ap_start == 1'b1))) begin
        t_V_reg_2691 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        t_V_reg_2691 <= i_V_reg_6358;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_6358 <= i_V_fu_2725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln1796_reg_6621 <= icmp_ln1796_fu_6315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_2719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_s_reg_6363[16 : 8] <= tmp_s_fu_2731_p3[16 : 8];
    end
end

always @ (*) begin
    if ((icmp_ln1796_fu_6315_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state131 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state131 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state133) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state133)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        frame_buffer_V_address0 = zext_ln321_1_fu_6341_p1;
    end else if ((1'b1 == ap_CS_fsm_state129)) begin
        frame_buffer_V_address0 = tmp_766_fu_6292_p3;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        frame_buffer_V_address0 = tmp_764_fu_6264_p3;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        frame_buffer_V_address0 = tmp_762_fu_6236_p3;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        frame_buffer_V_address0 = tmp_760_fu_6208_p3;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        frame_buffer_V_address0 = tmp_758_fu_6180_p3;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        frame_buffer_V_address0 = tmp_756_fu_6152_p3;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        frame_buffer_V_address0 = tmp_754_fu_6124_p3;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        frame_buffer_V_address0 = tmp_752_fu_6096_p3;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        frame_buffer_V_address0 = tmp_750_fu_6068_p3;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        frame_buffer_V_address0 = tmp_748_fu_6040_p3;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        frame_buffer_V_address0 = tmp_746_fu_6012_p3;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        frame_buffer_V_address0 = tmp_744_fu_5984_p3;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        frame_buffer_V_address0 = tmp_742_fu_5956_p3;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        frame_buffer_V_address0 = tmp_740_fu_5928_p3;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        frame_buffer_V_address0 = tmp_738_fu_5900_p3;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        frame_buffer_V_address0 = tmp_736_fu_5872_p3;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        frame_buffer_V_address0 = tmp_734_fu_5844_p3;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        frame_buffer_V_address0 = tmp_732_fu_5816_p3;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        frame_buffer_V_address0 = tmp_730_fu_5788_p3;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        frame_buffer_V_address0 = tmp_728_fu_5760_p3;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        frame_buffer_V_address0 = tmp_726_fu_5732_p3;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        frame_buffer_V_address0 = tmp_724_fu_5704_p3;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        frame_buffer_V_address0 = tmp_722_fu_5676_p3;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        frame_buffer_V_address0 = tmp_720_fu_5648_p3;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        frame_buffer_V_address0 = tmp_718_fu_5620_p3;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        frame_buffer_V_address0 = tmp_716_fu_5592_p3;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        frame_buffer_V_address0 = tmp_714_fu_5564_p3;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        frame_buffer_V_address0 = tmp_712_fu_5536_p3;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        frame_buffer_V_address0 = tmp_710_fu_5508_p3;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        frame_buffer_V_address0 = tmp_708_fu_5480_p3;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        frame_buffer_V_address0 = tmp_706_fu_5452_p3;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        frame_buffer_V_address0 = tmp_704_fu_5424_p3;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        frame_buffer_V_address0 = tmp_702_fu_5396_p3;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        frame_buffer_V_address0 = tmp_700_fu_5368_p3;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        frame_buffer_V_address0 = tmp_698_fu_5340_p3;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        frame_buffer_V_address0 = tmp_696_fu_5312_p3;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        frame_buffer_V_address0 = tmp_694_fu_5284_p3;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        frame_buffer_V_address0 = tmp_692_fu_5256_p3;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        frame_buffer_V_address0 = tmp_690_fu_5228_p3;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        frame_buffer_V_address0 = tmp_688_fu_5200_p3;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        frame_buffer_V_address0 = tmp_686_fu_5172_p3;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        frame_buffer_V_address0 = tmp_684_fu_5144_p3;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        frame_buffer_V_address0 = tmp_682_fu_5116_p3;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        frame_buffer_V_address0 = tmp_680_fu_5088_p3;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        frame_buffer_V_address0 = tmp_678_fu_5060_p3;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        frame_buffer_V_address0 = tmp_676_fu_5032_p3;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        frame_buffer_V_address0 = tmp_674_fu_5004_p3;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        frame_buffer_V_address0 = tmp_672_fu_4976_p3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        frame_buffer_V_address0 = tmp_670_fu_4948_p3;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        frame_buffer_V_address0 = tmp_668_fu_4920_p3;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        frame_buffer_V_address0 = tmp_666_fu_4892_p3;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        frame_buffer_V_address0 = tmp_664_fu_4864_p3;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        frame_buffer_V_address0 = tmp_662_fu_4836_p3;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        frame_buffer_V_address0 = tmp_660_fu_4808_p3;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        frame_buffer_V_address0 = tmp_658_fu_4780_p3;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        frame_buffer_V_address0 = tmp_656_fu_4752_p3;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        frame_buffer_V_address0 = tmp_654_fu_4724_p3;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        frame_buffer_V_address0 = tmp_652_fu_4696_p3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        frame_buffer_V_address0 = tmp_650_fu_4668_p3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        frame_buffer_V_address0 = tmp_648_fu_4640_p3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        frame_buffer_V_address0 = tmp_646_fu_4612_p3;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        frame_buffer_V_address0 = tmp_644_fu_4584_p3;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        frame_buffer_V_address0 = tmp_642_fu_4556_p3;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        frame_buffer_V_address0 = tmp_640_fu_4528_p3;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        frame_buffer_V_address0 = tmp_638_fu_4500_p3;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_buffer_V_address0 = tmp_636_fu_4472_p3;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        frame_buffer_V_address0 = tmp_634_fu_4444_p3;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        frame_buffer_V_address0 = tmp_632_fu_4416_p3;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        frame_buffer_V_address0 = tmp_630_fu_4388_p3;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        frame_buffer_V_address0 = tmp_628_fu_4360_p3;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        frame_buffer_V_address0 = tmp_626_fu_4332_p3;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        frame_buffer_V_address0 = tmp_624_fu_4304_p3;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        frame_buffer_V_address0 = tmp_622_fu_4276_p3;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        frame_buffer_V_address0 = tmp_620_fu_4248_p3;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_buffer_V_address0 = tmp_618_fu_4220_p3;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        frame_buffer_V_address0 = tmp_616_fu_4192_p3;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        frame_buffer_V_address0 = tmp_614_fu_4164_p3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        frame_buffer_V_address0 = tmp_612_fu_4136_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        frame_buffer_V_address0 = tmp_610_fu_4108_p3;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        frame_buffer_V_address0 = tmp_608_fu_4080_p3;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        frame_buffer_V_address0 = tmp_606_fu_4052_p3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        frame_buffer_V_address0 = tmp_604_fu_4024_p3;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        frame_buffer_V_address0 = tmp_602_fu_3996_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        frame_buffer_V_address0 = tmp_600_fu_3968_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        frame_buffer_V_address0 = tmp_598_fu_3940_p3;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        frame_buffer_V_address0 = tmp_596_fu_3912_p3;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        frame_buffer_V_address0 = tmp_594_fu_3884_p3;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        frame_buffer_V_address0 = tmp_592_fu_3856_p3;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        frame_buffer_V_address0 = tmp_590_fu_3828_p3;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        frame_buffer_V_address0 = tmp_588_fu_3800_p3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        frame_buffer_V_address0 = tmp_586_fu_3772_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        frame_buffer_V_address0 = tmp_584_fu_3744_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frame_buffer_V_address0 = tmp_582_fu_3716_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        frame_buffer_V_address0 = tmp_580_fu_3688_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        frame_buffer_V_address0 = tmp_578_fu_3660_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        frame_buffer_V_address0 = tmp_576_fu_3632_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        frame_buffer_V_address0 = tmp_574_fu_3604_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        frame_buffer_V_address0 = tmp_572_fu_3576_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        frame_buffer_V_address0 = tmp_570_fu_3548_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        frame_buffer_V_address0 = tmp_568_fu_3520_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        frame_buffer_V_address0 = tmp_566_fu_3492_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        frame_buffer_V_address0 = tmp_564_fu_3464_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frame_buffer_V_address0 = tmp_562_fu_3436_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        frame_buffer_V_address0 = tmp_560_fu_3408_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        frame_buffer_V_address0 = tmp_558_fu_3380_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        frame_buffer_V_address0 = tmp_556_fu_3352_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        frame_buffer_V_address0 = tmp_554_fu_3324_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        frame_buffer_V_address0 = tmp_552_fu_3296_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        frame_buffer_V_address0 = tmp_550_fu_3268_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        frame_buffer_V_address0 = tmp_548_fu_3240_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        frame_buffer_V_address0 = tmp_546_fu_3212_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        frame_buffer_V_address0 = tmp_544_fu_3184_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        frame_buffer_V_address0 = tmp_542_fu_3156_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        frame_buffer_V_address0 = tmp_540_fu_3128_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        frame_buffer_V_address0 = tmp_538_fu_3100_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        frame_buffer_V_address0 = tmp_536_fu_3072_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        frame_buffer_V_address0 = tmp_534_fu_3044_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        frame_buffer_V_address0 = tmp_532_fu_3016_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        frame_buffer_V_address0 = tmp_530_fu_2988_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        frame_buffer_V_address0 = tmp_528_fu_2960_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        frame_buffer_V_address0 = tmp_526_fu_2932_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        frame_buffer_V_address0 = tmp_524_fu_2904_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        frame_buffer_V_address0 = tmp_522_fu_2876_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        frame_buffer_V_address0 = tmp_520_fu_2848_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_buffer_V_address0 = tmp_518_fu_2820_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        frame_buffer_V_address0 = tmp_516_fu_2792_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_buffer_V_address0 = tmp_514_fu_2764_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        frame_buffer_V_address0 = zext_ln321_fu_2739_p1;
    end else begin
        frame_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        frame_buffer_V_address1 = tmp_767_fu_6306_p3;
    end else if ((1'b1 == ap_CS_fsm_state128)) begin
        frame_buffer_V_address1 = tmp_765_fu_6278_p3;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        frame_buffer_V_address1 = tmp_763_fu_6250_p3;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        frame_buffer_V_address1 = tmp_761_fu_6222_p3;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        frame_buffer_V_address1 = tmp_759_fu_6194_p3;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        frame_buffer_V_address1 = tmp_757_fu_6166_p3;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        frame_buffer_V_address1 = tmp_755_fu_6138_p3;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        frame_buffer_V_address1 = tmp_753_fu_6110_p3;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        frame_buffer_V_address1 = tmp_751_fu_6082_p3;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        frame_buffer_V_address1 = tmp_749_fu_6054_p3;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        frame_buffer_V_address1 = tmp_747_fu_6026_p3;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        frame_buffer_V_address1 = tmp_745_fu_5998_p3;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        frame_buffer_V_address1 = tmp_743_fu_5970_p3;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        frame_buffer_V_address1 = tmp_741_fu_5942_p3;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        frame_buffer_V_address1 = tmp_739_fu_5914_p3;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        frame_buffer_V_address1 = tmp_737_fu_5886_p3;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        frame_buffer_V_address1 = tmp_735_fu_5858_p3;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        frame_buffer_V_address1 = tmp_733_fu_5830_p3;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        frame_buffer_V_address1 = tmp_731_fu_5802_p3;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        frame_buffer_V_address1 = tmp_729_fu_5774_p3;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        frame_buffer_V_address1 = tmp_727_fu_5746_p3;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        frame_buffer_V_address1 = tmp_725_fu_5718_p3;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        frame_buffer_V_address1 = tmp_723_fu_5690_p3;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        frame_buffer_V_address1 = tmp_721_fu_5662_p3;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        frame_buffer_V_address1 = tmp_719_fu_5634_p3;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        frame_buffer_V_address1 = tmp_717_fu_5606_p3;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        frame_buffer_V_address1 = tmp_715_fu_5578_p3;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        frame_buffer_V_address1 = tmp_713_fu_5550_p3;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        frame_buffer_V_address1 = tmp_711_fu_5522_p3;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        frame_buffer_V_address1 = tmp_709_fu_5494_p3;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        frame_buffer_V_address1 = tmp_707_fu_5466_p3;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        frame_buffer_V_address1 = tmp_705_fu_5438_p3;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        frame_buffer_V_address1 = tmp_703_fu_5410_p3;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        frame_buffer_V_address1 = tmp_701_fu_5382_p3;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        frame_buffer_V_address1 = tmp_699_fu_5354_p3;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        frame_buffer_V_address1 = tmp_697_fu_5326_p3;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        frame_buffer_V_address1 = tmp_695_fu_5298_p3;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        frame_buffer_V_address1 = tmp_693_fu_5270_p3;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        frame_buffer_V_address1 = tmp_691_fu_5242_p3;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        frame_buffer_V_address1 = tmp_689_fu_5214_p3;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        frame_buffer_V_address1 = tmp_687_fu_5186_p3;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        frame_buffer_V_address1 = tmp_685_fu_5158_p3;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        frame_buffer_V_address1 = tmp_683_fu_5130_p3;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        frame_buffer_V_address1 = tmp_681_fu_5102_p3;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        frame_buffer_V_address1 = tmp_679_fu_5074_p3;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        frame_buffer_V_address1 = tmp_677_fu_5046_p3;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        frame_buffer_V_address1 = tmp_675_fu_5018_p3;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        frame_buffer_V_address1 = tmp_673_fu_4990_p3;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        frame_buffer_V_address1 = tmp_671_fu_4962_p3;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        frame_buffer_V_address1 = tmp_669_fu_4934_p3;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        frame_buffer_V_address1 = tmp_667_fu_4906_p3;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        frame_buffer_V_address1 = tmp_665_fu_4878_p3;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        frame_buffer_V_address1 = tmp_663_fu_4850_p3;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        frame_buffer_V_address1 = tmp_661_fu_4822_p3;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        frame_buffer_V_address1 = tmp_659_fu_4794_p3;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        frame_buffer_V_address1 = tmp_657_fu_4766_p3;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        frame_buffer_V_address1 = tmp_655_fu_4738_p3;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        frame_buffer_V_address1 = tmp_653_fu_4710_p3;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        frame_buffer_V_address1 = tmp_651_fu_4682_p3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        frame_buffer_V_address1 = tmp_649_fu_4654_p3;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        frame_buffer_V_address1 = tmp_647_fu_4626_p3;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        frame_buffer_V_address1 = tmp_645_fu_4598_p3;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        frame_buffer_V_address1 = tmp_643_fu_4570_p3;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        frame_buffer_V_address1 = tmp_641_fu_4542_p3;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        frame_buffer_V_address1 = tmp_639_fu_4514_p3;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_buffer_V_address1 = tmp_637_fu_4486_p3;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        frame_buffer_V_address1 = tmp_635_fu_4458_p3;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        frame_buffer_V_address1 = tmp_633_fu_4430_p3;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        frame_buffer_V_address1 = tmp_631_fu_4402_p3;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        frame_buffer_V_address1 = tmp_629_fu_4374_p3;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        frame_buffer_V_address1 = tmp_627_fu_4346_p3;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        frame_buffer_V_address1 = tmp_625_fu_4318_p3;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        frame_buffer_V_address1 = tmp_623_fu_4290_p3;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        frame_buffer_V_address1 = tmp_621_fu_4262_p3;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_buffer_V_address1 = tmp_619_fu_4234_p3;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        frame_buffer_V_address1 = tmp_617_fu_4206_p3;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        frame_buffer_V_address1 = tmp_615_fu_4178_p3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        frame_buffer_V_address1 = tmp_613_fu_4150_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        frame_buffer_V_address1 = tmp_611_fu_4122_p3;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        frame_buffer_V_address1 = tmp_609_fu_4094_p3;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        frame_buffer_V_address1 = tmp_607_fu_4066_p3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        frame_buffer_V_address1 = tmp_605_fu_4038_p3;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        frame_buffer_V_address1 = tmp_603_fu_4010_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        frame_buffer_V_address1 = tmp_601_fu_3982_p3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        frame_buffer_V_address1 = tmp_599_fu_3954_p3;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        frame_buffer_V_address1 = tmp_597_fu_3926_p3;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        frame_buffer_V_address1 = tmp_595_fu_3898_p3;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        frame_buffer_V_address1 = tmp_593_fu_3870_p3;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        frame_buffer_V_address1 = tmp_591_fu_3842_p3;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        frame_buffer_V_address1 = tmp_589_fu_3814_p3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        frame_buffer_V_address1 = tmp_587_fu_3786_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        frame_buffer_V_address1 = tmp_585_fu_3758_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        frame_buffer_V_address1 = tmp_583_fu_3730_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        frame_buffer_V_address1 = tmp_581_fu_3702_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        frame_buffer_V_address1 = tmp_579_fu_3674_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        frame_buffer_V_address1 = tmp_577_fu_3646_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        frame_buffer_V_address1 = tmp_575_fu_3618_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        frame_buffer_V_address1 = tmp_573_fu_3590_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        frame_buffer_V_address1 = tmp_571_fu_3562_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        frame_buffer_V_address1 = tmp_569_fu_3534_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        frame_buffer_V_address1 = tmp_567_fu_3506_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        frame_buffer_V_address1 = tmp_565_fu_3478_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        frame_buffer_V_address1 = tmp_563_fu_3450_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        frame_buffer_V_address1 = tmp_561_fu_3422_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        frame_buffer_V_address1 = tmp_559_fu_3394_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        frame_buffer_V_address1 = tmp_557_fu_3366_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        frame_buffer_V_address1 = tmp_555_fu_3338_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        frame_buffer_V_address1 = tmp_553_fu_3310_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        frame_buffer_V_address1 = tmp_551_fu_3282_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        frame_buffer_V_address1 = tmp_549_fu_3254_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        frame_buffer_V_address1 = tmp_547_fu_3226_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        frame_buffer_V_address1 = tmp_545_fu_3198_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        frame_buffer_V_address1 = tmp_543_fu_3170_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        frame_buffer_V_address1 = tmp_541_fu_3142_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        frame_buffer_V_address1 = tmp_539_fu_3114_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        frame_buffer_V_address1 = tmp_537_fu_3086_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        frame_buffer_V_address1 = tmp_535_fu_3058_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        frame_buffer_V_address1 = tmp_533_fu_3030_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        frame_buffer_V_address1 = tmp_531_fu_3002_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        frame_buffer_V_address1 = tmp_529_fu_2974_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        frame_buffer_V_address1 = tmp_527_fu_2946_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        frame_buffer_V_address1 = tmp_525_fu_2918_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        frame_buffer_V_address1 = tmp_523_fu_2890_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        frame_buffer_V_address1 = tmp_521_fu_2862_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_buffer_V_address1 = tmp_519_fu_2834_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        frame_buffer_V_address1 = tmp_517_fu_2806_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_buffer_V_address1 = tmp_515_fu_2778_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        frame_buffer_V_address1 = tmp_513_fu_2750_p3;
    end else begin
        frame_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        frame_buffer_V_ce0 = 1'b1;
    end else begin
        frame_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        frame_buffer_V_ce1 = 1'b1;
    end else begin
        frame_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        frame_buffer_V_d0 = pixels_color_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        frame_buffer_V_d0 = 8'd0;
    end else begin
        frame_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln1796_reg_6621 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln887_fu_2719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        frame_buffer_V_we0 = 1'b1;
    end else begin
        frame_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | ((icmp_ln887_fu_2719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        frame_buffer_V_we1 = 1'b1;
    end else begin
        frame_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pixels_color_V_ce0 = 1'b1;
    end else begin
        pixels_color_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pixels_x_V_ce0 = 1'b1;
    end else begin
        pixels_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pixels_y_V_ce0 = 1'b1;
    end else begin
        pixels_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln879_fu_2713_p2 == 1'd1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln879_fu_2713_p2 == 1'd0) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln887_fu_2719_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln1796_fu_6315_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln1796_fu_6315_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state131_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign frame_buffer_V_d1 = 8'd0;

assign i_V_2_fu_6320_p2 = (t_V_5_reg_2702 + 16'd1);

assign i_V_fu_2725_p2 = (t_V_reg_2691 + 9'd1);

assign icmp_ln1796_fu_6315_p2 = ((t_V_5_reg_2702 == size_pixels_V) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2713_p2 = ((counter_V == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2719_p2 = ((t_V_reg_2691 == 9'd256) ? 1'b1 : 1'b0);

assign or_ln321_255_fu_2759_p2 = (tmp_s_reg_6363 | 17'd2);

assign or_ln321_256_fu_2773_p2 = (tmp_s_reg_6363 | 17'd3);

assign or_ln321_257_fu_2787_p2 = (tmp_s_reg_6363 | 17'd4);

assign or_ln321_258_fu_2801_p2 = (tmp_s_reg_6363 | 17'd5);

assign or_ln321_259_fu_2815_p2 = (tmp_s_reg_6363 | 17'd6);

assign or_ln321_260_fu_2829_p2 = (tmp_s_reg_6363 | 17'd7);

assign or_ln321_261_fu_2843_p2 = (tmp_s_reg_6363 | 17'd8);

assign or_ln321_262_fu_2857_p2 = (tmp_s_reg_6363 | 17'd9);

assign or_ln321_263_fu_2871_p2 = (tmp_s_reg_6363 | 17'd10);

assign or_ln321_264_fu_2885_p2 = (tmp_s_reg_6363 | 17'd11);

assign or_ln321_265_fu_2899_p2 = (tmp_s_reg_6363 | 17'd12);

assign or_ln321_266_fu_2913_p2 = (tmp_s_reg_6363 | 17'd13);

assign or_ln321_267_fu_2927_p2 = (tmp_s_reg_6363 | 17'd14);

assign or_ln321_268_fu_2941_p2 = (tmp_s_reg_6363 | 17'd15);

assign or_ln321_269_fu_2955_p2 = (tmp_s_reg_6363 | 17'd16);

assign or_ln321_270_fu_2969_p2 = (tmp_s_reg_6363 | 17'd17);

assign or_ln321_271_fu_2983_p2 = (tmp_s_reg_6363 | 17'd18);

assign or_ln321_272_fu_2997_p2 = (tmp_s_reg_6363 | 17'd19);

assign or_ln321_273_fu_3011_p2 = (tmp_s_reg_6363 | 17'd20);

assign or_ln321_274_fu_3025_p2 = (tmp_s_reg_6363 | 17'd21);

assign or_ln321_275_fu_3039_p2 = (tmp_s_reg_6363 | 17'd22);

assign or_ln321_276_fu_3053_p2 = (tmp_s_reg_6363 | 17'd23);

assign or_ln321_277_fu_3067_p2 = (tmp_s_reg_6363 | 17'd24);

assign or_ln321_278_fu_3081_p2 = (tmp_s_reg_6363 | 17'd25);

assign or_ln321_279_fu_3095_p2 = (tmp_s_reg_6363 | 17'd26);

assign or_ln321_280_fu_3109_p2 = (tmp_s_reg_6363 | 17'd27);

assign or_ln321_281_fu_3123_p2 = (tmp_s_reg_6363 | 17'd28);

assign or_ln321_282_fu_3137_p2 = (tmp_s_reg_6363 | 17'd29);

assign or_ln321_283_fu_3151_p2 = (tmp_s_reg_6363 | 17'd30);

assign or_ln321_284_fu_3165_p2 = (tmp_s_reg_6363 | 17'd31);

assign or_ln321_285_fu_3179_p2 = (tmp_s_reg_6363 | 17'd32);

assign or_ln321_286_fu_3193_p2 = (tmp_s_reg_6363 | 17'd33);

assign or_ln321_287_fu_3207_p2 = (tmp_s_reg_6363 | 17'd34);

assign or_ln321_288_fu_3221_p2 = (tmp_s_reg_6363 | 17'd35);

assign or_ln321_289_fu_3235_p2 = (tmp_s_reg_6363 | 17'd36);

assign or_ln321_290_fu_3249_p2 = (tmp_s_reg_6363 | 17'd37);

assign or_ln321_291_fu_3263_p2 = (tmp_s_reg_6363 | 17'd38);

assign or_ln321_292_fu_3277_p2 = (tmp_s_reg_6363 | 17'd39);

assign or_ln321_293_fu_3291_p2 = (tmp_s_reg_6363 | 17'd40);

assign or_ln321_294_fu_3305_p2 = (tmp_s_reg_6363 | 17'd41);

assign or_ln321_295_fu_3319_p2 = (tmp_s_reg_6363 | 17'd42);

assign or_ln321_296_fu_3333_p2 = (tmp_s_reg_6363 | 17'd43);

assign or_ln321_297_fu_3347_p2 = (tmp_s_reg_6363 | 17'd44);

assign or_ln321_298_fu_3361_p2 = (tmp_s_reg_6363 | 17'd45);

assign or_ln321_299_fu_3375_p2 = (tmp_s_reg_6363 | 17'd46);

assign or_ln321_300_fu_3389_p2 = (tmp_s_reg_6363 | 17'd47);

assign or_ln321_301_fu_3403_p2 = (tmp_s_reg_6363 | 17'd48);

assign or_ln321_302_fu_3417_p2 = (tmp_s_reg_6363 | 17'd49);

assign or_ln321_303_fu_3431_p2 = (tmp_s_reg_6363 | 17'd50);

assign or_ln321_304_fu_3445_p2 = (tmp_s_reg_6363 | 17'd51);

assign or_ln321_305_fu_3459_p2 = (tmp_s_reg_6363 | 17'd52);

assign or_ln321_306_fu_3473_p2 = (tmp_s_reg_6363 | 17'd53);

assign or_ln321_307_fu_3487_p2 = (tmp_s_reg_6363 | 17'd54);

assign or_ln321_308_fu_3501_p2 = (tmp_s_reg_6363 | 17'd55);

assign or_ln321_309_fu_3515_p2 = (tmp_s_reg_6363 | 17'd56);

assign or_ln321_310_fu_3529_p2 = (tmp_s_reg_6363 | 17'd57);

assign or_ln321_311_fu_3543_p2 = (tmp_s_reg_6363 | 17'd58);

assign or_ln321_312_fu_3557_p2 = (tmp_s_reg_6363 | 17'd59);

assign or_ln321_313_fu_3571_p2 = (tmp_s_reg_6363 | 17'd60);

assign or_ln321_314_fu_3585_p2 = (tmp_s_reg_6363 | 17'd61);

assign or_ln321_315_fu_3599_p2 = (tmp_s_reg_6363 | 17'd62);

assign or_ln321_316_fu_3613_p2 = (tmp_s_reg_6363 | 17'd63);

assign or_ln321_317_fu_3627_p2 = (tmp_s_reg_6363 | 17'd64);

assign or_ln321_318_fu_3641_p2 = (tmp_s_reg_6363 | 17'd65);

assign or_ln321_319_fu_3655_p2 = (tmp_s_reg_6363 | 17'd66);

assign or_ln321_320_fu_3669_p2 = (tmp_s_reg_6363 | 17'd67);

assign or_ln321_321_fu_3683_p2 = (tmp_s_reg_6363 | 17'd68);

assign or_ln321_322_fu_3697_p2 = (tmp_s_reg_6363 | 17'd69);

assign or_ln321_323_fu_3711_p2 = (tmp_s_reg_6363 | 17'd70);

assign or_ln321_324_fu_3725_p2 = (tmp_s_reg_6363 | 17'd71);

assign or_ln321_325_fu_3739_p2 = (tmp_s_reg_6363 | 17'd72);

assign or_ln321_326_fu_3753_p2 = (tmp_s_reg_6363 | 17'd73);

assign or_ln321_327_fu_3767_p2 = (tmp_s_reg_6363 | 17'd74);

assign or_ln321_328_fu_3781_p2 = (tmp_s_reg_6363 | 17'd75);

assign or_ln321_329_fu_3795_p2 = (tmp_s_reg_6363 | 17'd76);

assign or_ln321_330_fu_3809_p2 = (tmp_s_reg_6363 | 17'd77);

assign or_ln321_331_fu_3823_p2 = (tmp_s_reg_6363 | 17'd78);

assign or_ln321_332_fu_3837_p2 = (tmp_s_reg_6363 | 17'd79);

assign or_ln321_333_fu_3851_p2 = (tmp_s_reg_6363 | 17'd80);

assign or_ln321_334_fu_3865_p2 = (tmp_s_reg_6363 | 17'd81);

assign or_ln321_335_fu_3879_p2 = (tmp_s_reg_6363 | 17'd82);

assign or_ln321_336_fu_3893_p2 = (tmp_s_reg_6363 | 17'd83);

assign or_ln321_337_fu_3907_p2 = (tmp_s_reg_6363 | 17'd84);

assign or_ln321_338_fu_3921_p2 = (tmp_s_reg_6363 | 17'd85);

assign or_ln321_339_fu_3935_p2 = (tmp_s_reg_6363 | 17'd86);

assign or_ln321_340_fu_3949_p2 = (tmp_s_reg_6363 | 17'd87);

assign or_ln321_341_fu_3963_p2 = (tmp_s_reg_6363 | 17'd88);

assign or_ln321_342_fu_3977_p2 = (tmp_s_reg_6363 | 17'd89);

assign or_ln321_343_fu_3991_p2 = (tmp_s_reg_6363 | 17'd90);

assign or_ln321_344_fu_4005_p2 = (tmp_s_reg_6363 | 17'd91);

assign or_ln321_345_fu_4019_p2 = (tmp_s_reg_6363 | 17'd92);

assign or_ln321_346_fu_4033_p2 = (tmp_s_reg_6363 | 17'd93);

assign or_ln321_347_fu_4047_p2 = (tmp_s_reg_6363 | 17'd94);

assign or_ln321_348_fu_4061_p2 = (tmp_s_reg_6363 | 17'd95);

assign or_ln321_349_fu_4075_p2 = (tmp_s_reg_6363 | 17'd96);

assign or_ln321_350_fu_4089_p2 = (tmp_s_reg_6363 | 17'd97);

assign or_ln321_351_fu_4103_p2 = (tmp_s_reg_6363 | 17'd98);

assign or_ln321_352_fu_4117_p2 = (tmp_s_reg_6363 | 17'd99);

assign or_ln321_353_fu_4131_p2 = (tmp_s_reg_6363 | 17'd100);

assign or_ln321_354_fu_4145_p2 = (tmp_s_reg_6363 | 17'd101);

assign or_ln321_355_fu_4159_p2 = (tmp_s_reg_6363 | 17'd102);

assign or_ln321_356_fu_4173_p2 = (tmp_s_reg_6363 | 17'd103);

assign or_ln321_357_fu_4187_p2 = (tmp_s_reg_6363 | 17'd104);

assign or_ln321_358_fu_4201_p2 = (tmp_s_reg_6363 | 17'd105);

assign or_ln321_359_fu_4215_p2 = (tmp_s_reg_6363 | 17'd106);

assign or_ln321_360_fu_4229_p2 = (tmp_s_reg_6363 | 17'd107);

assign or_ln321_361_fu_4243_p2 = (tmp_s_reg_6363 | 17'd108);

assign or_ln321_362_fu_4257_p2 = (tmp_s_reg_6363 | 17'd109);

assign or_ln321_363_fu_4271_p2 = (tmp_s_reg_6363 | 17'd110);

assign or_ln321_364_fu_4285_p2 = (tmp_s_reg_6363 | 17'd111);

assign or_ln321_365_fu_4299_p2 = (tmp_s_reg_6363 | 17'd112);

assign or_ln321_366_fu_4313_p2 = (tmp_s_reg_6363 | 17'd113);

assign or_ln321_367_fu_4327_p2 = (tmp_s_reg_6363 | 17'd114);

assign or_ln321_368_fu_4341_p2 = (tmp_s_reg_6363 | 17'd115);

assign or_ln321_369_fu_4355_p2 = (tmp_s_reg_6363 | 17'd116);

assign or_ln321_370_fu_4369_p2 = (tmp_s_reg_6363 | 17'd117);

assign or_ln321_371_fu_4383_p2 = (tmp_s_reg_6363 | 17'd118);

assign or_ln321_372_fu_4397_p2 = (tmp_s_reg_6363 | 17'd119);

assign or_ln321_373_fu_4411_p2 = (tmp_s_reg_6363 | 17'd120);

assign or_ln321_374_fu_4425_p2 = (tmp_s_reg_6363 | 17'd121);

assign or_ln321_375_fu_4439_p2 = (tmp_s_reg_6363 | 17'd122);

assign or_ln321_376_fu_4453_p2 = (tmp_s_reg_6363 | 17'd123);

assign or_ln321_377_fu_4467_p2 = (tmp_s_reg_6363 | 17'd124);

assign or_ln321_378_fu_4481_p2 = (tmp_s_reg_6363 | 17'd125);

assign or_ln321_379_fu_4495_p2 = (tmp_s_reg_6363 | 17'd126);

assign or_ln321_380_fu_4509_p2 = (tmp_s_reg_6363 | 17'd127);

assign or_ln321_381_fu_4523_p2 = (tmp_s_reg_6363 | 17'd128);

assign or_ln321_382_fu_4537_p2 = (tmp_s_reg_6363 | 17'd129);

assign or_ln321_383_fu_4551_p2 = (tmp_s_reg_6363 | 17'd130);

assign or_ln321_384_fu_4565_p2 = (tmp_s_reg_6363 | 17'd131);

assign or_ln321_385_fu_4579_p2 = (tmp_s_reg_6363 | 17'd132);

assign or_ln321_386_fu_4593_p2 = (tmp_s_reg_6363 | 17'd133);

assign or_ln321_387_fu_4607_p2 = (tmp_s_reg_6363 | 17'd134);

assign or_ln321_388_fu_4621_p2 = (tmp_s_reg_6363 | 17'd135);

assign or_ln321_389_fu_4635_p2 = (tmp_s_reg_6363 | 17'd136);

assign or_ln321_390_fu_4649_p2 = (tmp_s_reg_6363 | 17'd137);

assign or_ln321_391_fu_4663_p2 = (tmp_s_reg_6363 | 17'd138);

assign or_ln321_392_fu_4677_p2 = (tmp_s_reg_6363 | 17'd139);

assign or_ln321_393_fu_4691_p2 = (tmp_s_reg_6363 | 17'd140);

assign or_ln321_394_fu_4705_p2 = (tmp_s_reg_6363 | 17'd141);

assign or_ln321_395_fu_4719_p2 = (tmp_s_reg_6363 | 17'd142);

assign or_ln321_396_fu_4733_p2 = (tmp_s_reg_6363 | 17'd143);

assign or_ln321_397_fu_4747_p2 = (tmp_s_reg_6363 | 17'd144);

assign or_ln321_398_fu_4761_p2 = (tmp_s_reg_6363 | 17'd145);

assign or_ln321_399_fu_4775_p2 = (tmp_s_reg_6363 | 17'd146);

assign or_ln321_400_fu_4789_p2 = (tmp_s_reg_6363 | 17'd147);

assign or_ln321_401_fu_4803_p2 = (tmp_s_reg_6363 | 17'd148);

assign or_ln321_402_fu_4817_p2 = (tmp_s_reg_6363 | 17'd149);

assign or_ln321_403_fu_4831_p2 = (tmp_s_reg_6363 | 17'd150);

assign or_ln321_404_fu_4845_p2 = (tmp_s_reg_6363 | 17'd151);

assign or_ln321_405_fu_4859_p2 = (tmp_s_reg_6363 | 17'd152);

assign or_ln321_406_fu_4873_p2 = (tmp_s_reg_6363 | 17'd153);

assign or_ln321_407_fu_4887_p2 = (tmp_s_reg_6363 | 17'd154);

assign or_ln321_408_fu_4901_p2 = (tmp_s_reg_6363 | 17'd155);

assign or_ln321_409_fu_4915_p2 = (tmp_s_reg_6363 | 17'd156);

assign or_ln321_410_fu_4929_p2 = (tmp_s_reg_6363 | 17'd157);

assign or_ln321_411_fu_4943_p2 = (tmp_s_reg_6363 | 17'd158);

assign or_ln321_412_fu_4957_p2 = (tmp_s_reg_6363 | 17'd159);

assign or_ln321_413_fu_4971_p2 = (tmp_s_reg_6363 | 17'd160);

assign or_ln321_414_fu_4985_p2 = (tmp_s_reg_6363 | 17'd161);

assign or_ln321_415_fu_4999_p2 = (tmp_s_reg_6363 | 17'd162);

assign or_ln321_416_fu_5013_p2 = (tmp_s_reg_6363 | 17'd163);

assign or_ln321_417_fu_5027_p2 = (tmp_s_reg_6363 | 17'd164);

assign or_ln321_418_fu_5041_p2 = (tmp_s_reg_6363 | 17'd165);

assign or_ln321_419_fu_5055_p2 = (tmp_s_reg_6363 | 17'd166);

assign or_ln321_420_fu_5069_p2 = (tmp_s_reg_6363 | 17'd167);

assign or_ln321_421_fu_5083_p2 = (tmp_s_reg_6363 | 17'd168);

assign or_ln321_422_fu_5097_p2 = (tmp_s_reg_6363 | 17'd169);

assign or_ln321_423_fu_5111_p2 = (tmp_s_reg_6363 | 17'd170);

assign or_ln321_424_fu_5125_p2 = (tmp_s_reg_6363 | 17'd171);

assign or_ln321_425_fu_5139_p2 = (tmp_s_reg_6363 | 17'd172);

assign or_ln321_426_fu_5153_p2 = (tmp_s_reg_6363 | 17'd173);

assign or_ln321_427_fu_5167_p2 = (tmp_s_reg_6363 | 17'd174);

assign or_ln321_428_fu_5181_p2 = (tmp_s_reg_6363 | 17'd175);

assign or_ln321_429_fu_5195_p2 = (tmp_s_reg_6363 | 17'd176);

assign or_ln321_430_fu_5209_p2 = (tmp_s_reg_6363 | 17'd177);

assign or_ln321_431_fu_5223_p2 = (tmp_s_reg_6363 | 17'd178);

assign or_ln321_432_fu_5237_p2 = (tmp_s_reg_6363 | 17'd179);

assign or_ln321_433_fu_5251_p2 = (tmp_s_reg_6363 | 17'd180);

assign or_ln321_434_fu_5265_p2 = (tmp_s_reg_6363 | 17'd181);

assign or_ln321_435_fu_5279_p2 = (tmp_s_reg_6363 | 17'd182);

assign or_ln321_436_fu_5293_p2 = (tmp_s_reg_6363 | 17'd183);

assign or_ln321_437_fu_5307_p2 = (tmp_s_reg_6363 | 17'd184);

assign or_ln321_438_fu_5321_p2 = (tmp_s_reg_6363 | 17'd185);

assign or_ln321_439_fu_5335_p2 = (tmp_s_reg_6363 | 17'd186);

assign or_ln321_440_fu_5349_p2 = (tmp_s_reg_6363 | 17'd187);

assign or_ln321_441_fu_5363_p2 = (tmp_s_reg_6363 | 17'd188);

assign or_ln321_442_fu_5377_p2 = (tmp_s_reg_6363 | 17'd189);

assign or_ln321_443_fu_5391_p2 = (tmp_s_reg_6363 | 17'd190);

assign or_ln321_444_fu_5405_p2 = (tmp_s_reg_6363 | 17'd191);

assign or_ln321_445_fu_5419_p2 = (tmp_s_reg_6363 | 17'd192);

assign or_ln321_446_fu_5433_p2 = (tmp_s_reg_6363 | 17'd193);

assign or_ln321_447_fu_5447_p2 = (tmp_s_reg_6363 | 17'd194);

assign or_ln321_448_fu_5461_p2 = (tmp_s_reg_6363 | 17'd195);

assign or_ln321_449_fu_5475_p2 = (tmp_s_reg_6363 | 17'd196);

assign or_ln321_450_fu_5489_p2 = (tmp_s_reg_6363 | 17'd197);

assign or_ln321_451_fu_5503_p2 = (tmp_s_reg_6363 | 17'd198);

assign or_ln321_452_fu_5517_p2 = (tmp_s_reg_6363 | 17'd199);

assign or_ln321_453_fu_5531_p2 = (tmp_s_reg_6363 | 17'd200);

assign or_ln321_454_fu_5545_p2 = (tmp_s_reg_6363 | 17'd201);

assign or_ln321_455_fu_5559_p2 = (tmp_s_reg_6363 | 17'd202);

assign or_ln321_456_fu_5573_p2 = (tmp_s_reg_6363 | 17'd203);

assign or_ln321_457_fu_5587_p2 = (tmp_s_reg_6363 | 17'd204);

assign or_ln321_458_fu_5601_p2 = (tmp_s_reg_6363 | 17'd205);

assign or_ln321_459_fu_5615_p2 = (tmp_s_reg_6363 | 17'd206);

assign or_ln321_460_fu_5629_p2 = (tmp_s_reg_6363 | 17'd207);

assign or_ln321_461_fu_5643_p2 = (tmp_s_reg_6363 | 17'd208);

assign or_ln321_462_fu_5657_p2 = (tmp_s_reg_6363 | 17'd209);

assign or_ln321_463_fu_5671_p2 = (tmp_s_reg_6363 | 17'd210);

assign or_ln321_464_fu_5685_p2 = (tmp_s_reg_6363 | 17'd211);

assign or_ln321_465_fu_5699_p2 = (tmp_s_reg_6363 | 17'd212);

assign or_ln321_466_fu_5713_p2 = (tmp_s_reg_6363 | 17'd213);

assign or_ln321_467_fu_5727_p2 = (tmp_s_reg_6363 | 17'd214);

assign or_ln321_468_fu_5741_p2 = (tmp_s_reg_6363 | 17'd215);

assign or_ln321_469_fu_5755_p2 = (tmp_s_reg_6363 | 17'd216);

assign or_ln321_470_fu_5769_p2 = (tmp_s_reg_6363 | 17'd217);

assign or_ln321_471_fu_5783_p2 = (tmp_s_reg_6363 | 17'd218);

assign or_ln321_472_fu_5797_p2 = (tmp_s_reg_6363 | 17'd219);

assign or_ln321_473_fu_5811_p2 = (tmp_s_reg_6363 | 17'd220);

assign or_ln321_474_fu_5825_p2 = (tmp_s_reg_6363 | 17'd221);

assign or_ln321_475_fu_5839_p2 = (tmp_s_reg_6363 | 17'd222);

assign or_ln321_476_fu_5853_p2 = (tmp_s_reg_6363 | 17'd223);

assign or_ln321_477_fu_5867_p2 = (tmp_s_reg_6363 | 17'd224);

assign or_ln321_478_fu_5881_p2 = (tmp_s_reg_6363 | 17'd225);

assign or_ln321_479_fu_5895_p2 = (tmp_s_reg_6363 | 17'd226);

assign or_ln321_480_fu_5909_p2 = (tmp_s_reg_6363 | 17'd227);

assign or_ln321_481_fu_5923_p2 = (tmp_s_reg_6363 | 17'd228);

assign or_ln321_482_fu_5937_p2 = (tmp_s_reg_6363 | 17'd229);

assign or_ln321_483_fu_5951_p2 = (tmp_s_reg_6363 | 17'd230);

assign or_ln321_484_fu_5965_p2 = (tmp_s_reg_6363 | 17'd231);

assign or_ln321_485_fu_5979_p2 = (tmp_s_reg_6363 | 17'd232);

assign or_ln321_486_fu_5993_p2 = (tmp_s_reg_6363 | 17'd233);

assign or_ln321_487_fu_6007_p2 = (tmp_s_reg_6363 | 17'd234);

assign or_ln321_488_fu_6021_p2 = (tmp_s_reg_6363 | 17'd235);

assign or_ln321_489_fu_6035_p2 = (tmp_s_reg_6363 | 17'd236);

assign or_ln321_490_fu_6049_p2 = (tmp_s_reg_6363 | 17'd237);

assign or_ln321_491_fu_6063_p2 = (tmp_s_reg_6363 | 17'd238);

assign or_ln321_492_fu_6077_p2 = (tmp_s_reg_6363 | 17'd239);

assign or_ln321_493_fu_6091_p2 = (tmp_s_reg_6363 | 17'd240);

assign or_ln321_494_fu_6105_p2 = (tmp_s_reg_6363 | 17'd241);

assign or_ln321_495_fu_6119_p2 = (tmp_s_reg_6363 | 17'd242);

assign or_ln321_496_fu_6133_p2 = (tmp_s_reg_6363 | 17'd243);

assign or_ln321_497_fu_6147_p2 = (tmp_s_reg_6363 | 17'd244);

assign or_ln321_498_fu_6161_p2 = (tmp_s_reg_6363 | 17'd245);

assign or_ln321_499_fu_6175_p2 = (tmp_s_reg_6363 | 17'd246);

assign or_ln321_500_fu_6189_p2 = (tmp_s_reg_6363 | 17'd247);

assign or_ln321_501_fu_6203_p2 = (tmp_s_reg_6363 | 17'd248);

assign or_ln321_502_fu_6217_p2 = (tmp_s_reg_6363 | 17'd249);

assign or_ln321_503_fu_6231_p2 = (tmp_s_reg_6363 | 17'd250);

assign or_ln321_504_fu_6245_p2 = (tmp_s_reg_6363 | 17'd251);

assign or_ln321_505_fu_6259_p2 = (tmp_s_reg_6363 | 17'd252);

assign or_ln321_506_fu_6273_p2 = (tmp_s_reg_6363 | 17'd253);

assign or_ln321_507_fu_6287_p2 = (tmp_s_reg_6363 | 17'd254);

assign or_ln321_508_fu_6301_p2 = (tmp_s_reg_6363 | 17'd255);

assign or_ln321_fu_2744_p2 = (tmp_s_fu_2731_p3 | 17'd1);

assign pixels_color_V_address0 = zext_ln544_fu_6326_p1;

assign pixels_x_V_address0 = zext_ln544_fu_6326_p1;

assign pixels_y_V_address0 = zext_ln544_fu_6326_p1;

assign tmp_513_fu_2750_p3 = {{47'd0}, {or_ln321_fu_2744_p2}};

assign tmp_514_fu_2764_p3 = {{47'd0}, {or_ln321_255_fu_2759_p2}};

assign tmp_515_fu_2778_p3 = {{47'd0}, {or_ln321_256_fu_2773_p2}};

assign tmp_516_fu_2792_p3 = {{47'd0}, {or_ln321_257_fu_2787_p2}};

assign tmp_517_fu_2806_p3 = {{47'd0}, {or_ln321_258_fu_2801_p2}};

assign tmp_518_fu_2820_p3 = {{47'd0}, {or_ln321_259_fu_2815_p2}};

assign tmp_519_fu_2834_p3 = {{47'd0}, {or_ln321_260_fu_2829_p2}};

assign tmp_520_fu_2848_p3 = {{47'd0}, {or_ln321_261_fu_2843_p2}};

assign tmp_521_fu_2862_p3 = {{47'd0}, {or_ln321_262_fu_2857_p2}};

assign tmp_522_fu_2876_p3 = {{47'd0}, {or_ln321_263_fu_2871_p2}};

assign tmp_523_fu_2890_p3 = {{47'd0}, {or_ln321_264_fu_2885_p2}};

assign tmp_524_fu_2904_p3 = {{47'd0}, {or_ln321_265_fu_2899_p2}};

assign tmp_525_fu_2918_p3 = {{47'd0}, {or_ln321_266_fu_2913_p2}};

assign tmp_526_fu_2932_p3 = {{47'd0}, {or_ln321_267_fu_2927_p2}};

assign tmp_527_fu_2946_p3 = {{47'd0}, {or_ln321_268_fu_2941_p2}};

assign tmp_528_fu_2960_p3 = {{47'd0}, {or_ln321_269_fu_2955_p2}};

assign tmp_529_fu_2974_p3 = {{47'd0}, {or_ln321_270_fu_2969_p2}};

assign tmp_530_fu_2988_p3 = {{47'd0}, {or_ln321_271_fu_2983_p2}};

assign tmp_531_fu_3002_p3 = {{47'd0}, {or_ln321_272_fu_2997_p2}};

assign tmp_532_fu_3016_p3 = {{47'd0}, {or_ln321_273_fu_3011_p2}};

assign tmp_533_fu_3030_p3 = {{47'd0}, {or_ln321_274_fu_3025_p2}};

assign tmp_534_fu_3044_p3 = {{47'd0}, {or_ln321_275_fu_3039_p2}};

assign tmp_535_fu_3058_p3 = {{47'd0}, {or_ln321_276_fu_3053_p2}};

assign tmp_536_fu_3072_p3 = {{47'd0}, {or_ln321_277_fu_3067_p2}};

assign tmp_537_fu_3086_p3 = {{47'd0}, {or_ln321_278_fu_3081_p2}};

assign tmp_538_fu_3100_p3 = {{47'd0}, {or_ln321_279_fu_3095_p2}};

assign tmp_539_fu_3114_p3 = {{47'd0}, {or_ln321_280_fu_3109_p2}};

assign tmp_540_fu_3128_p3 = {{47'd0}, {or_ln321_281_fu_3123_p2}};

assign tmp_541_fu_3142_p3 = {{47'd0}, {or_ln321_282_fu_3137_p2}};

assign tmp_542_fu_3156_p3 = {{47'd0}, {or_ln321_283_fu_3151_p2}};

assign tmp_543_fu_3170_p3 = {{47'd0}, {or_ln321_284_fu_3165_p2}};

assign tmp_544_fu_3184_p3 = {{47'd0}, {or_ln321_285_fu_3179_p2}};

assign tmp_545_fu_3198_p3 = {{47'd0}, {or_ln321_286_fu_3193_p2}};

assign tmp_546_fu_3212_p3 = {{47'd0}, {or_ln321_287_fu_3207_p2}};

assign tmp_547_fu_3226_p3 = {{47'd0}, {or_ln321_288_fu_3221_p2}};

assign tmp_548_fu_3240_p3 = {{47'd0}, {or_ln321_289_fu_3235_p2}};

assign tmp_549_fu_3254_p3 = {{47'd0}, {or_ln321_290_fu_3249_p2}};

assign tmp_550_fu_3268_p3 = {{47'd0}, {or_ln321_291_fu_3263_p2}};

assign tmp_551_fu_3282_p3 = {{47'd0}, {or_ln321_292_fu_3277_p2}};

assign tmp_552_fu_3296_p3 = {{47'd0}, {or_ln321_293_fu_3291_p2}};

assign tmp_553_fu_3310_p3 = {{47'd0}, {or_ln321_294_fu_3305_p2}};

assign tmp_554_fu_3324_p3 = {{47'd0}, {or_ln321_295_fu_3319_p2}};

assign tmp_555_fu_3338_p3 = {{47'd0}, {or_ln321_296_fu_3333_p2}};

assign tmp_556_fu_3352_p3 = {{47'd0}, {or_ln321_297_fu_3347_p2}};

assign tmp_557_fu_3366_p3 = {{47'd0}, {or_ln321_298_fu_3361_p2}};

assign tmp_558_fu_3380_p3 = {{47'd0}, {or_ln321_299_fu_3375_p2}};

assign tmp_559_fu_3394_p3 = {{47'd0}, {or_ln321_300_fu_3389_p2}};

assign tmp_560_fu_3408_p3 = {{47'd0}, {or_ln321_301_fu_3403_p2}};

assign tmp_561_fu_3422_p3 = {{47'd0}, {or_ln321_302_fu_3417_p2}};

assign tmp_562_fu_3436_p3 = {{47'd0}, {or_ln321_303_fu_3431_p2}};

assign tmp_563_fu_3450_p3 = {{47'd0}, {or_ln321_304_fu_3445_p2}};

assign tmp_564_fu_3464_p3 = {{47'd0}, {or_ln321_305_fu_3459_p2}};

assign tmp_565_fu_3478_p3 = {{47'd0}, {or_ln321_306_fu_3473_p2}};

assign tmp_566_fu_3492_p3 = {{47'd0}, {or_ln321_307_fu_3487_p2}};

assign tmp_567_fu_3506_p3 = {{47'd0}, {or_ln321_308_fu_3501_p2}};

assign tmp_568_fu_3520_p3 = {{47'd0}, {or_ln321_309_fu_3515_p2}};

assign tmp_569_fu_3534_p3 = {{47'd0}, {or_ln321_310_fu_3529_p2}};

assign tmp_570_fu_3548_p3 = {{47'd0}, {or_ln321_311_fu_3543_p2}};

assign tmp_571_fu_3562_p3 = {{47'd0}, {or_ln321_312_fu_3557_p2}};

assign tmp_572_fu_3576_p3 = {{47'd0}, {or_ln321_313_fu_3571_p2}};

assign tmp_573_fu_3590_p3 = {{47'd0}, {or_ln321_314_fu_3585_p2}};

assign tmp_574_fu_3604_p3 = {{47'd0}, {or_ln321_315_fu_3599_p2}};

assign tmp_575_fu_3618_p3 = {{47'd0}, {or_ln321_316_fu_3613_p2}};

assign tmp_576_fu_3632_p3 = {{47'd0}, {or_ln321_317_fu_3627_p2}};

assign tmp_577_fu_3646_p3 = {{47'd0}, {or_ln321_318_fu_3641_p2}};

assign tmp_578_fu_3660_p3 = {{47'd0}, {or_ln321_319_fu_3655_p2}};

assign tmp_579_fu_3674_p3 = {{47'd0}, {or_ln321_320_fu_3669_p2}};

assign tmp_580_fu_3688_p3 = {{47'd0}, {or_ln321_321_fu_3683_p2}};

assign tmp_581_fu_3702_p3 = {{47'd0}, {or_ln321_322_fu_3697_p2}};

assign tmp_582_fu_3716_p3 = {{47'd0}, {or_ln321_323_fu_3711_p2}};

assign tmp_583_fu_3730_p3 = {{47'd0}, {or_ln321_324_fu_3725_p2}};

assign tmp_584_fu_3744_p3 = {{47'd0}, {or_ln321_325_fu_3739_p2}};

assign tmp_585_fu_3758_p3 = {{47'd0}, {or_ln321_326_fu_3753_p2}};

assign tmp_586_fu_3772_p3 = {{47'd0}, {or_ln321_327_fu_3767_p2}};

assign tmp_587_fu_3786_p3 = {{47'd0}, {or_ln321_328_fu_3781_p2}};

assign tmp_588_fu_3800_p3 = {{47'd0}, {or_ln321_329_fu_3795_p2}};

assign tmp_589_fu_3814_p3 = {{47'd0}, {or_ln321_330_fu_3809_p2}};

assign tmp_590_fu_3828_p3 = {{47'd0}, {or_ln321_331_fu_3823_p2}};

assign tmp_591_fu_3842_p3 = {{47'd0}, {or_ln321_332_fu_3837_p2}};

assign tmp_592_fu_3856_p3 = {{47'd0}, {or_ln321_333_fu_3851_p2}};

assign tmp_593_fu_3870_p3 = {{47'd0}, {or_ln321_334_fu_3865_p2}};

assign tmp_594_fu_3884_p3 = {{47'd0}, {or_ln321_335_fu_3879_p2}};

assign tmp_595_fu_3898_p3 = {{47'd0}, {or_ln321_336_fu_3893_p2}};

assign tmp_596_fu_3912_p3 = {{47'd0}, {or_ln321_337_fu_3907_p2}};

assign tmp_597_fu_3926_p3 = {{47'd0}, {or_ln321_338_fu_3921_p2}};

assign tmp_598_fu_3940_p3 = {{47'd0}, {or_ln321_339_fu_3935_p2}};

assign tmp_599_fu_3954_p3 = {{47'd0}, {or_ln321_340_fu_3949_p2}};

assign tmp_600_fu_3968_p3 = {{47'd0}, {or_ln321_341_fu_3963_p2}};

assign tmp_601_fu_3982_p3 = {{47'd0}, {or_ln321_342_fu_3977_p2}};

assign tmp_602_fu_3996_p3 = {{47'd0}, {or_ln321_343_fu_3991_p2}};

assign tmp_603_fu_4010_p3 = {{47'd0}, {or_ln321_344_fu_4005_p2}};

assign tmp_604_fu_4024_p3 = {{47'd0}, {or_ln321_345_fu_4019_p2}};

assign tmp_605_fu_4038_p3 = {{47'd0}, {or_ln321_346_fu_4033_p2}};

assign tmp_606_fu_4052_p3 = {{47'd0}, {or_ln321_347_fu_4047_p2}};

assign tmp_607_fu_4066_p3 = {{47'd0}, {or_ln321_348_fu_4061_p2}};

assign tmp_608_fu_4080_p3 = {{47'd0}, {or_ln321_349_fu_4075_p2}};

assign tmp_609_fu_4094_p3 = {{47'd0}, {or_ln321_350_fu_4089_p2}};

assign tmp_610_fu_4108_p3 = {{47'd0}, {or_ln321_351_fu_4103_p2}};

assign tmp_611_fu_4122_p3 = {{47'd0}, {or_ln321_352_fu_4117_p2}};

assign tmp_612_fu_4136_p3 = {{47'd0}, {or_ln321_353_fu_4131_p2}};

assign tmp_613_fu_4150_p3 = {{47'd0}, {or_ln321_354_fu_4145_p2}};

assign tmp_614_fu_4164_p3 = {{47'd0}, {or_ln321_355_fu_4159_p2}};

assign tmp_615_fu_4178_p3 = {{47'd0}, {or_ln321_356_fu_4173_p2}};

assign tmp_616_fu_4192_p3 = {{47'd0}, {or_ln321_357_fu_4187_p2}};

assign tmp_617_fu_4206_p3 = {{47'd0}, {or_ln321_358_fu_4201_p2}};

assign tmp_618_fu_4220_p3 = {{47'd0}, {or_ln321_359_fu_4215_p2}};

assign tmp_619_fu_4234_p3 = {{47'd0}, {or_ln321_360_fu_4229_p2}};

assign tmp_620_fu_4248_p3 = {{47'd0}, {or_ln321_361_fu_4243_p2}};

assign tmp_621_fu_4262_p3 = {{47'd0}, {or_ln321_362_fu_4257_p2}};

assign tmp_622_fu_4276_p3 = {{47'd0}, {or_ln321_363_fu_4271_p2}};

assign tmp_623_fu_4290_p3 = {{47'd0}, {or_ln321_364_fu_4285_p2}};

assign tmp_624_fu_4304_p3 = {{47'd0}, {or_ln321_365_fu_4299_p2}};

assign tmp_625_fu_4318_p3 = {{47'd0}, {or_ln321_366_fu_4313_p2}};

assign tmp_626_fu_4332_p3 = {{47'd0}, {or_ln321_367_fu_4327_p2}};

assign tmp_627_fu_4346_p3 = {{47'd0}, {or_ln321_368_fu_4341_p2}};

assign tmp_628_fu_4360_p3 = {{47'd0}, {or_ln321_369_fu_4355_p2}};

assign tmp_629_fu_4374_p3 = {{47'd0}, {or_ln321_370_fu_4369_p2}};

assign tmp_630_fu_4388_p3 = {{47'd0}, {or_ln321_371_fu_4383_p2}};

assign tmp_631_fu_4402_p3 = {{47'd0}, {or_ln321_372_fu_4397_p2}};

assign tmp_632_fu_4416_p3 = {{47'd0}, {or_ln321_373_fu_4411_p2}};

assign tmp_633_fu_4430_p3 = {{47'd0}, {or_ln321_374_fu_4425_p2}};

assign tmp_634_fu_4444_p3 = {{47'd0}, {or_ln321_375_fu_4439_p2}};

assign tmp_635_fu_4458_p3 = {{47'd0}, {or_ln321_376_fu_4453_p2}};

assign tmp_636_fu_4472_p3 = {{47'd0}, {or_ln321_377_fu_4467_p2}};

assign tmp_637_fu_4486_p3 = {{47'd0}, {or_ln321_378_fu_4481_p2}};

assign tmp_638_fu_4500_p3 = {{47'd0}, {or_ln321_379_fu_4495_p2}};

assign tmp_639_fu_4514_p3 = {{47'd0}, {or_ln321_380_fu_4509_p2}};

assign tmp_640_fu_4528_p3 = {{47'd0}, {or_ln321_381_fu_4523_p2}};

assign tmp_641_fu_4542_p3 = {{47'd0}, {or_ln321_382_fu_4537_p2}};

assign tmp_642_fu_4556_p3 = {{47'd0}, {or_ln321_383_fu_4551_p2}};

assign tmp_643_fu_4570_p3 = {{47'd0}, {or_ln321_384_fu_4565_p2}};

assign tmp_644_fu_4584_p3 = {{47'd0}, {or_ln321_385_fu_4579_p2}};

assign tmp_645_fu_4598_p3 = {{47'd0}, {or_ln321_386_fu_4593_p2}};

assign tmp_646_fu_4612_p3 = {{47'd0}, {or_ln321_387_fu_4607_p2}};

assign tmp_647_fu_4626_p3 = {{47'd0}, {or_ln321_388_fu_4621_p2}};

assign tmp_648_fu_4640_p3 = {{47'd0}, {or_ln321_389_fu_4635_p2}};

assign tmp_649_fu_4654_p3 = {{47'd0}, {or_ln321_390_fu_4649_p2}};

assign tmp_650_fu_4668_p3 = {{47'd0}, {or_ln321_391_fu_4663_p2}};

assign tmp_651_fu_4682_p3 = {{47'd0}, {or_ln321_392_fu_4677_p2}};

assign tmp_652_fu_4696_p3 = {{47'd0}, {or_ln321_393_fu_4691_p2}};

assign tmp_653_fu_4710_p3 = {{47'd0}, {or_ln321_394_fu_4705_p2}};

assign tmp_654_fu_4724_p3 = {{47'd0}, {or_ln321_395_fu_4719_p2}};

assign tmp_655_fu_4738_p3 = {{47'd0}, {or_ln321_396_fu_4733_p2}};

assign tmp_656_fu_4752_p3 = {{47'd0}, {or_ln321_397_fu_4747_p2}};

assign tmp_657_fu_4766_p3 = {{47'd0}, {or_ln321_398_fu_4761_p2}};

assign tmp_658_fu_4780_p3 = {{47'd0}, {or_ln321_399_fu_4775_p2}};

assign tmp_659_fu_4794_p3 = {{47'd0}, {or_ln321_400_fu_4789_p2}};

assign tmp_660_fu_4808_p3 = {{47'd0}, {or_ln321_401_fu_4803_p2}};

assign tmp_661_fu_4822_p3 = {{47'd0}, {or_ln321_402_fu_4817_p2}};

assign tmp_662_fu_4836_p3 = {{47'd0}, {or_ln321_403_fu_4831_p2}};

assign tmp_663_fu_4850_p3 = {{47'd0}, {or_ln321_404_fu_4845_p2}};

assign tmp_664_fu_4864_p3 = {{47'd0}, {or_ln321_405_fu_4859_p2}};

assign tmp_665_fu_4878_p3 = {{47'd0}, {or_ln321_406_fu_4873_p2}};

assign tmp_666_fu_4892_p3 = {{47'd0}, {or_ln321_407_fu_4887_p2}};

assign tmp_667_fu_4906_p3 = {{47'd0}, {or_ln321_408_fu_4901_p2}};

assign tmp_668_fu_4920_p3 = {{47'd0}, {or_ln321_409_fu_4915_p2}};

assign tmp_669_fu_4934_p3 = {{47'd0}, {or_ln321_410_fu_4929_p2}};

assign tmp_670_fu_4948_p3 = {{47'd0}, {or_ln321_411_fu_4943_p2}};

assign tmp_671_fu_4962_p3 = {{47'd0}, {or_ln321_412_fu_4957_p2}};

assign tmp_672_fu_4976_p3 = {{47'd0}, {or_ln321_413_fu_4971_p2}};

assign tmp_673_fu_4990_p3 = {{47'd0}, {or_ln321_414_fu_4985_p2}};

assign tmp_674_fu_5004_p3 = {{47'd0}, {or_ln321_415_fu_4999_p2}};

assign tmp_675_fu_5018_p3 = {{47'd0}, {or_ln321_416_fu_5013_p2}};

assign tmp_676_fu_5032_p3 = {{47'd0}, {or_ln321_417_fu_5027_p2}};

assign tmp_677_fu_5046_p3 = {{47'd0}, {or_ln321_418_fu_5041_p2}};

assign tmp_678_fu_5060_p3 = {{47'd0}, {or_ln321_419_fu_5055_p2}};

assign tmp_679_fu_5074_p3 = {{47'd0}, {or_ln321_420_fu_5069_p2}};

assign tmp_680_fu_5088_p3 = {{47'd0}, {or_ln321_421_fu_5083_p2}};

assign tmp_681_fu_5102_p3 = {{47'd0}, {or_ln321_422_fu_5097_p2}};

assign tmp_682_fu_5116_p3 = {{47'd0}, {or_ln321_423_fu_5111_p2}};

assign tmp_683_fu_5130_p3 = {{47'd0}, {or_ln321_424_fu_5125_p2}};

assign tmp_684_fu_5144_p3 = {{47'd0}, {or_ln321_425_fu_5139_p2}};

assign tmp_685_fu_5158_p3 = {{47'd0}, {or_ln321_426_fu_5153_p2}};

assign tmp_686_fu_5172_p3 = {{47'd0}, {or_ln321_427_fu_5167_p2}};

assign tmp_687_fu_5186_p3 = {{47'd0}, {or_ln321_428_fu_5181_p2}};

assign tmp_688_fu_5200_p3 = {{47'd0}, {or_ln321_429_fu_5195_p2}};

assign tmp_689_fu_5214_p3 = {{47'd0}, {or_ln321_430_fu_5209_p2}};

assign tmp_690_fu_5228_p3 = {{47'd0}, {or_ln321_431_fu_5223_p2}};

assign tmp_691_fu_5242_p3 = {{47'd0}, {or_ln321_432_fu_5237_p2}};

assign tmp_692_fu_5256_p3 = {{47'd0}, {or_ln321_433_fu_5251_p2}};

assign tmp_693_fu_5270_p3 = {{47'd0}, {or_ln321_434_fu_5265_p2}};

assign tmp_694_fu_5284_p3 = {{47'd0}, {or_ln321_435_fu_5279_p2}};

assign tmp_695_fu_5298_p3 = {{47'd0}, {or_ln321_436_fu_5293_p2}};

assign tmp_696_fu_5312_p3 = {{47'd0}, {or_ln321_437_fu_5307_p2}};

assign tmp_697_fu_5326_p3 = {{47'd0}, {or_ln321_438_fu_5321_p2}};

assign tmp_698_fu_5340_p3 = {{47'd0}, {or_ln321_439_fu_5335_p2}};

assign tmp_699_fu_5354_p3 = {{47'd0}, {or_ln321_440_fu_5349_p2}};

assign tmp_700_fu_5368_p3 = {{47'd0}, {or_ln321_441_fu_5363_p2}};

assign tmp_701_fu_5382_p3 = {{47'd0}, {or_ln321_442_fu_5377_p2}};

assign tmp_702_fu_5396_p3 = {{47'd0}, {or_ln321_443_fu_5391_p2}};

assign tmp_703_fu_5410_p3 = {{47'd0}, {or_ln321_444_fu_5405_p2}};

assign tmp_704_fu_5424_p3 = {{47'd0}, {or_ln321_445_fu_5419_p2}};

assign tmp_705_fu_5438_p3 = {{47'd0}, {or_ln321_446_fu_5433_p2}};

assign tmp_706_fu_5452_p3 = {{47'd0}, {or_ln321_447_fu_5447_p2}};

assign tmp_707_fu_5466_p3 = {{47'd0}, {or_ln321_448_fu_5461_p2}};

assign tmp_708_fu_5480_p3 = {{47'd0}, {or_ln321_449_fu_5475_p2}};

assign tmp_709_fu_5494_p3 = {{47'd0}, {or_ln321_450_fu_5489_p2}};

assign tmp_710_fu_5508_p3 = {{47'd0}, {or_ln321_451_fu_5503_p2}};

assign tmp_711_fu_5522_p3 = {{47'd0}, {or_ln321_452_fu_5517_p2}};

assign tmp_712_fu_5536_p3 = {{47'd0}, {or_ln321_453_fu_5531_p2}};

assign tmp_713_fu_5550_p3 = {{47'd0}, {or_ln321_454_fu_5545_p2}};

assign tmp_714_fu_5564_p3 = {{47'd0}, {or_ln321_455_fu_5559_p2}};

assign tmp_715_fu_5578_p3 = {{47'd0}, {or_ln321_456_fu_5573_p2}};

assign tmp_716_fu_5592_p3 = {{47'd0}, {or_ln321_457_fu_5587_p2}};

assign tmp_717_fu_5606_p3 = {{47'd0}, {or_ln321_458_fu_5601_p2}};

assign tmp_718_fu_5620_p3 = {{47'd0}, {or_ln321_459_fu_5615_p2}};

assign tmp_719_fu_5634_p3 = {{47'd0}, {or_ln321_460_fu_5629_p2}};

assign tmp_720_fu_5648_p3 = {{47'd0}, {or_ln321_461_fu_5643_p2}};

assign tmp_721_fu_5662_p3 = {{47'd0}, {or_ln321_462_fu_5657_p2}};

assign tmp_722_fu_5676_p3 = {{47'd0}, {or_ln321_463_fu_5671_p2}};

assign tmp_723_fu_5690_p3 = {{47'd0}, {or_ln321_464_fu_5685_p2}};

assign tmp_724_fu_5704_p3 = {{47'd0}, {or_ln321_465_fu_5699_p2}};

assign tmp_725_fu_5718_p3 = {{47'd0}, {or_ln321_466_fu_5713_p2}};

assign tmp_726_fu_5732_p3 = {{47'd0}, {or_ln321_467_fu_5727_p2}};

assign tmp_727_fu_5746_p3 = {{47'd0}, {or_ln321_468_fu_5741_p2}};

assign tmp_728_fu_5760_p3 = {{47'd0}, {or_ln321_469_fu_5755_p2}};

assign tmp_729_fu_5774_p3 = {{47'd0}, {or_ln321_470_fu_5769_p2}};

assign tmp_730_fu_5788_p3 = {{47'd0}, {or_ln321_471_fu_5783_p2}};

assign tmp_731_fu_5802_p3 = {{47'd0}, {or_ln321_472_fu_5797_p2}};

assign tmp_732_fu_5816_p3 = {{47'd0}, {or_ln321_473_fu_5811_p2}};

assign tmp_733_fu_5830_p3 = {{47'd0}, {or_ln321_474_fu_5825_p2}};

assign tmp_734_fu_5844_p3 = {{47'd0}, {or_ln321_475_fu_5839_p2}};

assign tmp_735_fu_5858_p3 = {{47'd0}, {or_ln321_476_fu_5853_p2}};

assign tmp_736_fu_5872_p3 = {{47'd0}, {or_ln321_477_fu_5867_p2}};

assign tmp_737_fu_5886_p3 = {{47'd0}, {or_ln321_478_fu_5881_p2}};

assign tmp_738_fu_5900_p3 = {{47'd0}, {or_ln321_479_fu_5895_p2}};

assign tmp_739_fu_5914_p3 = {{47'd0}, {or_ln321_480_fu_5909_p2}};

assign tmp_740_fu_5928_p3 = {{47'd0}, {or_ln321_481_fu_5923_p2}};

assign tmp_741_fu_5942_p3 = {{47'd0}, {or_ln321_482_fu_5937_p2}};

assign tmp_742_fu_5956_p3 = {{47'd0}, {or_ln321_483_fu_5951_p2}};

assign tmp_743_fu_5970_p3 = {{47'd0}, {or_ln321_484_fu_5965_p2}};

assign tmp_744_fu_5984_p3 = {{47'd0}, {or_ln321_485_fu_5979_p2}};

assign tmp_745_fu_5998_p3 = {{47'd0}, {or_ln321_486_fu_5993_p2}};

assign tmp_746_fu_6012_p3 = {{47'd0}, {or_ln321_487_fu_6007_p2}};

assign tmp_747_fu_6026_p3 = {{47'd0}, {or_ln321_488_fu_6021_p2}};

assign tmp_748_fu_6040_p3 = {{47'd0}, {or_ln321_489_fu_6035_p2}};

assign tmp_749_fu_6054_p3 = {{47'd0}, {or_ln321_490_fu_6049_p2}};

assign tmp_750_fu_6068_p3 = {{47'd0}, {or_ln321_491_fu_6063_p2}};

assign tmp_751_fu_6082_p3 = {{47'd0}, {or_ln321_492_fu_6077_p2}};

assign tmp_752_fu_6096_p3 = {{47'd0}, {or_ln321_493_fu_6091_p2}};

assign tmp_753_fu_6110_p3 = {{47'd0}, {or_ln321_494_fu_6105_p2}};

assign tmp_754_fu_6124_p3 = {{47'd0}, {or_ln321_495_fu_6119_p2}};

assign tmp_755_fu_6138_p3 = {{47'd0}, {or_ln321_496_fu_6133_p2}};

assign tmp_756_fu_6152_p3 = {{47'd0}, {or_ln321_497_fu_6147_p2}};

assign tmp_757_fu_6166_p3 = {{47'd0}, {or_ln321_498_fu_6161_p2}};

assign tmp_758_fu_6180_p3 = {{47'd0}, {or_ln321_499_fu_6175_p2}};

assign tmp_759_fu_6194_p3 = {{47'd0}, {or_ln321_500_fu_6189_p2}};

assign tmp_760_fu_6208_p3 = {{47'd0}, {or_ln321_501_fu_6203_p2}};

assign tmp_761_fu_6222_p3 = {{47'd0}, {or_ln321_502_fu_6217_p2}};

assign tmp_762_fu_6236_p3 = {{47'd0}, {or_ln321_503_fu_6231_p2}};

assign tmp_763_fu_6250_p3 = {{47'd0}, {or_ln321_504_fu_6245_p2}};

assign tmp_764_fu_6264_p3 = {{47'd0}, {or_ln321_505_fu_6259_p2}};

assign tmp_765_fu_6278_p3 = {{47'd0}, {or_ln321_506_fu_6273_p2}};

assign tmp_766_fu_6292_p3 = {{47'd0}, {or_ln321_507_fu_6287_p2}};

assign tmp_767_fu_6306_p3 = {{47'd0}, {or_ln321_508_fu_6301_p2}};

assign tmp_768_fu_6333_p3 = {{pixels_x_V_q0}, {pixels_y_V_q0}};

assign tmp_s_fu_2731_p3 = {{t_V_reg_2691}, {8'd0}};

assign zext_ln321_1_fu_6341_p1 = tmp_768_fu_6333_p3;

assign zext_ln321_fu_2739_p1 = tmp_s_fu_2731_p3;

assign zext_ln544_fu_6326_p1 = t_V_5_reg_2702;

always @ (posedge ap_clk) begin
    tmp_s_reg_6363[7:0] <= 8'b00000000;
end

endmodule //coloringFB
