#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jan 30 20:12:58 2017
# Process ID: 14908
# Current directory: E:/ECE532/Fibonacci_LFSR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7252 E:\ECE532\Fibonacci_LFSR\Fibonacci_LFSR.xpr
# Log file: E:/ECE532/Fibonacci_LFSR/vivado.log
# Journal file: E:/ECE532/Fibonacci_LFSR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 769.621 ; gain = 123.832
update_compile_order -fileset sources_1
file mkdir E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1
file mkdir E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new
close [ open E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 21:24:55 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1191.934 ; gain = 383.195
launch_runs impl_1
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1466.645 ; gain = 0.000
[Mon Jan 30 21:26:36 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 30 21:28:36 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 21:39:41 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 21:42:38 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 30 21:47:00 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646030A
set_property PROGRAM.FILE {E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/Fibonacci_LFSR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/Fibonacci_LFSR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 21:49:51 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 21:51:30 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 21:54:21 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 21:55:13 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 21:56:53 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 21:59:32 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 22:03:22 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 22:04:32 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 22:13:22 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 22:14:22 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 30 22:17:10 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ECE532/Fibonacci_LFSR/.Xil/Vivado-14908-DESKTOP-MK74K7A/dcp/Fibonacci_LFSR.xdc]
Finished Parsing XDC File [E:/ECE532/Fibonacci_LFSR/.Xil/Vivado-14908-DESKTOP-MK74K7A/dcp/Fibonacci_LFSR.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1663.625 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1663.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1736.730 ; gain = 97.082
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/Fibonacci_LFSR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 22:27:07 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 22:28:22 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 22:30:23 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v" into library work [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:1]
[Mon Jan 30 22:31:33 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 22:36:17 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
[Mon Jan 30 22:36:17 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 30 22:40:11 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/Fibonacci_LFSR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 23:31:12 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
[Mon Jan 30 23:31:12 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 23:34:52 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
[Mon Jan 30 23:34:52 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 30 23:36:03 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/synth_1/runme.log
[Mon Jan 30 23:36:03 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 30 23:39:46 2017] Launched impl_1...
Run output will be captured here: E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.runs/impl_1/Fibonacci_LFSR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Fibonacci_LFSR
WARNING: [Synth 8-1935] empty port in module declaration [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:3]
WARNING: [Synth 8-1935] empty port in module declaration [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:56 ; elapsed = 03:31:00 . Memory (MB): peak = 1807.508 ; gain = 1601.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fibonacci_LFSR' [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:3]
WARNING: [Synth 8-308] ignoring empty port [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:3]
WARNING: [Synth 8-308] ignoring empty port [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:3]
INFO: [Synth 8-256] done synthesizing module 'Fibonacci_LFSR' (1#1) [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:57 ; elapsed = 03:31:01 . Memory (MB): peak = 1834.492 ; gain = 1628.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:57 ; elapsed = 03:31:01 . Memory (MB): peak = 1834.492 ; gain = 1628.105
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ECE532/Fibonacci_LFSR/Fibonacci_LFSR.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:03 ; elapsed = 03:31:11 . Memory (MB): peak = 1938.203 ; gain = 1731.816
5 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1938.203 ; gain = 157.824
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292646030A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 11:24:49 2017...
