simVerilogNetlistFileList = '(
    (("archi" "ex04") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("u_aizu" "ALU") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("u_aizu" "zero_detect") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("xc4000" "or8") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("u_aizu" "CLA32") 
	("cds5/netlist" "cds5/map" "schematic")
    )
    (("u_aizu" "CLA4") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("u_aizu" "FA") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("xc4000" "m4_1e") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("xc4000" "m2_1e") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("xc4000" "m2_1") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("archi" "u_aizu" "xc4000")
simVerilogNetlistFileCellList = '(
    ("xc4000" 
	("m2_1" "m2_1e" "m4_1e" "or8")
    ) 
    ("u_aizu" 
	("FA" "CLA4" "CLA32" "zero_detect" "ALU")
    ) 
    ("archi" 
	("ex04")
    )
)
hnlIncrementalDirectory = '"ihnl"
