

================================================================
== Vivado HLS Report for 'Mat2AXIM'
================================================================
* Date:           Tue Jun 23 00:54:46 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.348 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      231|      231| 2.310 us | 2.310 us |  231|  231|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |      230|      230|        23|          -|          -|    10|    no    |
        | + loop_pixel.1  |       20|       20|         2|          2|          1|    10|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %fb, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %fb, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.24ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 1.79>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %0 ], [ %row_V, %loop_pixel_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.07ns)   --->   "%icmp_ln240 = icmp eq i4 %t_V, -6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 11 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 12 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.45ns)   --->   "%row_V = add i4 %t_V, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 13 'add' 'row_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %"Mat2Array<10, unsigned char, 10, 10, 0>.exit", label %loop_pixel_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 16 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %t_V, i3 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 18 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i5 %shl_ln1352_1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 19 'zext' 'zext_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i4 %t_V to i1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 20 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln253, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 21 'bitconcatenate' 'trunc_ln253_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "br label %2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 22 'br' <Predicate = (!icmp_ln240)> <Delay = 1.24>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_1 = phi i4 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_5_begin ]"   --->   Operation 24 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.07ns)   --->   "%icmp_ln241 = icmp eq i4 %t_V_1, -6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 25 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 26 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.45ns)   --->   "%col_V = add i4 %t_V_1, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 27 'add' 'col_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %loop_pixel_end, label %hls_label_5_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i4 %t_V_1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 29 'zext' 'zext_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.52ns)   --->   "%add_ln253 = add i6 %zext_ln241, %zext_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 30 'add' 'add_ln253' <Predicate = (!icmp_ln241)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i6 %add_ln253 to i7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 31 'zext' 'zext_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.68ns)   --->   "%add_ln253_1 = add i7 %zext_ln253_2, %shl_ln" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 32 'add' 'add_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %add_ln253_1, i32 2, i32 6)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i5 %lshr_ln to i64" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 34 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [25 x i32]* %fb, i64 0, i64 %zext_ln253_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 35 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.41ns)   --->   "%fb_load = load i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 36 'load' 'fb_load' <Predicate = (!icmp_ln241)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i4 %t_V_1 to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 37 'trunc' 'trunc_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.09ns)   --->   "%add_ln253_2 = add i2 %trunc_ln253_1, %trunc_ln253_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 38 'add' 'add_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %add_ln253_2, i3 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 39 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_60 = or i5 %shl_ln1, 7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 40 'or' 'empty_60' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.07ns)   --->   "%icmp_ln253 = icmp ugt i5 %shl_ln1, %empty_60" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 41 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln241)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln253_3 = zext i5 %shl_ln1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 42 'zext' 'zext_ln253_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln253_4 = zext i5 %empty_60 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 43 'zext' 'zext_ln253_4' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%select_ln253 = select i1 %icmp_ln253, i6 %zext_ln253_3, i6 %zext_ln253_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 44 'select' 'select_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%select_ln253_1 = select i1 %icmp_ln253, i6 %zext_ln253_4, i6 %zext_ln253_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 45 'select' 'select_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%xor_ln253_1 = xor i6 %select_ln253, 31" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 46 'xor' 'xor_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%zext_ln253_7 = zext i6 %select_ln253_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 47 'zext' 'zext_ln253_7' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%zext_ln253_8 = zext i6 %xor_ln253_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 48 'zext' 'zext_ln253_8' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%shl_ln253_1 = shl i32 -1, %zext_ln253_7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 49 'shl' 'shl_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%lshr_ln253 = lshr i32 -1, %zext_ln253_8" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 50 'lshr' 'lshr_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.01ns) (out node of the LUT)   --->   "%and_ln253 = and i32 %shl_ln253_1, %lshr_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 51 'and' 'and_ln253' <Predicate = (!icmp_ln241)> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.34>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 52 'specregionbegin' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:243]   --->   Operation 53 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 54 'specregionbegin' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 55 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.07ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 56 'read' 'tmp_1' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_3_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 57 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (2.41ns)   --->   "%fb_load = load i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 58 'load' 'fb_load' <Predicate = true> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%zext_ln253_5 = zext i8 %tmp_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 59 'zext' 'zext_ln253_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%xor_ln253 = xor i6 %zext_ln253_3, 31" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 60 'xor' 'xor_ln253' <Predicate = (icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%select_ln253_2 = select i1 %icmp_ln253, i6 %xor_ln253, i6 %zext_ln253_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 61 'select' 'select_ln253_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%zext_ln253_6 = zext i6 %select_ln253_2 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 62 'zext' 'zext_ln253_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.13ns) (out node of the LUT)   --->   "%shl_ln253 = shl i32 %zext_ln253_5, %zext_ln253_6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 63 'shl' 'shl_ln253' <Predicate = true> <Delay = 2.13> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%tmp = call i32 @llvm.part.select.i32(i32 %shl_ln253, i32 31, i32 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 64 'partselect' 'tmp' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%select_ln253_3 = select i1 %icmp_ln253, i32 %tmp, i32 %shl_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 65 'select' 'select_ln253_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%xor_ln253_2 = xor i32 %and_ln253, -1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 66 'xor' 'xor_ln253_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%and_ln253_1 = and i32 %fb_load, %xor_ln253_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 67 'and' 'and_ln253_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%and_ln253_2 = and i32 %select_ln253_3, %and_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 68 'and' 'and_ln253_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.72ns) (out node of the LUT)   --->   "%or_ln253 = or i32 %and_ln253_1, %and_ln253_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 69 'or' 'or_ln253' <Predicate = true> <Delay = 0.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.41ns)   --->   "store i32 %or_ln253, i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:254]   --->   Operation 71 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_1_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:255]   --->   Operation 73 'specregionend' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row.V') with incoming values : ('row.V', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240) [8]  (1.25 ns)

 <State 2>: 1.79ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln240', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240) [9]  (1.07 ns)
	blocking operation 0.721 ns on control path)

 <State 3>: 5.63ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241) [23]  (0 ns)
	'add' operation ('add_ln253', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [36]  (1.53 ns)
	'add' operation ('add_ln253_1', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [38]  (1.68 ns)
	'getelementptr' operation ('fb_addr', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [41]  (0 ns)
	'load' operation ('fb_load', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) on array 'fb' [42]  (2.42 ns)

 <State 4>: 8.35ns
The critical path consists of the following:
	fifo read on port 'img_data_stream_V' (D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245) [33]  (3.07 ns)
	'shl' operation ('shl_ln253', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [59]  (2.14 ns)
	'select' operation ('select_ln253_3', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [61]  (0 ns)
	'and' operation ('and_ln253_2', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [67]  (0 ns)
	'or' operation ('or_ln253', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) [68]  (0.721 ns)
	'store' operation ('store_ln253', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) of variable 'or_ln253', D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253 on array 'fb' [69]  (2.42 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
