/// Auto-generated bit field definitions for IWDG
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::iwdg {

using namespace alloy::hal::bitfields;

// ============================================================================
// IWDG Bit Field Definitions
// ============================================================================

/// KR - Key register (IWDG_KR)
namespace kr {
    /// Key value
    /// Position: 0, Width: 16
    using KEY = BitField<0, 16>;
    constexpr uint32_t KEY_Pos = 0;
    constexpr uint32_t KEY_Msk = KEY::mask;

}  // namespace kr

/// PR - Prescaler register (IWDG_PR)
namespace pr {
    /// Prescaler divider
    /// Position: 0, Width: 3
    using PR = BitField<0, 3>;
    constexpr uint32_t PR_Pos = 0;
    constexpr uint32_t PR_Msk = PR::mask;

}  // namespace pr

/// RLR - Reload register (IWDG_RLR)
namespace rlr {
    /// Watchdog counter reload value
    /// Position: 0, Width: 12
    using RL = BitField<0, 12>;
    constexpr uint32_t RL_Pos = 0;
    constexpr uint32_t RL_Msk = RL::mask;

}  // namespace rlr

/// SR - Status register (IWDG_SR)
namespace sr {
    /// Watchdog prescaler value update
    /// Position: 0, Width: 1
    using PVU = BitField<0, 1>;
    constexpr uint32_t PVU_Pos = 0;
    constexpr uint32_t PVU_Msk = PVU::mask;

    /// Watchdog counter reload value update
    /// Position: 1, Width: 1
    using RVU = BitField<1, 1>;
    constexpr uint32_t RVU_Pos = 1;
    constexpr uint32_t RVU_Msk = RVU::mask;

}  // namespace sr

}  // namespace alloy::hal::st::stm32f1::iwdg
