// Seed: 560621477
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  tri0 id_2
);
  assign id_1 = id_0 - id_2;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  wire id_5 = id_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_5 = 32'd81
) (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    output tri id_4,
    output supply0 _id_5
    , id_14,
    output wor id_6,
    inout supply0 id_7,
    input wand id_8,
    output wand id_9,
    input wand id_10,
    output wire id_11,
    input wire id_12
);
  parameter id_15 = 1;
  logic [-1 'd0 : id_5] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12
  );
endmodule
