tx_link_arbiter_sc_fifo_256x256.v,verilog,xil_defaultlib,../../../../scfifo.srcs/sources_1/ip/tx_link_arbiter_sc_fifo_256x256/sim/tx_link_arbiter_sc_fifo_256x256.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
