{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:04:46 2019 " "Info: Processing started: Wed May 01 17:04:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behaviour " "Info: Found design unit 1: Adder-behaviour" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-structural " "Info: Found design unit 1: counter_Nbit-structural" {  } { { "counter_Nbit.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/counter_Nbit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Info: Found entity 1: counter_Nbit" {  } { { "counter_Nbit.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/counter_Nbit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_positivi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_positivi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_positivi-behaviour " "Info: Found design unit 1: Counter_positivi-behaviour" {  } { { "Counter_positivi.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter_positivi " "Info: Found entity 1: Counter_positivi" {  } { { "Counter_positivi.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behaviour " "Info: Found design unit 1: Datapath-behaviour" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info: Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavior " "Info: Found design unit 1: dflipflop-Behavior" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-behaviour " "Info: Found design unit 1: HA-behaviour" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Info: Found entity 1: HA" {  } { { "HA.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/HA.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-behaviour " "Info: Found design unit 1: Memory-behaviour" {  } { { "Memory.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Memory.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Memory.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux3to1.vhd " "Warning: Can't analyze file -- file Mux3to1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_sig-Behavior " "Info: Found design unit 1: reg_sig-Behavior" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_sig " "Info: Found entity 1: reg_sig" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_unsigned.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_unsigned-Behavior " "Info: Found design unit 1: reg_unsigned-Behavior" {  } { { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_unsigned " "Info: Found entity 1: reg_unsigned" {  } { { "Reg_unsigned.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_unsigned.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rounder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounder-behaviour " "Info: Found design unit 1: rounder-behaviour" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rounder " "Info: Found entity 1: rounder" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_l_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_l_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_l_4-structural " "Info: Found design unit 1: shift_l_4-structural" {  } { { "SHIFT_L_4.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/SHIFT_L_4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_l_4 " "Info: Found entity 1: shift_l_4" {  } { { "SHIFT_L_4.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/SHIFT_L_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_r_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r_1-structural " "Info: Found design unit 1: shift_r_1-structural" {  } { { "shift_R_1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_R_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_r_1 " "Info: Found entity 1: shift_r_1" {  } { { "shift_R_1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_R_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_r_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r_2-structural " "Info: Found design unit 1: shift_r_2-structural" {  } { { "shift_r_2.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_r_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_r_2 " "Info: Found entity 1: shift_r_2" {  } { { "shift_r_2.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/shift_r_2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflipflop-structural " "Info: Found design unit 1: tflipflop-structural" {  } { { "tflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Info: Found entity 1: tflipflop" {  } { { "tflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Info: Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r_2 shift_r_2:shift_right_2 " "Info: Elaborating entity \"shift_r_2\" for hierarchy \"shift_r_2:shift_right_2\"" {  } { { "Datapath.vhd" "shift_right_2" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r_1 shift_r_1:shift_right_1 " "Info: Elaborating entity \"shift_r_1\" for hierarchy \"shift_r_1:shift_right_1\"" {  } { { "Datapath.vhd" "shift_right_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_l_4 shift_l_4:shift_left_4 " "Info: Elaborating entity \"shift_l_4\" for hierarchy \"shift_l_4:shift_left_4\"" {  } { { "Datapath.vhd" "shift_left_4" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sig reg_sig:REG_1 " "Info: Elaborating entity \"reg_sig\" for hierarchy \"reg_sig:REG_1\"" {  } { { "Datapath.vhd" "REG_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.vhd 2 1 " "Warning: Using design file mux4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1-behaviour " "Info: Found design unit 1: Mux4to1-behaviour" {  } { { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Info: Found entity 1: Mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:mux_1 " "Info: Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:mux_1\"" {  } { { "Datapath.vhd" "mux_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.vhd 2 1 " "Warning: Using design file mux2to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-behavioural " "Info: Found design unit 1: Mux2to1-behavioural" {  } { { "mux2to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux2to1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Info: Found entity 1: Mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux2to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:mux_2 " "Info: Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:mux_2\"" {  } { { "Datapath.vhd" "mux_2" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:sommatore " "Info: Elaborating entity \"Adder\" for hierarchy \"Adder:sommatore\"" {  } { { "Datapath.vhd" "sommatore" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sig reg_sig:REG_3 " "Info: Elaborating entity \"reg_sig\" for hierarchy \"reg_sig:REG_3\"" {  } { { "Datapath.vhd" "REG_3" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounder rounder:rounding " "Info: Elaborating entity \"rounder\" for hierarchy \"rounder:rounding\"" {  } { { "Datapath.vhd" "rounding" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit counter_Nbit:cnt_1 " "Info: Elaborating entity \"counter_Nbit\" for hierarchy \"counter_Nbit:cnt_1\"" {  } { { "Datapath.vhd" "cnt_1" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_neg Counter_Nbit.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Counter_Nbit.vhd(16): object \"Q_neg\" assigned a value but never read" {  } { { "Counter_Nbit.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_Nbit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X " "Info: Elaborating entity \"tflipflop\" for hierarchy \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\"" {  } { { "Counter_Nbit.vhd" "\\GEN_CNT:0:TFF_X" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_Nbit.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff " "Info: Elaborating entity \"dflipflop\" for hierarchy \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\"" {  } { { "tflipflop.vhd" "ff" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_positivi Counter_positivi:cnt_2 " "Info: Elaborating entity \"Counter_positivi\" for hierarchy \"Counter_positivi:cnt_2\"" {  } { { "Datapath.vhd" "cnt_2" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Counter_positivi:cnt_2\|HA:HalfAdder " "Info: Elaborating entity \"HA\" for hierarchy \"Counter_positivi:cnt_2\|HA:HalfAdder\"" {  } { { "Counter_positivi.vhd" "HalfAdder" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_unsigned Counter_positivi:cnt_2\|reg_unsigned:reg " "Info: Elaborating entity \"reg_unsigned\" for hierarchy \"Counter_positivi:cnt_2\|reg_unsigned:reg\"" {  } { { "Counter_positivi.vhd" "reg" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Counter_positivi.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Info: Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Info: Implemented 117 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:04:49 2019 " "Info: Processing ended: Wed May 01 17:04:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:04:50 2019 " "Info: Processing started: Wed May 01 17:04:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Datapath EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "Critical Warning: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TC_CNT_1 " "Info: Pin TC_CNT_1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TC_CNT_1 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TC_CNT_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[0\] " "Info: Pin OUT_ROUND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[0] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[1\] " "Info: Pin OUT_ROUND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[1] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[2\] " "Info: Pin OUT_ROUND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[2] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[3\] " "Info: Pin OUT_ROUND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[3] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[4\] " "Info: Pin OUT_ROUND\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[4] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[5\] " "Info: Pin OUT_ROUND\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[5] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[6\] " "Info: Pin OUT_ROUND\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[6] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_ROUND\[7\] " "Info: Pin OUT_ROUND\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_ROUND[7] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_ROUND[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[0\] " "Info: Pin ADDRESS_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[0] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[1\] " "Info: Pin ADDRESS_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[1] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[2\] " "Info: Pin ADDRESS_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[2] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[3\] " "Info: Pin ADDRESS_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[3] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[4\] " "Info: Pin ADDRESS_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[4] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[5\] " "Info: Pin ADDRESS_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[5] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[6\] " "Info: Pin ADDRESS_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[6] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[7\] " "Info: Pin ADDRESS_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[7] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[8\] " "Info: Pin ADDRESS_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[8] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_MEM\[9\] " "Info: Pin ADDRESS_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ADDRESS_MEM[9] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[0\] " "Info: Pin OUTPUT_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[0] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[1\] " "Info: Pin OUTPUT_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[1] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[2\] " "Info: Pin OUTPUT_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[2] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[3\] " "Info: Pin OUTPUT_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[3] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[4\] " "Info: Pin OUTPUT_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[4] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[5\] " "Info: Pin OUTPUT_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[5] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[6\] " "Info: Pin OUTPUT_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[6] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[7\] " "Info: Pin OUTPUT_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[7] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[8\] " "Info: Pin OUTPUT_PORT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[8] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[9\] " "Info: Pin OUTPUT_PORT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[9] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT_PORT\[10\] " "Info: Pin OUTPUT_PORT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUTPUT_PORT[10] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT_PORT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_CNT_1 " "Info: Pin EN_CNT_1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_CNT_1 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CNT_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_n " "Info: Pin RST_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RST_n } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX2 " "Info: Pin SEL_MUX2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL_MUX2 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUB_ADDER " "Info: Pin SUB_ADDER not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SUB_ADDER } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUB_ADDER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[1\] " "Info: Pin DATA_OUT_MEM_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[1] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX1\[0\] " "Info: Pin SEL_MUX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL_MUX1[0] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX1\[1\] " "Info: Pin SEL_MUX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL_MUX1[1] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[7\] " "Info: Pin DATA_OUT_MEM_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[7] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[6\] " "Info: Pin DATA_OUT_MEM_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[6] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[5\] " "Info: Pin DATA_OUT_MEM_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[5] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[4\] " "Info: Pin DATA_OUT_MEM_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[4] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[3\] " "Info: Pin DATA_OUT_MEM_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[3] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[2\] " "Info: Pin DATA_OUT_MEM_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[2] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_ROUND " "Info: Pin EN_ROUND not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_ROUND } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_ROUND } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_CNT_2 " "Info: Pin EN_CNT_2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_CNT_2 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CNT_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_REG_2 " "Info: Pin EN_REG_2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_REG_2 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_REG_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_REG_4 " "Info: Pin EN_REG_4 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_REG_4 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_REG_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_REG_3 " "Info: Pin EN_REG_3 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_REG_3 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_REG_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT_MEM_A\[0\] " "Info: Pin DATA_OUT_MEM_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DATA_OUT_MEM_A[0] } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_REG_1 " "Info: Pin EN_REG_1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EN_REG_1 } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_REG_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RST_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:0:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:2:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:2:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:5:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:5:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:5:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:6:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:6:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:7:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:7:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:7:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:8:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:8:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:8:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:9:TFF_X\|dflipflop:ff\|Q " "Info: Destination node counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:9:TFF_X\|dflipflop:ff\|Q" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:9:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RST_n } } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.3V 19 30 0 " "Info: Number of I/O pins in group: 49 (unused VREF, 3.3V VCCIO, 19 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.942 ns register register " "Info: Estimated most critical path is register to register delay of 4.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_sig:REG_3\|Q\[7\] 1 REG LAB_X47_Y35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X47_Y35; Fanout = 1; REG Node = 'reg_sig:REG_3\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sig:REG_3|Q[7] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.420 ns) 1.082 ns Mux4to1:mux_1\|OUT_DATA\[7\]~9 2 COMB LAB_X45_Y35 1 " "Info: 2: + IC(0.662 ns) + CELL(0.420 ns) = 1.082 ns; Loc. = LAB_X45_Y35; Fanout = 1; COMB Node = 'Mux4to1:mux_1\|OUT_DATA\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { reg_sig:REG_3|Q[7] Mux4to1:mux_1|OUT_DATA[7]~9 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.647 ns Mux4to1:mux_1\|OUT_DATA\[7\]~10 3 COMB LAB_X45_Y35 2 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.647 ns; Loc. = LAB_X45_Y35; Fanout = 2; COMB Node = 'Mux4to1:mux_1\|OUT_DATA\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux4to1:mux_1|OUT_DATA[7]~9 Mux4to1:mux_1|OUT_DATA[7]~10 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.393 ns) 2.914 ns Adder:sommatore\|Add0~28 4 COMB LAB_X47_Y35 2 " "Info: 4: + IC(0.874 ns) + CELL(0.393 ns) = 2.914 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { Mux4to1:mux_1|OUT_DATA[7]~10 Adder:sommatore|Add0~28 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.985 ns Adder:sommatore\|Add0~30 5 COMB LAB_X47_Y35 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.985 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~28 Adder:sommatore|Add0~30 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.056 ns Adder:sommatore\|Add0~32 6 COMB LAB_X47_Y35 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.056 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~30 Adder:sommatore|Add0~32 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.127 ns Adder:sommatore\|Add0~34 7 COMB LAB_X47_Y35 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.127 ns; Loc. = LAB_X47_Y35; Fanout = 1; COMB Node = 'Adder:sommatore\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~32 Adder:sommatore|Add0~34 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.537 ns Adder:sommatore\|Add0~35 8 COMB LAB_X47_Y35 11 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.537 ns; Loc. = LAB_X47_Y35; Fanout = 11; COMB Node = 'Adder:sommatore\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~34 Adder:sommatore|Add0~35 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.102 ns rounder:rounding\|Comparison~0 9 COMB LAB_X47_Y35 7 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 4.102 ns; Loc. = LAB_X47_Y35; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Adder:sommatore|Add0~35 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 4.858 ns rounder:rounding\|OUT_ROUND~0 10 COMB LAB_X46_Y35 1 " "Info: 10: + IC(0.606 ns) + CELL(0.150 ns) = 4.858 ns; Loc. = LAB_X46_Y35; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.942 ns rounder:rounding\|OUT_ROUND\[0\] 11 REG LAB_X46_Y35 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.942 ns; Loc. = LAB_X46_Y35; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.258 ns ( 45.69 % ) " "Info: Total cell delay = 2.258 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.684 ns ( 54.31 % ) " "Info: Total interconnect delay = 2.684 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { reg_sig:REG_3|Q[7] Mux4to1:mux_1|OUT_DATA[7]~9 Mux4to1:mux_1|OUT_DATA[7]~10 Adder:sommatore|Add0~28 Adder:sommatore|Add0~30 Adder:sommatore|Add0~32 Adder:sommatore|Add0~34 Adder:sommatore|Add0~35 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~0 rounder:rounding|OUT_ROUND[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TC_CNT_1 0 " "Info: Pin \"TC_CNT_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[0\] 0 " "Info: Pin \"OUT_ROUND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[1\] 0 " "Info: Pin \"OUT_ROUND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[2\] 0 " "Info: Pin \"OUT_ROUND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[3\] 0 " "Info: Pin \"OUT_ROUND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[4\] 0 " "Info: Pin \"OUT_ROUND\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[5\] 0 " "Info: Pin \"OUT_ROUND\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[6\] 0 " "Info: Pin \"OUT_ROUND\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_ROUND\[7\] 0 " "Info: Pin \"OUT_ROUND\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[0\] 0 " "Info: Pin \"ADDRESS_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[1\] 0 " "Info: Pin \"ADDRESS_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[2\] 0 " "Info: Pin \"ADDRESS_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[3\] 0 " "Info: Pin \"ADDRESS_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[4\] 0 " "Info: Pin \"ADDRESS_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[5\] 0 " "Info: Pin \"ADDRESS_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[6\] 0 " "Info: Pin \"ADDRESS_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[7\] 0 " "Info: Pin \"ADDRESS_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[8\] 0 " "Info: Pin \"ADDRESS_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_MEM\[9\] 0 " "Info: Pin \"ADDRESS_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[0\] 0 " "Info: Pin \"OUTPUT_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[1\] 0 " "Info: Pin \"OUTPUT_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[2\] 0 " "Info: Pin \"OUTPUT_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[3\] 0 " "Info: Pin \"OUTPUT_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[4\] 0 " "Info: Pin \"OUTPUT_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[5\] 0 " "Info: Pin \"OUTPUT_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[6\] 0 " "Info: Pin \"OUTPUT_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[7\] 0 " "Info: Pin \"OUTPUT_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[8\] 0 " "Info: Pin \"OUTPUT_PORT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[9\] 0 " "Info: Pin \"OUTPUT_PORT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT_PORT\[10\] 0 " "Info: Pin \"OUTPUT_PORT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:04:58 2019 " "Info: Processing ended: Wed May 01 17:04:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:04:59 2019 " "Info: Processing started: Wed May 01 17:04:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:05:01 2019 " "Info: Processing ended: Wed May 01 17:05:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:05:02 2019 " "Info: Processing started: Wed May 01 17:05:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_sig:REG_3\|Q\[7\] register rounder:rounding\|OUT_ROUND\[1\] 212.63 MHz 4.703 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 212.63 MHz between source register \"reg_sig:REG_3\|Q\[7\]\" and destination register \"rounder:rounding\|OUT_ROUND\[1\]\" (period= 4.703 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.489 ns + Longest register register " "Info: + Longest register to register delay is 4.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_sig:REG_3\|Q\[7\] 1 REG LCFF_X47_Y35_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y35_N21; Fanout = 1; REG Node = 'reg_sig:REG_3\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sig:REG_3|Q[7] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.150 ns) 0.857 ns Mux4to1:mux_1\|OUT_DATA\[7\]~9 2 COMB LCCOMB_X45_Y35_N22 1 " "Info: 2: + IC(0.707 ns) + CELL(0.150 ns) = 0.857 ns; Loc. = LCCOMB_X45_Y35_N22; Fanout = 1; COMB Node = 'Mux4to1:mux_1\|OUT_DATA\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { reg_sig:REG_3|Q[7] Mux4to1:mux_1|OUT_DATA[7]~9 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 1.248 ns Mux4to1:mux_1\|OUT_DATA\[7\]~10 3 COMB LCCOMB_X45_Y35_N24 2 " "Info: 3: + IC(0.242 ns) + CELL(0.149 ns) = 1.248 ns; Loc. = LCCOMB_X45_Y35_N24; Fanout = 2; COMB Node = 'Mux4to1:mux_1\|OUT_DATA\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Mux4to1:mux_1|OUT_DATA[7]~9 Mux4to1:mux_1|OUT_DATA[7]~10 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.393 ns) 2.317 ns Adder:sommatore\|Add0~28 4 COMB LCCOMB_X47_Y35_N20 2 " "Info: 4: + IC(0.676 ns) + CELL(0.393 ns) = 2.317 ns; Loc. = LCCOMB_X47_Y35_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Mux4to1:mux_1|OUT_DATA[7]~10 Adder:sommatore|Add0~28 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.727 ns Adder:sommatore\|Add0~29 5 COMB LCCOMB_X47_Y35_N22 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.727 ns; Loc. = LCCOMB_X47_Y35_N22; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~28 Adder:sommatore|Add0~29 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 3.626 ns rounder:rounding\|Comparison~0 6 COMB LCCOMB_X47_Y35_N0 7 " "Info: 6: + IC(0.461 ns) + CELL(0.438 ns) = 3.626 ns; Loc. = LCCOMB_X47_Y35_N0; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { Adder:sommatore|Add0~29 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.275 ns) 4.405 ns rounder:rounding\|OUT_ROUND~1 7 COMB LCCOMB_X46_Y35_N18 1 " "Info: 7: + IC(0.504 ns) + CELL(0.275 ns) = 4.405 ns; Loc. = LCCOMB_X46_Y35_N18; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~1 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.489 ns rounder:rounding\|OUT_ROUND\[1\] 8 REG LCFF_X46_Y35_N19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.489 ns; Loc. = LCFF_X46_Y35_N19; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~1 rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.899 ns ( 42.30 % ) " "Info: Total cell delay = 1.899 ns ( 42.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 57.70 % ) " "Info: Total interconnect delay = 2.590 ns ( 57.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { reg_sig:REG_3|Q[7] Mux4to1:mux_1|OUT_DATA[7]~9 Mux4to1:mux_1|OUT_DATA[7]~10 Adder:sommatore|Add0~28 Adder:sommatore|Add0~29 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~1 rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.489 ns" { reg_sig:REG_3|Q[7] {} Mux4to1:mux_1|OUT_DATA[7]~9 {} Mux4to1:mux_1|OUT_DATA[7]~10 {} Adder:sommatore|Add0~28 {} Adder:sommatore|Add0~29 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~1 {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.707ns 0.242ns 0.676ns 0.000ns 0.461ns 0.504ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.393ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.685 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns rounder:rounding\|OUT_ROUND\[1\] 3 REG LCFF_X46_Y35_N19 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X46_Y35_N19; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.685 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns reg_sig:REG_3\|Q\[7\] 3 REG LCFF_X47_Y35_N21 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X47_Y35_N21; Fanout = 1; REG Node = 'reg_sig:REG_3\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK~clkctrl reg_sig:REG_3|Q[7] } "NODE_NAME" } } { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl reg_sig:REG_3|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:REG_3|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl reg_sig:REG_3|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:REG_3|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Reg_signed.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Reg_signed.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { reg_sig:REG_3|Q[7] Mux4to1:mux_1|OUT_DATA[7]~9 Mux4to1:mux_1|OUT_DATA[7]~10 Adder:sommatore|Add0~28 Adder:sommatore|Add0~29 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~1 rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.489 ns" { reg_sig:REG_3|Q[7] {} Mux4to1:mux_1|OUT_DATA[7]~9 {} Mux4to1:mux_1|OUT_DATA[7]~10 {} Adder:sommatore|Add0~28 {} Adder:sommatore|Add0~29 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~1 {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.707ns 0.242ns 0.676ns 0.000ns 0.461ns 0.504ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.393ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl reg_sig:REG_3|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_sig:REG_3|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rounder:rounding\|OUT_ROUND\[1\] DATA_OUT_MEM_A\[4\] CLK 7.445 ns register " "Info: tsu for register \"rounder:rounding\|OUT_ROUND\[1\]\" (data pin = \"DATA_OUT_MEM_A\[4\]\", clock pin = \"CLK\") is 7.445 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.166 ns + Longest pin register " "Info: + Longest pin to register delay is 10.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DATA_OUT_MEM_A\[4\] 1 PIN PIN_J17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 2; PIN Node = 'DATA_OUT_MEM_A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT_MEM_A[4] } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.296 ns) + CELL(0.438 ns) 6.564 ns Mux4to1:mux_1\|OUT_DATA\[3\]~17 2 COMB LCCOMB_X45_Y35_N20 2 " "Info: 2: + IC(5.296 ns) + CELL(0.438 ns) = 6.564 ns; Loc. = LCCOMB_X45_Y35_N20; Fanout = 2; COMB Node = 'Mux4to1:mux_1\|OUT_DATA\[3\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { DATA_OUT_MEM_A[4] Mux4to1:mux_1|OUT_DATA[3]~17 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/mux4to1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.393 ns) 7.622 ns Adder:sommatore\|Add0~20 3 COMB LCCOMB_X47_Y35_N12 2 " "Info: 3: + IC(0.665 ns) + CELL(0.393 ns) = 7.622 ns; Loc. = LCCOMB_X47_Y35_N12; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Mux4to1:mux_1|OUT_DATA[3]~17 Adder:sommatore|Add0~20 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.781 ns Adder:sommatore\|Add0~22 4 COMB LCCOMB_X47_Y35_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 7.781 ns; Loc. = LCCOMB_X47_Y35_N14; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Adder:sommatore|Add0~20 Adder:sommatore|Add0~22 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.852 ns Adder:sommatore\|Add0~24 5 COMB LCCOMB_X47_Y35_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.852 ns; Loc. = LCCOMB_X47_Y35_N16; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~22 Adder:sommatore|Add0~24 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.923 ns Adder:sommatore\|Add0~26 6 COMB LCCOMB_X47_Y35_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.923 ns; Loc. = LCCOMB_X47_Y35_N18; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~24 Adder:sommatore|Add0~26 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.994 ns Adder:sommatore\|Add0~28 7 COMB LCCOMB_X47_Y35_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.994 ns; Loc. = LCCOMB_X47_Y35_N20; Fanout = 2; COMB Node = 'Adder:sommatore\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Adder:sommatore|Add0~26 Adder:sommatore|Add0~28 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.404 ns Adder:sommatore\|Add0~29 8 COMB LCCOMB_X47_Y35_N22 3 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 8.404 ns; Loc. = LCCOMB_X47_Y35_N22; Fanout = 3; COMB Node = 'Adder:sommatore\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Adder:sommatore|Add0~28 Adder:sommatore|Add0~29 } "NODE_NAME" } } { "Adder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Adder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 9.303 ns rounder:rounding\|Comparison~0 9 COMB LCCOMB_X47_Y35_N0 7 " "Info: 9: + IC(0.461 ns) + CELL(0.438 ns) = 9.303 ns; Loc. = LCCOMB_X47_Y35_N0; Fanout = 7; COMB Node = 'rounder:rounding\|Comparison~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { Adder:sommatore|Add0~29 rounder:rounding|Comparison~0 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.275 ns) 10.082 ns rounder:rounding\|OUT_ROUND~1 10 COMB LCCOMB_X46_Y35_N18 1 " "Info: 10: + IC(0.504 ns) + CELL(0.275 ns) = 10.082 ns; Loc. = LCCOMB_X46_Y35_N18; Fanout = 1; COMB Node = 'rounder:rounding\|OUT_ROUND~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~1 } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.166 ns rounder:rounding\|OUT_ROUND\[1\] 11 REG LCFF_X46_Y35_N19 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 10.166 ns; Loc. = LCFF_X46_Y35_N19; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rounder:rounding|OUT_ROUND~1 rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.240 ns ( 31.87 % ) " "Info: Total cell delay = 3.240 ns ( 31.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.926 ns ( 68.13 % ) " "Info: Total interconnect delay = 6.926 ns ( 68.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.166 ns" { DATA_OUT_MEM_A[4] Mux4to1:mux_1|OUT_DATA[3]~17 Adder:sommatore|Add0~20 Adder:sommatore|Add0~22 Adder:sommatore|Add0~24 Adder:sommatore|Add0~26 Adder:sommatore|Add0~28 Adder:sommatore|Add0~29 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~1 rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.166 ns" { DATA_OUT_MEM_A[4] {} DATA_OUT_MEM_A[4]~combout {} Mux4to1:mux_1|OUT_DATA[3]~17 {} Adder:sommatore|Add0~20 {} Adder:sommatore|Add0~22 {} Adder:sommatore|Add0~24 {} Adder:sommatore|Add0~26 {} Adder:sommatore|Add0~28 {} Adder:sommatore|Add0~29 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~1 {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 5.296ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.461ns 0.504ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns rounder:rounding\|OUT_ROUND\[1\] 3 REG LCFF_X46_Y35_N19 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X46_Y35_N19; Fanout = 1; REG Node = 'rounder:rounding\|OUT_ROUND\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "rounder.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/rounder.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.166 ns" { DATA_OUT_MEM_A[4] Mux4to1:mux_1|OUT_DATA[3]~17 Adder:sommatore|Add0~20 Adder:sommatore|Add0~22 Adder:sommatore|Add0~24 Adder:sommatore|Add0~26 Adder:sommatore|Add0~28 Adder:sommatore|Add0~29 rounder:rounding|Comparison~0 rounder:rounding|OUT_ROUND~1 rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.166 ns" { DATA_OUT_MEM_A[4] {} DATA_OUT_MEM_A[4]~combout {} Mux4to1:mux_1|OUT_DATA[3]~17 {} Adder:sommatore|Add0~20 {} Adder:sommatore|Add0~22 {} Adder:sommatore|Add0~24 {} Adder:sommatore|Add0~26 {} Adder:sommatore|Add0~28 {} Adder:sommatore|Add0~29 {} rounder:rounding|Comparison~0 {} rounder:rounding|OUT_ROUND~1 {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 5.296ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.461ns 0.504ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl rounder:rounding|OUT_ROUND[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rounder:rounding|OUT_ROUND[1] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TC_CNT_1 counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q 8.037 ns register " "Info: tco from clock \"CLK\" to destination pin \"TC_CNT_1\" through register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q\" is 8.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.670 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X1_Y32_N23 6 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N23; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.117 ns + Longest register pin " "Info: + Longest register to pin delay is 5.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q 1 REG LCFF_X1_Y32_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y32_N23; Fanout = 6; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:3:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.410 ns) 1.144 ns TC_CNT_1~0 2 COMB LCCOMB_X1_Y32_N20 1 " "Info: 2: + IC(0.734 ns) + CELL(0.410 ns) = 1.144 ns; Loc. = LCCOMB_X1_Y32_N20; Fanout = 1; COMB Node = 'TC_CNT_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q TC_CNT_1~0 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.410 ns) 1.820 ns TC_CNT_1~2 3 COMB LCCOMB_X1_Y32_N16 1 " "Info: 3: + IC(0.266 ns) + CELL(0.410 ns) = 1.820 ns; Loc. = LCCOMB_X1_Y32_N16; Fanout = 1; COMB Node = 'TC_CNT_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TC_CNT_1~0 TC_CNT_1~2 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(2.662 ns) 5.117 ns TC_CNT_1 4 PIN PIN_D2 0 " "Info: 4: + IC(0.635 ns) + CELL(2.662 ns) = 5.117 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'TC_CNT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.482 ns ( 68.05 % ) " "Info: Total cell delay = 3.482 ns ( 68.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 31.95 % ) " "Info: Total interconnect delay = 1.635 ns ( 31.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q TC_CNT_1~0 TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} TC_CNT_1~0 {} TC_CNT_1~2 {} TC_CNT_1 {} } { 0.000ns 0.734ns 0.266ns 0.635ns } { 0.000ns 0.410ns 0.410ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q TC_CNT_1~0 TC_CNT_1~2 TC_CNT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:3:TFF_X|dflipflop:ff|Q {} TC_CNT_1~0 {} TC_CNT_1~2 {} TC_CNT_1 {} } { 0.000ns 0.734ns 0.266ns 0.635ns } { 0.000ns 0.410ns 0.410ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q EN_CNT_1 CLK 0.083 ns register " "Info: th for register \"counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q\" (data pin = \"EN_CNT_1\", clock pin = \"CLK\") is 0.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 67; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X1_Y32_N19 5 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N19; Fanout = 5; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.853 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns EN_CNT_1 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'EN_CNT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CNT_1 } "NODE_NAME" } } { "Datapath.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/Datapath.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.150 ns) 2.769 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|D~0 2 COMB LCCOMB_X1_Y32_N18 1 " "Info: 2: + IC(1.640 ns) + CELL(0.150 ns) = 2.769 ns; Loc. = LCCOMB_X1_Y32_N18; Fanout = 1; COMB Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|D~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { EN_CNT_1 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|D~0 } "NODE_NAME" } } { "tflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/tflipflop.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.853 ns counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X1_Y32_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.853 ns; Loc. = LCFF_X1_Y32_N19; Fanout = 5; REG Node = 'counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:1:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|D~0 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 42.52 % ) " "Info: Total cell delay = 1.213 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 57.48 % ) " "Info: Total interconnect delay = 1.640 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { EN_CNT_1 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|D~0 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { EN_CNT_1 {} EN_CNT_1~combout {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|D~0 {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 1.640ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { EN_CNT_1 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|D~0 counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { EN_CNT_1 {} EN_CNT_1~combout {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|D~0 {} counter_Nbit:cnt_1|tflipflop:\GEN_CNT:1:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 1.640ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:05:03 2019 " "Info: Processing ended: Wed May 01 17:05:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:05:04 2019 " "Info: Processing started: Wed May 01 17:05:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Datapath.vho Datapath_vhd.sdo D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/simulation/modelsim/ simulation " "Info: Generated files \"Datapath.vho\" and \"Datapath_vhd.sdo\" in directory \"D:/scuola/Polito/ESD/lab6/ESD/lab6/Datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 17:05:05 2019 " "Info: Processing ended: Wed May 01 17:05:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
