-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is FromConfigurationPipelineModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity FromConfigurationPipelineModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		inData0 : in unsigned (7 downto 0);
		inData1 : in unsigned (7 downto 0);
		inData2 : in unsigned (7 downto 0);
		inData3 : in unsigned (7 downto 0);
		inData4 : in unsigned (7 downto 0);
		inData5 : in unsigned (7 downto 0);
		inData6 : in unsigned (7 downto 0);
		inData7 : in unsigned (7 downto 0);
		inReady : in std_logic;
		outReady : out std_logic;
		outResult : out unsigned (15 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of FromConfigurationPipelineModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant Pipeline_PipelineConfigurations_L38F60T61_Expr : unsigned(3 downto 0) := "1000";
	signal Inputs_inReady : std_logic := '0';
	signal Pipeline_stage0_NextState_IsS0Ready : std_logic := '0';
	signal Pipeline_stage0_NextState_sum01 : signed(31 downto 0) := (others => '0');
	signal Pipeline_stage0_NextState_sum23 : signed(31 downto 0) := (others => '0');
	signal Pipeline_stage0_NextState_sum45 : signed(31 downto 0) := (others => '0');
	signal Pipeline_stage0_NextState_sum67 : signed(31 downto 0) := (others => '0');
	signal Pipeline_stage1_NextState_IsS1Ready : std_logic := '0';
	signal Pipeline_stage1_NextState_sum0123 : signed(31 downto 0) := (others => '0');
	signal Pipeline_stage1_NextState_sum4567 : signed(31 downto 0) := (others => '0');
	signal Pipeline_stage2_NextState_ready : std_logic := '0';
	signal Pipeline_stage2_NextState_result : unsigned(15 downto 0) := (others => '0');
	signal Pipeline_Inputs_inReady : std_logic := '0';
	signal Pipeline_State_ready : std_logic := '0';
	signal Pipeline_State_result : unsigned(15 downto 0) := (others => '0');
	signal Pipeline_NextState_ready : std_logic := '0';
	signal Pipeline_NextState_result : unsigned(15 downto 0) := (others => '0');
	signal Pipeline_PipelineConfigurations_L38F40T56_Cast : unsigned(7 downto 0) := (others => '0');
	signal Pipeline_PipelineConfigurations_L38F65T81_Cast : unsigned(7 downto 0) := (others => '0');
	signal Pipeline_PipelineConfigurations_L38F30T82_Cast : unsigned(15 downto 0) := (others => '0');
	signal Pipeline_stage0_State_IsS0Ready : std_logic := '0';
	constant Pipeline_stage0_State_IsS0ReadyDefault : std_logic := '0';
	signal Pipeline_stage0_State_sum01 : signed(31 downto 0) := "00000000000000000000000000000000";
	constant Pipeline_stage0_State_sum01Default : signed(31 downto 0) := "00000000000000000000000000000000";
	signal Pipeline_stage0_State_sum23 : signed(31 downto 0) := "00000000000000000000000000000000";
	constant Pipeline_stage0_State_sum23Default : signed(31 downto 0) := "00000000000000000000000000000000";
	signal Pipeline_stage0_State_sum45 : signed(31 downto 0) := "00000000000000000000000000000000";
	constant Pipeline_stage0_State_sum45Default : signed(31 downto 0) := "00000000000000000000000000000000";
	signal Pipeline_stage0_State_sum67 : signed(31 downto 0) := "00000000000000000000000000000000";
	constant Pipeline_stage0_State_sum67Default : signed(31 downto 0) := "00000000000000000000000000000000";
	signal Pipeline_stage1_State_IsS1Ready : std_logic := '0';
	constant Pipeline_stage1_State_IsS1ReadyDefault : std_logic := '0';
	signal Pipeline_stage1_State_sum0123 : signed(31 downto 0) := "00000000000000000000000000000000";
	constant Pipeline_stage1_State_sum0123Default : signed(31 downto 0) := "00000000000000000000000000000000";
	signal Pipeline_stage1_State_sum4567 : signed(31 downto 0) := "00000000000000000000000000000000";
	constant Pipeline_stage1_State_sum4567Default : signed(31 downto 0) := "00000000000000000000000000000000";
	signal Pipeline_stage2_State_ready : std_logic := '0';
	constant Pipeline_stage2_State_readyDefault : std_logic := '0';
	signal Pipeline_stage2_State_result : unsigned(15 downto 0) := "0000000000000000";
	constant Pipeline_stage2_State_resultDefault : unsigned(15 downto 0) := "0000000000000000";
	signal Pipeline_PipelineConfigurations_L38F39T81_Expr : unsigned(23 downto 0) := "000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L38F39T81_Expr_1 : unsigned(23 downto 0) := "000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L38F39T81_Expr_2 : unsigned(23 downto 0) := "000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L38F40T61_Expr : unsigned(23 downto 0) := "000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L38F40T61_Expr_1 : unsigned(23 downto 0) := "000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L25F29T54_Expr : unsigned(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L25F29T54_Expr_1 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L25F29T54_Expr_2 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L26F29T54_Expr : unsigned(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L26F29T54_Expr_1 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L26F29T54_Expr_2 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L27F29T54_Expr : unsigned(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L27F29T54_Expr_1 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L27F29T54_Expr_2 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L28F29T54_Expr : unsigned(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L28F29T54_Expr_1 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L28F29T54_Expr_2 : signed(9 downto 0) := "0000000000";
	signal Pipeline_PipelineConfigurations_L32F31T50_Expr : signed(32 downto 0) := "000000000000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L32F31T50_Expr_1 : signed(32 downto 0) := "000000000000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L32F31T50_Expr_2 : signed(32 downto 0) := "000000000000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L33F31T50_Expr : signed(32 downto 0) := "000000000000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L33F31T50_Expr_1 : signed(32 downto 0) := "000000000000000000000000000000000";
	signal Pipeline_PipelineConfigurations_L33F31T50_Expr_2 : signed(32 downto 0) := "000000000000000000000000000000000";
	type Inputs_inDataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Inputs_inData : Inputs_inDataArray := (others => (others => '0'));
	type Pipeline_Inputs_inDataArray is array (0 to 7) of unsigned (7 downto 0);
	signal Pipeline_Inputs_inData : Pipeline_Inputs_inDataArray := (others => (others => '0'));
begin
	process (Clock, Pipeline_stage0_NextState_IsS0Ready, Pipeline_stage0_NextState_sum01, Pipeline_stage0_NextState_sum23, Pipeline_stage0_NextState_sum45, Pipeline_stage0_NextState_sum67, Pipeline_stage1_NextState_IsS1Ready, Pipeline_stage1_NextState_sum0123, Pipeline_stage1_NextState_sum4567, Pipeline_stage2_NextState_ready, Pipeline_stage2_NextState_result, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_State_IsS0ReadyDefault;
				Pipeline_stage0_State_sum01 <= Pipeline_stage0_State_sum01Default;
				Pipeline_stage0_State_sum23 <= Pipeline_stage0_State_sum23Default;
				Pipeline_stage0_State_sum45 <= Pipeline_stage0_State_sum45Default;
				Pipeline_stage0_State_sum67 <= Pipeline_stage0_State_sum67Default;
				Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_State_IsS1ReadyDefault;
				Pipeline_stage1_State_sum0123 <= Pipeline_stage1_State_sum0123Default;
				Pipeline_stage1_State_sum4567 <= Pipeline_stage1_State_sum4567Default;
				Pipeline_stage2_State_ready <= Pipeline_stage2_State_readyDefault;
				Pipeline_stage2_State_result <= Pipeline_stage2_State_resultDefault;
			else
				Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_NextState_IsS0Ready;
				Pipeline_stage0_State_sum01 <= Pipeline_stage0_NextState_sum01;
				Pipeline_stage0_State_sum23 <= Pipeline_stage0_NextState_sum23;
				Pipeline_stage0_State_sum45 <= Pipeline_stage0_NextState_sum45;
				Pipeline_stage0_State_sum67 <= Pipeline_stage0_NextState_sum67;
				Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_NextState_IsS1Ready;
				Pipeline_stage1_State_sum0123 <= Pipeline_stage1_NextState_sum0123;
				Pipeline_stage1_State_sum4567 <= Pipeline_stage1_NextState_sum4567;
				Pipeline_stage2_State_ready <= Pipeline_stage2_NextState_ready;
				Pipeline_stage2_State_result <= Pipeline_stage2_NextState_result;
			end if;
		end if;
	end process;
	process (Pipeline_PipelineConfigurations_L38F39T81_Expr_1, Pipeline_PipelineConfigurations_L38F39T81_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L38F39T81_Expr <= Pipeline_PipelineConfigurations_L38F39T81_Expr_1 OR Pipeline_PipelineConfigurations_L38F39T81_Expr_2;
	end process;
	process (Pipeline_PipelineConfigurations_L38F40T61_Expr_1)
		alias output is Pipeline_PipelineConfigurations_L38F40T61_Expr;
		alias source0 is Pipeline_PipelineConfigurations_L38F40T61_Expr_1;
	begin
		output(0) <= '0';
		output(1) <= '0';
		output(2) <= '0';
		output(3) <= '0';
		output(4) <= '0';
		output(5) <= '0';
		output(6) <= '0';
		output(7) <= '0';
		output(8) <= source0(0);
		output(9) <= source0(1);
		output(10) <= source0(2);
		output(11) <= source0(3);
		output(12) <= source0(4);
		output(13) <= source0(5);
		output(14) <= source0(6);
		output(15) <= source0(7);
		output(16) <= '0';
		output(17) <= '0';
		output(18) <= '0';
		output(19) <= '0';
		output(20) <= '0';
		output(21) <= '0';
		output(22) <= '0';
		output(23) <= '0';
	end process;
	process (Pipeline_PipelineConfigurations_L25F29T54_Expr_1, Pipeline_PipelineConfigurations_L25F29T54_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L25F29T54_Expr <= resize(unsigned(signed(resize(Pipeline_PipelineConfigurations_L25F29T54_Expr_1, Pipeline_PipelineConfigurations_L25F29T54_Expr_1'length + 1)) + signed(resize(Pipeline_PipelineConfigurations_L25F29T54_Expr_2, Pipeline_PipelineConfigurations_L25F29T54_Expr_2'length + 1))), Pipeline_PipelineConfigurations_L25F29T54_Expr'length);
	end process;
	process (Pipeline_PipelineConfigurations_L26F29T54_Expr_1, Pipeline_PipelineConfigurations_L26F29T54_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L26F29T54_Expr <= resize(unsigned(signed(resize(Pipeline_PipelineConfigurations_L26F29T54_Expr_1, Pipeline_PipelineConfigurations_L26F29T54_Expr_1'length + 1)) + signed(resize(Pipeline_PipelineConfigurations_L26F29T54_Expr_2, Pipeline_PipelineConfigurations_L26F29T54_Expr_2'length + 1))), Pipeline_PipelineConfigurations_L26F29T54_Expr'length);
	end process;
	process (Pipeline_PipelineConfigurations_L27F29T54_Expr_1, Pipeline_PipelineConfigurations_L27F29T54_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L27F29T54_Expr <= resize(unsigned(signed(resize(Pipeline_PipelineConfigurations_L27F29T54_Expr_1, Pipeline_PipelineConfigurations_L27F29T54_Expr_1'length + 1)) + signed(resize(Pipeline_PipelineConfigurations_L27F29T54_Expr_2, Pipeline_PipelineConfigurations_L27F29T54_Expr_2'length + 1))), Pipeline_PipelineConfigurations_L27F29T54_Expr'length);
	end process;
	process (Pipeline_PipelineConfigurations_L28F29T54_Expr_1, Pipeline_PipelineConfigurations_L28F29T54_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L28F29T54_Expr <= resize(unsigned(signed(resize(Pipeline_PipelineConfigurations_L28F29T54_Expr_1, Pipeline_PipelineConfigurations_L28F29T54_Expr_1'length + 1)) + signed(resize(Pipeline_PipelineConfigurations_L28F29T54_Expr_2, Pipeline_PipelineConfigurations_L28F29T54_Expr_2'length + 1))), Pipeline_PipelineConfigurations_L28F29T54_Expr'length);
	end process;
	process (Pipeline_PipelineConfigurations_L32F31T50_Expr_1, Pipeline_PipelineConfigurations_L32F31T50_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L32F31T50_Expr <= resize(signed(signed(resize(Pipeline_PipelineConfigurations_L32F31T50_Expr_1, Pipeline_PipelineConfigurations_L32F31T50_Expr_1'length + 1)) + signed(resize(Pipeline_PipelineConfigurations_L32F31T50_Expr_2, Pipeline_PipelineConfigurations_L32F31T50_Expr_2'length + 1))), Pipeline_PipelineConfigurations_L32F31T50_Expr'length);
	end process;
	process (Pipeline_PipelineConfigurations_L33F31T50_Expr_1, Pipeline_PipelineConfigurations_L33F31T50_Expr_2)
	begin
		Pipeline_PipelineConfigurations_L33F31T50_Expr <= resize(signed(signed(resize(Pipeline_PipelineConfigurations_L33F31T50_Expr_1, Pipeline_PipelineConfigurations_L33F31T50_Expr_1'length + 1)) + signed(resize(Pipeline_PipelineConfigurations_L33F31T50_Expr_2, Pipeline_PipelineConfigurations_L33F31T50_Expr_2'length + 1))), Pipeline_PipelineConfigurations_L33F31T50_Expr'length);
	end process;
	process (Pipeline_Inputs_inReady, Pipeline_PipelineConfigurations_L25F29T54_Expr, Pipeline_PipelineConfigurations_L26F29T54_Expr, Pipeline_PipelineConfigurations_L27F29T54_Expr, Pipeline_PipelineConfigurations_L28F29T54_Expr, Pipeline_PipelineConfigurations_L32F31T50_Expr, Pipeline_PipelineConfigurations_L33F31T50_Expr, Pipeline_PipelineConfigurations_L38F30T82_Cast, Pipeline_stage0_State_IsS0Ready, Pipeline_stage0_State_sum01, Pipeline_stage0_State_sum23, Pipeline_stage0_State_sum45, Pipeline_stage0_State_sum67, Pipeline_stage1_State_IsS1Ready, Pipeline_stage1_State_sum0123, Pipeline_stage1_State_sum4567, Pipeline_stage2_State_ready, Pipeline_stage2_State_result)
	begin
		Pipeline_stage0_NextState_IsS0Ready <= Pipeline_stage0_State_IsS0Ready;
		Pipeline_stage0_NextState_sum01 <= Pipeline_stage0_State_sum01;
		Pipeline_stage0_NextState_sum23 <= Pipeline_stage0_State_sum23;
		Pipeline_stage0_NextState_sum45 <= Pipeline_stage0_State_sum45;
		Pipeline_stage0_NextState_sum67 <= Pipeline_stage0_State_sum67;
		Pipeline_stage1_NextState_IsS1Ready <= Pipeline_stage1_State_IsS1Ready;
		Pipeline_stage1_NextState_sum0123 <= Pipeline_stage1_State_sum0123;
		Pipeline_stage1_NextState_sum4567 <= Pipeline_stage1_State_sum4567;
		Pipeline_stage2_NextState_ready <= Pipeline_stage2_State_ready;
		Pipeline_stage2_NextState_result <= Pipeline_stage2_State_result;
		Pipeline_stage0_NextState_IsS0Ready <= Pipeline_Inputs_inReady;
		Pipeline_stage0_NextState_sum01(31 downto 10) <= (others => '0');
		Pipeline_stage0_NextState_sum01(9 downto 0) <= signed(Pipeline_PipelineConfigurations_L25F29T54_Expr);
		Pipeline_stage0_NextState_sum23(31 downto 10) <= (others => '0');
		Pipeline_stage0_NextState_sum23(9 downto 0) <= signed(Pipeline_PipelineConfigurations_L26F29T54_Expr);
		Pipeline_stage0_NextState_sum45(31 downto 10) <= (others => '0');
		Pipeline_stage0_NextState_sum45(9 downto 0) <= signed(Pipeline_PipelineConfigurations_L27F29T54_Expr);
		Pipeline_stage0_NextState_sum67(31 downto 10) <= (others => '0');
		Pipeline_stage0_NextState_sum67(9 downto 0) <= signed(Pipeline_PipelineConfigurations_L28F29T54_Expr);
		Pipeline_stage1_NextState_IsS1Ready <= Pipeline_stage0_State_IsS0Ready;
		Pipeline_stage1_NextState_sum0123 <= Pipeline_PipelineConfigurations_L32F31T50_Expr(31 downto 0);
		Pipeline_stage1_NextState_sum4567 <= Pipeline_PipelineConfigurations_L33F31T50_Expr(31 downto 0);
		Pipeline_stage2_NextState_ready <= Pipeline_stage1_State_IsS1Ready;
		Pipeline_stage2_NextState_result <= Pipeline_PipelineConfigurations_L38F30T82_Cast;
	end process;
	process (inData0, inData1, inData2, inData3, inData4, inData5, inData6, inData7, Inputs_inData, Inputs_inReady, inReady, Pipeline_Inputs_inData, Pipeline_PipelineConfigurations_L38F39T81_Expr, Pipeline_PipelineConfigurations_L38F40T56_Cast, Pipeline_PipelineConfigurations_L38F40T61_Expr, Pipeline_PipelineConfigurations_L38F65T81_Cast, Pipeline_stage0_State_sum01, Pipeline_stage0_State_sum23, Pipeline_stage0_State_sum45, Pipeline_stage0_State_sum67, Pipeline_stage1_State_sum0123, Pipeline_stage1_State_sum4567, Pipeline_stage2_NextState_ready, Pipeline_stage2_NextState_result, Pipeline_stage2_State_ready, Pipeline_stage2_State_result, Pipeline_State_ready, Pipeline_State_result)
	begin
		Pipeline_PipelineConfigurations_L38F39T81_Expr_1 <= Pipeline_PipelineConfigurations_L38F40T61_Expr;
		Pipeline_PipelineConfigurations_L38F39T81_Expr_2(23 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L38F39T81_Expr_2(7 downto 0) <= Pipeline_PipelineConfigurations_L38F65T81_Cast;
		Pipeline_PipelineConfigurations_L38F40T61_Expr_1(23 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L38F40T61_Expr_1(7 downto 0) <= Pipeline_PipelineConfigurations_L38F40T56_Cast;
		Pipeline_PipelineConfigurations_L25F29T54_Expr_1(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L25F29T54_Expr_1(7 downto 0) <= signed(Pipeline_Inputs_inData(0));
		Pipeline_PipelineConfigurations_L25F29T54_Expr_2(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L25F29T54_Expr_2(7 downto 0) <= signed(Pipeline_Inputs_inData(1));
		Pipeline_PipelineConfigurations_L26F29T54_Expr_1(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L26F29T54_Expr_1(7 downto 0) <= signed(Pipeline_Inputs_inData(2));
		Pipeline_PipelineConfigurations_L26F29T54_Expr_2(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L26F29T54_Expr_2(7 downto 0) <= signed(Pipeline_Inputs_inData(3));
		Pipeline_PipelineConfigurations_L27F29T54_Expr_1(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L27F29T54_Expr_1(7 downto 0) <= signed(Pipeline_Inputs_inData(4));
		Pipeline_PipelineConfigurations_L27F29T54_Expr_2(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L27F29T54_Expr_2(7 downto 0) <= signed(Pipeline_Inputs_inData(5));
		Pipeline_PipelineConfigurations_L28F29T54_Expr_1(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L28F29T54_Expr_1(7 downto 0) <= signed(Pipeline_Inputs_inData(6));
		Pipeline_PipelineConfigurations_L28F29T54_Expr_2(9 downto 8) <= (others => '0');
		Pipeline_PipelineConfigurations_L28F29T54_Expr_2(7 downto 0) <= signed(Pipeline_Inputs_inData(7));
		Pipeline_PipelineConfigurations_L32F31T50_Expr_1(32) <= Pipeline_stage0_State_sum01(31);
		Pipeline_PipelineConfigurations_L32F31T50_Expr_1(31 downto 0) <= Pipeline_stage0_State_sum01;
		Pipeline_PipelineConfigurations_L32F31T50_Expr_2(32) <= Pipeline_stage0_State_sum23(31);
		Pipeline_PipelineConfigurations_L32F31T50_Expr_2(31 downto 0) <= Pipeline_stage0_State_sum23;
		Pipeline_PipelineConfigurations_L33F31T50_Expr_1(32) <= Pipeline_stage0_State_sum45(31);
		Pipeline_PipelineConfigurations_L33F31T50_Expr_1(31 downto 0) <= Pipeline_stage0_State_sum45;
		Pipeline_PipelineConfigurations_L33F31T50_Expr_2(32) <= Pipeline_stage0_State_sum67(31);
		Pipeline_PipelineConfigurations_L33F31T50_Expr_2(31 downto 0) <= Pipeline_stage0_State_sum67;
		Inputs_inData(0) <= inData0;
		Inputs_inData(1) <= inData1;
		Inputs_inData(2) <= inData2;
		Inputs_inData(3) <= inData3;
		Inputs_inData(4) <= inData4;
		Inputs_inData(5) <= inData5;
		Inputs_inData(6) <= inData6;
		Inputs_inData(7) <= inData7;
		Inputs_inReady <= inReady;
		Pipeline_State_ready <= Pipeline_stage2_State_ready;
		Pipeline_State_result <= Pipeline_stage2_State_result;
		Pipeline_NextState_ready <= Pipeline_stage2_NextState_ready;
		Pipeline_NextState_result <= Pipeline_stage2_NextState_result;
		Pipeline_PipelineConfigurations_L38F40T56_Cast <= unsigned(Pipeline_stage1_State_sum0123(7 downto 0));
		Pipeline_PipelineConfigurations_L38F65T81_Cast <= unsigned(Pipeline_stage1_State_sum4567(7 downto 0));
		Pipeline_PipelineConfigurations_L38F30T82_Cast <= Pipeline_PipelineConfigurations_L38F39T81_Expr(15 downto 0);
		outReady <= Pipeline_State_ready;
		outResult <= Pipeline_State_result;
		Pipeline_Inputs_inData(0) <= Inputs_inData(0);
		Pipeline_Inputs_inData(1) <= Inputs_inData(1);
		Pipeline_Inputs_inData(2) <= Inputs_inData(2);
		Pipeline_Inputs_inData(3) <= Inputs_inData(3);
		Pipeline_Inputs_inData(4) <= Inputs_inData(4);
		Pipeline_Inputs_inData(5) <= Inputs_inData(5);
		Pipeline_Inputs_inData(6) <= Inputs_inData(6);
		Pipeline_Inputs_inData(7) <= Inputs_inData(7);
		Pipeline_Inputs_inReady <= Inputs_inReady;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
