$date
	Thu Feb 17 22:25:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_using_ha $end
$var wire 1 ! c $end
$var wire 1 " s1 $end
$var wire 1 # s $end
$var wire 1 $ c2 $end
$var wire 1 % c1 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$scope module iha1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 % carry $end
$var wire 1 " sum $end
$upscope $end
$scope module iha2 $end
$var wire 1 " a $end
$var wire 1 ( b $end
$var wire 1 $ carry $end
$var wire 1 # sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
1"
1&
#20
1'
0&
#30
0#
1!
0"
1%
1&
#40
0!
1#
0%
1(
0'
0&
#50
1!
0#
1$
1"
1&
#60
1'
0&
#70
1#
0$
0"
1%
1&
#80
