[Normal]
_vlog_std_v2001=mach_vlogisc, Verilog.TASKLSVlog, 0, True
[STRATEGY-LIST]
Normal=True, 1365174426
[TOUCHED-REPORT]
Design.tt4File=1371408685
[Top-REPORT]
Top=1365174997
[synthesis-type]
tool=Synplify
