
MODBUS2024ALT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091c8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080093a0  080093a0  0000a3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093e0  080093e0  0000b220  2**0
                  CONTENTS
  4 .ARM          00000008  080093e0  080093e0  0000a3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093e8  080093e8  0000b220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093e8  080093e8  0000a3e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093ec  080093ec  0000a3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  080093f0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e00  20000220  08009610  0000b220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001020  08009610  0000c020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016505  00000000  00000000  0000b250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a84  00000000  00000000  00021755  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  000241e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e04  00000000  00000000  000253c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000270aa  00000000  00000000  000261c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f61  00000000  00000000  0004d26e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe24f  00000000  00000000  000631cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016141e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e38  00000000  00000000  00161464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0016629c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000220 	.word	0x20000220
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009388 	.word	0x08009388

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000224 	.word	0x20000224
 8000214:	08009388 	.word	0x08009388

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b96a 	b.w	8000ee0 <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	460c      	mov	r4, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14e      	bne.n	8000cce <__udivmoddi4+0xaa>
 8000c30:	4694      	mov	ip, r2
 8000c32:	458c      	cmp	ip, r1
 8000c34:	4686      	mov	lr, r0
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	d962      	bls.n	8000d02 <__udivmoddi4+0xde>
 8000c3c:	b14a      	cbz	r2, 8000c52 <__udivmoddi4+0x2e>
 8000c3e:	f1c2 0320 	rsb	r3, r2, #32
 8000c42:	4091      	lsls	r1, r2
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c4c:	4319      	orrs	r1, r3
 8000c4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f f68c 	uxth.w	r6, ip
 8000c5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c62:	fb07 1114 	mls	r1, r7, r4, r1
 8000c66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6a:	fb04 f106 	mul.w	r1, r4, r6
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x64>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7a:	f080 8112 	bcs.w	8000ea2 <__udivmoddi4+0x27e>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 810f 	bls.w	8000ea2 <__udivmoddi4+0x27e>
 8000c84:	3c02      	subs	r4, #2
 8000c86:	4463      	add	r3, ip
 8000c88:	1a59      	subs	r1, r3, r1
 8000c8a:	fa1f f38e 	uxth.w	r3, lr
 8000c8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c92:	fb07 1110 	mls	r1, r7, r0, r1
 8000c96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9a:	fb00 f606 	mul.w	r6, r0, r6
 8000c9e:	429e      	cmp	r6, r3
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x94>
 8000ca2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000caa:	f080 80fc 	bcs.w	8000ea6 <__udivmoddi4+0x282>
 8000cae:	429e      	cmp	r6, r3
 8000cb0:	f240 80f9 	bls.w	8000ea6 <__udivmoddi4+0x282>
 8000cb4:	4463      	add	r3, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	1b9b      	subs	r3, r3, r6
 8000cba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa6>
 8000cc2:	40d3      	lsrs	r3, r2
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xba>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb4>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa6>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x150>
 8000ce6:	42a3      	cmp	r3, r4
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xcc>
 8000cea:	4290      	cmp	r0, r2
 8000cec:	f0c0 80f0 	bcc.w	8000ed0 <__udivmoddi4+0x2ac>
 8000cf0:	1a86      	subs	r6, r0, r2
 8000cf2:	eb64 0303 	sbc.w	r3, r4, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	2d00      	cmp	r5, #0
 8000cfa:	d0e6      	beq.n	8000cca <__udivmoddi4+0xa6>
 8000cfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000d00:	e7e3      	b.n	8000cca <__udivmoddi4+0xa6>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x204>
 8000d08:	eba1 040c 	sub.w	r4, r1, ip
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa1f f78c 	uxth.w	r7, ip
 8000d14:	2101      	movs	r1, #1
 8000d16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb07 f006 	mul.w	r0, r7, r6
 8000d2a:	4298      	cmp	r0, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x11c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x11a>
 8000d38:	4298      	cmp	r0, r3
 8000d3a:	f200 80cd 	bhi.w	8000ed8 <__udivmoddi4+0x2b4>
 8000d3e:	4626      	mov	r6, r4
 8000d40:	1a1c      	subs	r4, r3, r0
 8000d42:	fa1f f38e 	uxth.w	r3, lr
 8000d46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb00 f707 	mul.w	r7, r0, r7
 8000d56:	429f      	cmp	r7, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x148>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x146>
 8000d64:	429f      	cmp	r7, r3
 8000d66:	f200 80b0 	bhi.w	8000eca <__udivmoddi4+0x2a6>
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	1bdb      	subs	r3, r3, r7
 8000d6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x9c>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d84:	fa04 f301 	lsl.w	r3, r4, r1
 8000d88:	ea43 030c 	orr.w	r3, r3, ip
 8000d8c:	40f4      	lsrs	r4, r6
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	0c38      	lsrs	r0, r7, #16
 8000d94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d98:	fbb4 fef0 	udiv	lr, r4, r0
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	fb00 441e 	mls	r4, r0, lr, r4
 8000da4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da8:	fb0e f90c 	mul.w	r9, lr, ip
 8000dac:	45a1      	cmp	r9, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d90a      	bls.n	8000dca <__udivmoddi4+0x1a6>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dba:	f080 8084 	bcs.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8081 	bls.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	eba4 0409 	sub.w	r4, r4, r9
 8000dce:	fa1f f983 	uxth.w	r9, r3
 8000dd2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dd6:	fb00 4413 	mls	r4, r0, r3, r4
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1d2>
 8000de6:	193c      	adds	r4, r7, r4
 8000de8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dec:	d267      	bcs.n	8000ebe <__udivmoddi4+0x29a>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d965      	bls.n	8000ebe <__udivmoddi4+0x29a>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dfe:	eba4 040c 	sub.w	r4, r4, ip
 8000e02:	429c      	cmp	r4, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	469c      	mov	ip, r3
 8000e08:	d351      	bcc.n	8000eae <__udivmoddi4+0x28a>
 8000e0a:	d04e      	beq.n	8000eaa <__udivmoddi4+0x286>
 8000e0c:	b155      	cbz	r5, 8000e24 <__udivmoddi4+0x200>
 8000e0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000e12:	eb64 040c 	sbc.w	r4, r4, ip
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	40cb      	lsrs	r3, r1
 8000e1c:	431e      	orrs	r6, r3
 8000e1e:	40cc      	lsrs	r4, r1
 8000e20:	e9c5 6400 	strd	r6, r4, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	e750      	b.n	8000cca <__udivmoddi4+0xa6>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000e30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e34:	fa24 f303 	lsr.w	r3, r4, r3
 8000e38:	4094      	lsls	r4, r2
 8000e3a:	430c      	orrs	r4, r1
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e44:	fa1f f78c 	uxth.w	r7, ip
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e50:	0c23      	lsrs	r3, r4, #16
 8000e52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e56:	fb00 f107 	mul.w	r1, r0, r7
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x24c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e66:	d22c      	bcs.n	8000ec2 <__udivmoddi4+0x29e>
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d92a      	bls.n	8000ec2 <__udivmoddi4+0x29e>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e80:	fb01 f307 	mul.w	r3, r1, r7
 8000e84:	42a3      	cmp	r3, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x276>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e90:	d213      	bcs.n	8000eba <__udivmoddi4+0x296>
 8000e92:	42a3      	cmp	r3, r4
 8000e94:	d911      	bls.n	8000eba <__udivmoddi4+0x296>
 8000e96:	3902      	subs	r1, #2
 8000e98:	4464      	add	r4, ip
 8000e9a:	1ae4      	subs	r4, r4, r3
 8000e9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea0:	e739      	b.n	8000d16 <__udivmoddi4+0xf2>
 8000ea2:	4604      	mov	r4, r0
 8000ea4:	e6f0      	b.n	8000c88 <__udivmoddi4+0x64>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e706      	b.n	8000cb8 <__udivmoddi4+0x94>
 8000eaa:	45c8      	cmp	r8, r9
 8000eac:	d2ae      	bcs.n	8000e0c <__udivmoddi4+0x1e8>
 8000eae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7a8      	b.n	8000e0c <__udivmoddi4+0x1e8>
 8000eba:	4631      	mov	r1, r6
 8000ebc:	e7ed      	b.n	8000e9a <__udivmoddi4+0x276>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	e799      	b.n	8000df6 <__udivmoddi4+0x1d2>
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	e7d4      	b.n	8000e70 <__udivmoddi4+0x24c>
 8000ec6:	46d6      	mov	lr, sl
 8000ec8:	e77f      	b.n	8000dca <__udivmoddi4+0x1a6>
 8000eca:	4463      	add	r3, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e74d      	b.n	8000d6c <__udivmoddi4+0x148>
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	4623      	mov	r3, r4
 8000ed4:	4608      	mov	r0, r1
 8000ed6:	e70f      	b.n	8000cf8 <__udivmoddi4+0xd4>
 8000ed8:	3e02      	subs	r6, #2
 8000eda:	4463      	add	r3, ip
 8000edc:	e730      	b.n	8000d40 <__udivmoddi4+0x11c>
 8000ede:	bf00      	nop

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2201      	movs	r2, #1
 8000eee:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	691b      	ldr	r3, [r3, #16]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8000efc:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <modbus_1t5_Timeout+0x3c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	691b      	ldr	r3, [r3, #16]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f042 0201 	orr.w	r2, r2, #1
 8000f12:	601a      	str	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	2000023c 	.word	0x2000023c

08000f24 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000f2c:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <modbus_3t5_Timeout+0x1c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2201      	movs	r2, #1
 8000f32:	755a      	strb	r2, [r3, #21]

}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	2000023c 	.word	0x2000023c

08000f44 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f007 f8b9 	bl	80080c4 <HAL_UART_GetError>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b20      	cmp	r3, #32
 8000f56:	d101      	bne.n	8000f5c <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8000f58:	f7ff ffc4 	bl	8000ee4 <modbus_1t5_Timeout>

	}
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f6e:	4a25      	ldr	r2, [pc, #148]	@ (8001004 <Modbus_init+0xa0>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f74:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <Modbus_init+0xa0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	4a21      	ldr	r2, [pc, #132]	@ (8001008 <Modbus_init+0xa4>)
 8000f82:	210e      	movs	r1, #14
 8000f84:	4618      	mov	r0, r3
 8000f86:	f005 fae1 	bl	800654c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	2110      	movs	r1, #16
 8000f90:	4618      	mov	r0, r3
 8000f92:	f007 f841 	bl	8008018 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f007 f858 	bl	8008050 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	4a19      	ldr	r2, [pc, #100]	@ (800100c <Modbus_init+0xa8>)
 8000fa6:	2104      	movs	r1, #4
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f006 fb1f 	bl	80075ec <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8000fae:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <Modbus_init+0xa0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <Modbus_init+0xa0>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <Modbus_init+0xa0>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8000fc0:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8000fc4:	4413      	add	r3, r2
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f006 fc47 	bl	8007860 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <Modbus_init+0xa0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d10c      	bne.n	8000ffc <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <Modbus_init+0xa0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f004 fa8b 	bl	8005504 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fee:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <Modbus_init+0xa0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f004 fcda 	bl	80059b0 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	2000023c 	.word	0x2000023c
 8001008:	08000f25 	.word	0x08000f25
 800100c:	08000f45 	.word	0x08000f45

08001010 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	460b      	mov	r3, r1
 800101a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 800101c:	23ff      	movs	r3, #255	@ 0xff
 800101e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001020:	23ff      	movs	r3, #255	@ 0xff
 8001022:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001024:	e013      	b.n	800104e <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	781a      	ldrb	r2, [r3, #0]
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	4053      	eors	r3, r2
 8001032:	b2db      	uxtb	r3, r3
 8001034:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001036:	4a0f      	ldr	r2, [pc, #60]	@ (8001074 <CRC16+0x64>)
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	4413      	add	r3, r2
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	4053      	eors	r3, r2
 8001042:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001044:	4a0c      	ldr	r2, [pc, #48]	@ (8001078 <CRC16+0x68>)
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4413      	add	r3, r2
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800104e:	883b      	ldrh	r3, [r7, #0]
 8001050:	1e5a      	subs	r2, r3, #1
 8001052:	803a      	strh	r2, [r7, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1e6      	bne.n	8001026 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	b21a      	sxth	r2, r3
 800105e:	7bbb      	ldrb	r3, [r7, #14]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21b      	sxth	r3, r3
 8001066:	b29b      	uxth	r3, r3
}
 8001068:	4618      	mov	r0, r3
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	20000100 	.word	0x20000100
 8001078:	20000000 	.word	0x20000000

0800107c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001082:	4b7e      	ldr	r3, [pc, #504]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	7ddb      	ldrb	r3, [r3, #23]
 8001088:	3b01      	subs	r3, #1
 800108a:	2b03      	cmp	r3, #3
 800108c:	d80a      	bhi.n	80010a4 <Modbus_Protocal_Worker+0x28>
 800108e:	a201      	add	r2, pc, #4	@ (adr r2, 8001094 <Modbus_Protocal_Worker+0x18>)
 8001090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001094:	080010af 	.word	0x080010af
 8001098:	08001243 	.word	0x08001243
 800109c:	0800113b 	.word	0x0800113b
 80010a0:	0800117f 	.word	0x0800117f
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80010a4:	4b75      	ldr	r3, [pc, #468]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2201      	movs	r2, #1
 80010aa:	75da      	strb	r2, [r3, #23]
		break;
 80010ac:	e0e1      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80010ae:	4b73      	ldr	r3, [pc, #460]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d006      	beq.n	80010c8 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 80010ba:	4b70      	ldr	r3, [pc, #448]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2202      	movs	r2, #2
 80010c0:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 80010c2:	f000 f9cd 	bl	8001460 <Modbus_Emission>
 80010c6:	e018      	b.n	80010fa <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 80010c8:	4b6c      	ldr	r3, [pc, #432]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80010d2:	4b6a      	ldr	r3, [pc, #424]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80010dc:	b29b      	uxth	r3, r3
 80010de:	429a      	cmp	r2, r3
 80010e0:	d00b      	beq.n	80010fa <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010e2:	4b66      	ldr	r3, [pc, #408]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2200      	movs	r2, #0
 80010e8:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010ea:	4b64      	ldr	r3, [pc, #400]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010f2:	4b62      	ldr	r3, [pc, #392]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2203      	movs	r2, #3
 80010f8:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010fa:	4b60      	ldr	r3, [pc, #384]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001104:	2b20      	cmp	r3, #32
 8001106:	f040 80ad 	bne.w	8001264 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800110a:	4b5c      	ldr	r3, [pc, #368]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2200      	movs	r2, #0
 8001110:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001114:	4b59      	ldr	r3, [pc, #356]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800111a:	4b58      	ldr	r3, [pc, #352]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b57      	ldr	r3, [pc, #348]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001126:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800112a:	4413      	add	r3, r2
 800112c:	3302      	adds	r3, #2
 800112e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001132:	4619      	mov	r1, r3
 8001134:	f006 fb94 	bl	8007860 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001138:	e094      	b.n	8001264 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800113a:	4b50      	ldr	r3, [pc, #320]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	7d1b      	ldrb	r3, [r3, #20]
 8001140:	2b00      	cmp	r3, #0
 8001142:	f000 8091 	beq.w	8001268 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001146:	4b4d      	ldr	r3, [pc, #308]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	22fe      	movs	r2, #254	@ 0xfe
 800114c:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800114e:	4b4b      	ldr	r3, [pc, #300]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001158:	4b48      	ldr	r3, [pc, #288]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001168:	4b44      	ldr	r3, [pc, #272]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800116a:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800116c:	1a8a      	subs	r2, r1, r2
 800116e:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001170:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001174:	4b41      	ldr	r3, [pc, #260]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2204      	movs	r2, #4
 800117a:	75da      	strb	r2, [r3, #23]
		}
		break;
 800117c:	e074      	b.n	8001268 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800117e:	4b3f      	ldr	r3, [pc, #252]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001186:	f113 0f02 	cmn.w	r3, #2
 800118a:	d150      	bne.n	800122e <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 800118c:	4b3b      	ldr	r3, [pc, #236]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2200      	movs	r2, #0
 8001192:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001194:	4b39      	ldr	r3, [pc, #228]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f203 2272 	addw	r2, r3, #626	@ 0x272
 800119c:	4b37      	ldr	r3, [pc, #220]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	4619      	mov	r1, r3
 80011a8:	4610      	mov	r0, r2
 80011aa:	f7ff ff31 	bl	8001010 <CRC16>
 80011ae:	4603      	mov	r3, r0
 80011b0:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011b2:	793a      	ldrb	r2, [r7, #4]
 80011b4:	4b31      	ldr	r3, [pc, #196]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011b6:	6819      	ldr	r1, [r3, #0]
 80011b8:	4b30      	ldr	r3, [pc, #192]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011c0:	3b02      	subs	r3, #2
 80011c2:	440b      	add	r3, r1
 80011c4:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d10c      	bne.n	80011e6 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011cc:	797a      	ldrb	r2, [r7, #5]
 80011ce:	4b2b      	ldr	r3, [pc, #172]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011d0:	6819      	ldr	r1, [r3, #0]
 80011d2:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80011da:	3b01      	subs	r3, #1
 80011dc:	440b      	add	r3, r1
 80011de:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d004      	beq.n	80011f0 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	22ff      	movs	r2, #255	@ 0xff
 80011ec:	759a      	strb	r2, [r3, #22]
				break;
 80011ee:	e040      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011f0:	4b22      	ldr	r3, [pc, #136]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 80011f8:	4b20      	ldr	r3, [pc, #128]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d113      	bne.n	800122a <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800120a:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001212:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800121c:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800121e:	461a      	mov	r2, r3
 8001220:	f008 f8a4 	bl	800936c <memcpy>

			//execute command
			Modbus_frame_response();
 8001224:	f000 f904 	bl	8001430 <Modbus_frame_response>
 8001228:	e001      	b.n	800122e <Modbus_Protocal_Worker+0x1b2>
				break;
 800122a:	bf00      	nop
					}
		break;


	}
}
 800122c:	e021      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	7d5b      	ldrb	r3, [r3, #21]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d019      	beq.n	800126c <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2201      	movs	r2, #1
 800123e:	75da      	strb	r2, [r3, #23]
		break;
 8001240:	e014      	b.n	800126c <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124c:	2b20      	cmp	r3, #32
 800124e:	d10f      	bne.n	8001270 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8001250:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <Modbus_Protocal_Worker+0x200>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2201      	movs	r2, #1
 8001260:	75da      	strb	r2, [r3, #23]
		break;
 8001262:	e005      	b.n	8001270 <Modbus_Protocal_Worker+0x1f4>
		break;
 8001264:	bf00      	nop
 8001266:	e004      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001268:	bf00      	nop
 800126a:	e002      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		break;
 800126c:	bf00      	nop
 800126e:	e000      	b.n	8001272 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001270:	bf00      	nop
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000023c 	.word	0x2000023c

08001280 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001286:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <modbusWrite1Register+0x7c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	7e5b      	ldrb	r3, [r3, #25]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b29b      	uxth	r3, r3
 8001290:	4a1a      	ldr	r2, [pc, #104]	@ (80012fc <modbusWrite1Register+0x7c>)
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	7e92      	ldrb	r2, [r2, #26]
 8001296:	4413      	add	r3, r2
 8001298:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800129a:	88fa      	ldrh	r2, [r7, #6]
 800129c:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <modbusWrite1Register+0x7c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d903      	bls.n	80012ae <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80012a6:	2002      	movs	r0, #2
 80012a8:	f000 f8a0 	bl	80013ec <ModbusErrorReply>
			 return;
 80012ac:	e023      	b.n	80012f6 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012ae:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6859      	ldr	r1, [r3, #4]
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	440b      	add	r3, r1
 80012be:	7ed2      	ldrb	r2, [r2, #27]
 80012c0:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6859      	ldr	r1, [r3, #4]
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	440b      	add	r3, r1
 80012d2:	7f12      	ldrb	r2, [r2, #28]
 80012d4:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 80012de:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 80012e4:	2208      	movs	r2, #8
 80012e6:	4619      	mov	r1, r3
 80012e8:	f008 f840 	bl	800936c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <modbusWrite1Register+0x7c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2205      	movs	r2, #5
 80012f2:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	2000023c 	.word	0x2000023c

08001300 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001306:	4b38      	ldr	r3, [pc, #224]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7edb      	ldrb	r3, [r3, #27]
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b29b      	uxth	r3, r3
 8001310:	4a35      	ldr	r2, [pc, #212]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001312:	6812      	ldr	r2, [r2, #0]
 8001314:	7f12      	ldrb	r2, [r2, #28]
 8001316:	4413      	add	r3, r2
 8001318:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800131a:	4b33      	ldr	r3, [pc, #204]	@ (80013e8 <modbusRead1Register+0xe8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	7e5b      	ldrb	r3, [r3, #25]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b29b      	uxth	r3, r3
 8001324:	4a30      	ldr	r2, [pc, #192]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001326:	6812      	ldr	r2, [r2, #0]
 8001328:	7e92      	ldrb	r2, [r2, #26]
 800132a:	4413      	add	r3, r2
 800132c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132e:	88fb      	ldrh	r3, [r7, #6]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d002      	beq.n	800133a <modbusRead1Register+0x3a>
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	2b7d      	cmp	r3, #125	@ 0x7d
 8001338:	d903      	bls.n	8001342 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800133a:	2003      	movs	r0, #3
 800133c:	f000 f856 	bl	80013ec <ModbusErrorReply>
		 return;
 8001340:	e04e      	b.n	80013e0 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001342:	88ba      	ldrh	r2, [r7, #4]
 8001344:	4b28      	ldr	r3, [pc, #160]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	429a      	cmp	r2, r3
 800134c:	d808      	bhi.n	8001360 <modbusRead1Register+0x60>
 800134e:	88ba      	ldrh	r2, [r7, #4]
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	4413      	add	r3, r2
 8001354:	461a      	mov	r2, r3
 8001356:	4b24      	ldr	r3, [pc, #144]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	429a      	cmp	r2, r3
 800135e:	d903      	bls.n	8001368 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001360:	2002      	movs	r0, #2
 8001362:	f000 f843 	bl	80013ec <ModbusErrorReply>
		 return;
 8001366:	e03b      	b.n	80013e0 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001368:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <modbusRead1Register+0xe8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2203      	movs	r2, #3
 800136e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	0052      	lsls	r2, r2, #1
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001382:	2400      	movs	r4, #0
 8001384:	e020      	b.n	80013c8 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	88bb      	ldrh	r3, [r7, #4]
 800138e:	4423      	add	r3, r4
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	18d1      	adds	r1, r2, r3
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <modbusRead1Register+0xe8>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	1c63      	adds	r3, r4, #1
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	7849      	ldrb	r1, [r1, #1]
 800139e:	4413      	add	r3, r2
 80013a0:	460a      	mov	r2, r1
 80013a2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <modbusRead1Register+0xe8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	88bb      	ldrh	r3, [r7, #4]
 80013ae:	4423      	add	r3, r4
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	18d1      	adds	r1, r2, r3
 80013b4:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <modbusRead1Register+0xe8>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	0063      	lsls	r3, r4, #1
 80013ba:	3303      	adds	r3, #3
 80013bc:	7809      	ldrb	r1, [r1, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	460a      	mov	r2, r1
 80013c2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 80013c6:	3401      	adds	r4, #1
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	429c      	cmp	r4, r3
 80013cc:	dbdb      	blt.n	8001386 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ce:	88fb      	ldrh	r3, [r7, #6]
 80013d0:	3301      	adds	r3, #1
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b04      	ldr	r3, [pc, #16]	@ (80013e8 <modbusRead1Register+0xe8>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	0052      	lsls	r2, r2, #1
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	2000023c 	.word	0x2000023c

080013ec <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <ModbusErrorReply+0x40>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	7e1a      	ldrb	r2, [r3, #24]
 80013fc:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <ModbusErrorReply+0x40>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001404:	b2d2      	uxtb	r2, r2
 8001406:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <ModbusErrorReply+0x40>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	79fa      	ldrb	r2, [r7, #7]
 8001410:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <ModbusErrorReply+0x40>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2202      	movs	r2, #2
 800141a:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	2000023c 	.word	0x2000023c

08001430 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <Modbus_frame_response+0x2c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	7e1b      	ldrb	r3, [r3, #24]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d004      	beq.n	8001448 <Modbus_frame_response+0x18>
 800143e:	2b06      	cmp	r3, #6
 8001440:	d105      	bne.n	800144e <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001442:	f7ff ff1d 	bl	8001280 <modbusWrite1Register>
		break;
 8001446:	e006      	b.n	8001456 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001448:	f7ff ff5a 	bl	8001300 <modbusRead1Register>
		break;
 800144c:	e003      	b.n	8001456 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff ffcc 	bl	80013ec <ModbusErrorReply>
		break;
 8001454:	bf00      	nop

	}
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000023c 	.word	0x2000023c

08001460 <Modbus_Emission>:

void Modbus_Emission()
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001466:	4b38      	ldr	r3, [pc, #224]	@ (8001548 <Modbus_Emission+0xe8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001470:	2b20      	cmp	r3, #32
 8001472:	d15d      	bne.n	8001530 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001474:	4b34      	ldr	r3, [pc, #208]	@ (8001548 <Modbus_Emission+0xe8>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b33      	ldr	r3, [pc, #204]	@ (8001548 <Modbus_Emission+0xe8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001482:	4b31      	ldr	r3, [pc, #196]	@ (8001548 <Modbus_Emission+0xe8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 800148a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148c:	4b2e      	ldr	r3, [pc, #184]	@ (8001548 <Modbus_Emission+0xe8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001494:	4b2c      	ldr	r3, [pc, #176]	@ (8001548 <Modbus_Emission+0xe8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 800149c:	461a      	mov	r2, r3
 800149e:	f007 ff65 	bl	800936c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a2:	4b29      	ldr	r3, [pc, #164]	@ (8001548 <Modbus_Emission+0xe8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b26      	ldr	r3, [pc, #152]	@ (8001548 <Modbus_Emission+0xe8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	3203      	adds	r2, #3
 80014b2:	b292      	uxth	r2, r2
 80014b4:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b8:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <Modbus_Emission+0xe8>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014c0:	4b21      	ldr	r3, [pc, #132]	@ (8001548 <Modbus_Emission+0xe8>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c8:	3b02      	subs	r3, #2
 80014ca:	4619      	mov	r1, r3
 80014cc:	4610      	mov	r0, r2
 80014ce:	f7ff fd9f 	bl	8001010 <CRC16>
 80014d2:	4603      	mov	r3, r0
 80014d4:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001548 <Modbus_Emission+0xe8>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <Modbus_Emission+0xe8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80014e2:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e4:	7939      	ldrb	r1, [r7, #4]
 80014e6:	4413      	add	r3, r2
 80014e8:	460a      	mov	r2, r1
 80014ea:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ee:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <Modbus_Emission+0xe8>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b15      	ldr	r3, [pc, #84]	@ (8001548 <Modbus_Emission+0xe8>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80014fa:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fc:	7979      	ldrb	r1, [r7, #5]
 80014fe:	4413      	add	r3, r2
 8001500:	460a      	mov	r2, r1
 8001502:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <Modbus_Emission+0xe8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <Modbus_Emission+0xe8>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <Modbus_Emission+0xe8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <Modbus_Emission+0xe8>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f006 f918 	bl	8007760 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <Modbus_Emission+0xe8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b03      	ldr	r3, [pc, #12]	@ (8001548 <Modbus_Emission+0xe8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]

}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	2000023c 	.word	0x2000023c

0800154c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800154c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001550:	b086      	sub	sp, #24
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001554:	f002 f80d 	bl	8003572 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001558:	f000 fb48 	bl	8001bec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155c:	f000 fe16 	bl	800218c <MX_GPIO_Init>
  MX_DMA_Init();
 8001560:	f000 fde2 	bl	8002128 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001564:	f000 fd92 	bl	800208c <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001568:	f000 fd60 	bl	800202c <MX_TIM16_Init>
  MX_TIM5_Init();
 800156c:	f000 fd10 	bl	8001f90 <MX_TIM5_Init>
  MX_TIM1_Init();
 8001570:	f000 fb88 	bl	8001c84 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001574:	f000 fc1a 	bl	8001dac <MX_TIM2_Init>
  MX_TIM3_Init();
 8001578:	f000 fc66 	bl	8001e48 <MX_TIM3_Init>
  MX_TIM4_Init();
 800157c:	f000 fcba 	bl	8001ef4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //pwm setup
	HAL_TIM_Base_Start(&htim1);
 8001580:	488e      	ldr	r0, [pc, #568]	@ (80017bc <main+0x270>)
 8001582:	f003 ff4f 	bl	8005424 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001586:	2100      	movs	r1, #0
 8001588:	488c      	ldr	r0, [pc, #560]	@ (80017bc <main+0x270>)
 800158a:	f004 f897 	bl	80056bc <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800158e:	4b8b      	ldr	r3, [pc, #556]	@ (80017bc <main+0x270>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2200      	movs	r2, #0
 8001594:	635a      	str	r2, [r3, #52]	@ 0x34

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001596:	213c      	movs	r1, #60	@ 0x3c
 8001598:	4889      	ldr	r0, [pc, #548]	@ (80017c0 <main+0x274>)
 800159a:	f004 fb4b 	bl	8005c34 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 800159e:	4889      	ldr	r0, [pc, #548]	@ (80017c4 <main+0x278>)
 80015a0:	f003 ffb0 	bl	8005504 <HAL_TIM_Base_Start_IT>
	upper = 0;
 80015a4:	4988      	ldr	r1, [pc, #544]	@ (80017c8 <main+0x27c>)
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	e9c1 2300 	strd	r2, r3, [r1]

	PID_init(&pid_control, pid_p, pid_i, pid_d ,timerange);
 80015b2:	4b86      	ldr	r3, [pc, #536]	@ (80017cc <main+0x280>)
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	4b85      	ldr	r3, [pc, #532]	@ (80017d0 <main+0x284>)
 80015ba:	ed93 7a00 	vldr	s14, [r3]
 80015be:	4b85      	ldr	r3, [pc, #532]	@ (80017d4 <main+0x288>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	4b84      	ldr	r3, [pc, #528]	@ (80017d8 <main+0x28c>)
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	ee06 3a10 	vmov	s12, r3
 80015cc:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80015d0:	eef0 1a46 	vmov.f32	s3, s12
 80015d4:	eeb0 1a66 	vmov.f32	s2, s13
 80015d8:	eef0 0a47 	vmov.f32	s1, s14
 80015dc:	eeb0 0a67 	vmov.f32	s0, s15
 80015e0:	487e      	ldr	r0, [pc, #504]	@ (80017dc <main+0x290>)
 80015e2:	f001 fbb5 	bl	8002d50 <PID_init>

	hmodbus.huart = &huart2;
 80015e6:	4b7e      	ldr	r3, [pc, #504]	@ (80017e0 <main+0x294>)
 80015e8:	4a7e      	ldr	r2, [pc, #504]	@ (80017e4 <main+0x298>)
 80015ea:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 80015ec:	4b7c      	ldr	r3, [pc, #496]	@ (80017e0 <main+0x294>)
 80015ee:	4a7e      	ldr	r2, [pc, #504]	@ (80017e8 <main+0x29c>)
 80015f0:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80015f2:	4b7b      	ldr	r3, [pc, #492]	@ (80017e0 <main+0x294>)
 80015f4:	2215      	movs	r2, #21
 80015f6:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize =200;
 80015f8:	4b79      	ldr	r3, [pc, #484]	@ (80017e0 <main+0x294>)
 80015fa:	22c8      	movs	r2, #200	@ 0xc8
 80015fc:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80015fe:	497b      	ldr	r1, [pc, #492]	@ (80017ec <main+0x2a0>)
 8001600:	4877      	ldr	r0, [pc, #476]	@ (80017e0 <main+0x294>)
 8001602:	f7ff fcaf 	bl	8000f64 <Modbus_init>

	HAL_TIM_Base_Start_IT(&htim5);
 8001606:	487a      	ldr	r0, [pc, #488]	@ (80017f0 <main+0x2a4>)
 8001608:	f003 ff7c 	bl	8005504 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	Modbus_Protocal_Worker();
 800160c:	f7ff fd36 	bl	800107c <Modbus_Protocal_Worker>
	registerFrame[0x11].U16 = QEIdata.TotalPos*10; //ZPos
 8001610:	4b78      	ldr	r3, [pc, #480]	@ (80017f4 <main+0x2a8>)
 8001612:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001616:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800161a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001622:	ee17 3a90 	vmov	r3, s15
 8001626:	b29a      	uxth	r2, r3
 8001628:	4b70      	ldr	r3, [pc, #448]	@ (80017ec <main+0x2a0>)
 800162a:	845a      	strh	r2, [r3, #34]	@ 0x22
	registerFrame[0x12].U16 =Z[1]; //ZSpeed
 800162c:	4b72      	ldr	r3, [pc, #456]	@ (80017f8 <main+0x2ac>)
 800162e:	885a      	ldrh	r2, [r3, #2]
 8001630:	4b6e      	ldr	r3, [pc, #440]	@ (80017ec <main+0x2a0>)
 8001632:	849a      	strh	r2, [r3, #36]	@ 0x24
	registerFrame[0x13].U16 =Z[2]; //ZAccel
 8001634:	4b70      	ldr	r3, [pc, #448]	@ (80017f8 <main+0x2ac>)
 8001636:	889a      	ldrh	r2, [r3, #4]
 8001638:	4b6c      	ldr	r3, [pc, #432]	@ (80017ec <main+0x2a0>)
 800163a:	84da      	strh	r2, [r3, #38]	@ 0x26
	registerFrame[0x40].U16 =Z[3]; //XPos
 800163c:	4b6e      	ldr	r3, [pc, #440]	@ (80017f8 <main+0x2ac>)
 800163e:	88da      	ldrh	r2, [r3, #6]
 8001640:	4b6a      	ldr	r3, [pc, #424]	@ (80017ec <main+0x2a0>)
 8001642:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	BaseVacuum = registerFrame[2].U16; // 0 = off , 1 = on
 8001646:	4b69      	ldr	r3, [pc, #420]	@ (80017ec <main+0x2a0>)
 8001648:	889b      	ldrh	r3, [r3, #4]
 800164a:	b2da      	uxtb	r2, r3
 800164c:	4b6b      	ldr	r3, [pc, #428]	@ (80017fc <main+0x2b0>)
 800164e:	701a      	strb	r2, [r3, #0]
	BaseGripper = registerFrame[3].U16; // 0 = Backward , 1 = Forward
 8001650:	4b66      	ldr	r3, [pc, #408]	@ (80017ec <main+0x2a0>)
 8001652:	88db      	ldrh	r3, [r3, #6]
 8001654:	b2da      	uxtb	r2, r3
 8001656:	4b6a      	ldr	r3, [pc, #424]	@ (8001800 <main+0x2b4>)
 8001658:	701a      	strb	r2, [r3, #0]

	//re counter
	if (LimitBottomFlag == 1) {
 800165a:	4b6a      	ldr	r3, [pc, #424]	@ (8001804 <main+0x2b8>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d11e      	bne.n	80016a0 <main+0x154>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 500);
 8001662:	4b56      	ldr	r3, [pc, #344]	@ (80017bc <main+0x270>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(100);
 800166c:	2064      	movs	r0, #100	@ 0x64
 800166e:	f001 fff1 	bl	8003654 <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001672:	4b52      	ldr	r3, [pc, #328]	@ (80017bc <main+0x270>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2200      	movs	r2, #0
 8001678:	635a      	str	r2, [r3, #52]	@ 0x34
		memset(&QEIdata, 0, sizeof(QEIdata));
 800167a:	2230      	movs	r2, #48	@ 0x30
 800167c:	2100      	movs	r1, #0
 800167e:	485d      	ldr	r0, [pc, #372]	@ (80017f4 <main+0x2a8>)
 8001680:	f007 fe48 	bl	8009314 <memset>

		registerFrame[0x10].U16 = 0;
 8001684:	4b59      	ldr	r3, [pc, #356]	@ (80017ec <main+0x2a0>)
 8001686:	2200      	movs	r2, #0
 8001688:	841a      	strh	r2, [r3, #32]
		b_check[8] = 1;
 800168a:	4b5f      	ldr	r3, [pc, #380]	@ (8001808 <main+0x2bc>)
 800168c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001690:	621a      	str	r2, [r3, #32]
		__HAL_TIM_SET_COUNTER(&htim3,0);
 8001692:	4b4b      	ldr	r3, [pc, #300]	@ (80017c0 <main+0x274>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2200      	movs	r2, #0
 8001698:	625a      	str	r2, [r3, #36]	@ 0x24
		LimitBottomFlag = 0;
 800169a:	4b5a      	ldr	r3, [pc, #360]	@ (8001804 <main+0x2b8>)
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
	}

	static uint64_t timestamp = 0;
	int64_t currentTime = Micros();
 80016a0:	f000 feec 	bl	800247c <Micros>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (currentTime > timestamp) {
 80016ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016b0:	4956      	ldr	r1, [pc, #344]	@ (800180c <main+0x2c0>)
 80016b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016b6:	4290      	cmp	r0, r2
 80016b8:	eb71 0303 	sbcs.w	r3, r1, r3
 80016bc:	d232      	bcs.n	8001724 <main+0x1d8>
		timestamp = currentTime + timerange;	 //us
 80016be:	4b46      	ldr	r3, [pc, #280]	@ (80017d8 <main+0x28c>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	2200      	movs	r2, #0
 80016c6:	461c      	mov	r4, r3
 80016c8:	4615      	mov	r5, r2
 80016ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016ce:	eb14 0a02 	adds.w	sl, r4, r2
 80016d2:	eb45 0b03 	adc.w	fp, r5, r3
 80016d6:	4652      	mov	r2, sl
 80016d8:	465b      	mov	r3, fp
 80016da:	494c      	ldr	r1, [pc, #304]	@ (800180c <main+0x2c0>)
 80016dc:	e9c1 2300 	strd	r2, r3, [r1]
		QEIEncoderPosVel_Update();
 80016e0:	f000 fefe 	bl	80024e0 <QEIEncoderPosVel_Update>
		velodegree = QEIdata.QEIAngularVelocity;
 80016e4:	4b43      	ldr	r3, [pc, #268]	@ (80017f4 <main+0x2a8>)
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	4a49      	ldr	r2, [pc, #292]	@ (8001810 <main+0x2c4>)
 80016ea:	6013      	str	r3, [r2, #0]
		velodegree = (velodegree * 60) / 800;
 80016ec:	4b48      	ldr	r3, [pc, #288]	@ (8001810 <main+0x2c4>)
 80016ee:	edd3 7a00 	vldr	s15, [r3]
 80016f2:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001814 <main+0x2c8>
 80016f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016fa:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8001818 <main+0x2cc>
 80016fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001702:	4b43      	ldr	r3, [pc, #268]	@ (8001810 <main+0x2c4>)
 8001704:	edc3 7a00 	vstr	s15, [r3]
		linearspeed = velodegree * 14 / 60.0;
 8001708:	4b41      	ldr	r3, [pc, #260]	@ (8001810 <main+0x2c4>)
 800170a:	edd3 7a00 	vldr	s15, [r3]
 800170e:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 8001712:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001716:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8001814 <main+0x2c8>
 800171a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171e:	4b3f      	ldr	r3, [pc, #252]	@ (800181c <main+0x2d0>)
 8001720:	edc3 7a00 	vstr	s15, [r3]
	}

	RelayDrive();
 8001724:	f001 faca 	bl	8002cbc <RelayDrive>
	ReadButton();
 8001728:	f000 ffdc 	bl	80026e4 <ReadButton>
	ReadLogicConv();
 800172c:	f000 ffa8 	bl	8002680 <ReadLogicConv>
	ReadLimit();
 8001730:	f001 faec 	bl	8002d0c <ReadLimit>
	if (mode == 0){
 8001734:	4b3a      	ldr	r3, [pc, #232]	@ (8001820 <main+0x2d4>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <main+0x1f4>
		MotorDrive();
 800173c:	f001 f814 	bl	8002768 <MotorDrive>
	}


	if (LimitBottom == 0) {
 8001740:	4b38      	ldr	r3, [pc, #224]	@ (8001824 <main+0x2d8>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d102      	bne.n	800174e <main+0x202>
		LimitBottomFlag = 1;
 8001748:	4b2e      	ldr	r3, [pc, #184]	@ (8001804 <main+0x2b8>)
 800174a:	2201      	movs	r2, #1
 800174c:	701a      	strb	r2, [r3, #0]
	}

	if (LimitTop == 0) {
 800174e:	4b36      	ldr	r3, [pc, #216]	@ (8001828 <main+0x2dc>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d106      	bne.n	8001764 <main+0x218>
		mode = 1;
 8001756:	4b32      	ldr	r3, [pc, #200]	@ (8001820 <main+0x2d4>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800175c:	4b17      	ldr	r3, [pc, #92]	@ (80017bc <main+0x270>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2200      	movs	r2, #0
 8001762:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	if (Lo3 == 1 && mode !=0) { //joy manual
 8001764:	4b31      	ldr	r3, [pc, #196]	@ (800182c <main+0x2e0>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d169      	bne.n	8001840 <main+0x2f4>
 800176c:	4b2c      	ldr	r3, [pc, #176]	@ (8001820 <main+0x2d4>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d065      	beq.n	8001840 <main+0x2f4>
			if (bt1 == 0) {
 8001774:	4b2e      	ldr	r3, [pc, #184]	@ (8001830 <main+0x2e4>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d10a      	bne.n	8001792 <main+0x246>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 800177c:	2201      	movs	r2, #1
 800177e:	2108      	movs	r1, #8
 8001780:	482c      	ldr	r0, [pc, #176]	@ (8001834 <main+0x2e8>)
 8001782:	f002 fd65 	bl	8004250 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 8001786:	4b2c      	ldr	r3, [pc, #176]	@ (8001838 <main+0x2ec>)
 8001788:	881a      	ldrh	r2, [r3, #0]
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <main+0x270>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	635a      	str	r2, [r3, #52]	@ 0x34
			if (bt1 == 0) {
 8001790:	e212      	b.n	8001bb8 <main+0x66c>
			} else if (bt2 == 0) {
 8001792:	4b2a      	ldr	r3, [pc, #168]	@ (800183c <main+0x2f0>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d10a      	bne.n	80017b0 <main+0x264>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2108      	movs	r1, #8
 800179e:	4825      	ldr	r0, [pc, #148]	@ (8001834 <main+0x2e8>)
 80017a0:	f002 fd56 	bl	8004250 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 80017a4:	4b24      	ldr	r3, [pc, #144]	@ (8001838 <main+0x2ec>)
 80017a6:	881a      	ldrh	r2, [r3, #0]
 80017a8:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <main+0x270>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	635a      	str	r2, [r3, #52]	@ 0x34
			if (bt1 == 0) {
 80017ae:	e203      	b.n	8001bb8 <main+0x66c>
			} else {
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80017b0:	4b02      	ldr	r3, [pc, #8]	@ (80017bc <main+0x270>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2200      	movs	r2, #0
 80017b6:	635a      	str	r2, [r3, #52]	@ 0x34
			if (bt1 == 0) {
 80017b8:	e1fe      	b.n	8001bb8 <main+0x66c>
 80017ba:	bf00      	nop
 80017bc:	20000240 	.word	0x20000240
 80017c0:	200003d8 	.word	0x200003d8
 80017c4:	200004a4 	.word	0x200004a4
 80017c8:	20000898 	.word	0x20000898
 80017cc:	20000208 	.word	0x20000208
 80017d0:	2000020c 	.word	0x2000020c
 80017d4:	20000210 	.word	0x20000210
 80017d8:	20000200 	.word	0x20000200
 80017dc:	200008f8 	.word	0x200008f8
 80017e0:	20000910 	.word	0x20000910
 80017e4:	20000708 	.word	0x20000708
 80017e8:	2000063c 	.word	0x2000063c
 80017ec:	20000de8 	.word	0x20000de8
 80017f0:	20000570 	.word	0x20000570
 80017f4:	200008b0 	.word	0x200008b0
 80017f8:	20000f84 	.word	0x20000f84
 80017fc:	20000f8c 	.word	0x20000f8c
 8001800:	20000f8d 	.word	0x20000f8d
 8001804:	20000ffc 	.word	0x20000ffc
 8001808:	20000fc0 	.word	0x20000fc0
 800180c:	20001000 	.word	0x20001000
 8001810:	200008a8 	.word	0x200008a8
 8001814:	42700000 	.word	0x42700000
 8001818:	44480000 	.word	0x44480000
 800181c:	200008a0 	.word	0x200008a0
 8001820:	20000204 	.word	0x20000204
 8001824:	200008eb 	.word	0x200008eb
 8001828:	200008ea 	.word	0x200008ea
 800182c:	200008e2 	.word	0x200008e2
 8001830:	200008e4 	.word	0x200008e4
 8001834:	48000800 	.word	0x48000800
 8001838:	20000202 	.word	0x20000202
 800183c:	200008e5 	.word	0x200008e5
			}
		} else if (Lo3 == 0 && mode!=0) {
 8001840:	4b8f      	ldr	r3, [pc, #572]	@ (8001a80 <main+0x534>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	f47f aee1 	bne.w	800160c <main+0xc0>
 800184a:	4b8e      	ldr	r3, [pc, #568]	@ (8001a84 <main+0x538>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	f43f aedc 	beq.w	800160c <main+0xc0>


			//Set Home
			if(registerFrame[0x01].U16 == 2){
 8001854:	4b8c      	ldr	r3, [pc, #560]	@ (8001a88 <main+0x53c>)
 8001856:	885b      	ldrh	r3, [r3, #2]
 8001858:	2b02      	cmp	r3, #2
 800185a:	d105      	bne.n	8001868 <main+0x31c>
				registerFrame[0x01].U16 = 0;
 800185c:	4b8a      	ldr	r3, [pc, #552]	@ (8001a88 <main+0x53c>)
 800185e:	2200      	movs	r2, #0
 8001860:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 2;
 8001862:	4b89      	ldr	r3, [pc, #548]	@ (8001a88 <main+0x53c>)
 8001864:	2202      	movs	r2, #2
 8001866:	841a      	strh	r2, [r3, #32]
			}
			//Set Shelves
			if (registerFrame[0x01].U16 == 1){
 8001868:	4b87      	ldr	r3, [pc, #540]	@ (8001a88 <main+0x53c>)
 800186a:	885b      	ldrh	r3, [r3, #2]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d105      	bne.n	800187c <main+0x330>
				registerFrame[0x01].U16 = 0;
 8001870:	4b85      	ldr	r3, [pc, #532]	@ (8001a88 <main+0x53c>)
 8001872:	2200      	movs	r2, #0
 8001874:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 1;
 8001876:	4b84      	ldr	r3, [pc, #528]	@ (8001a88 <main+0x53c>)
 8001878:	2201      	movs	r2, #1
 800187a:	841a      	strh	r2, [r3, #32]
			}

			b_check[0] = 1;
 800187c:	4b83      	ldr	r3, [pc, #524]	@ (8001a8c <main+0x540>)
 800187e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001882:	601a      	str	r2, [r3, #0]

			//Set Shelves
			if(registerFrame[0x10].U16 == 1){
 8001884:	4b80      	ldr	r3, [pc, #512]	@ (8001a88 <main+0x53c>)
 8001886:	8c1b      	ldrh	r3, [r3, #32]
 8001888:	2b01      	cmp	r3, #1
 800188a:	f040 809c 	bne.w	80019c6 <main+0x47a>
				// set home
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 500);
 800188e:	4b80      	ldr	r3, [pc, #512]	@ (8001a90 <main+0x544>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001896:	635a      	str	r2, [r3, #52]	@ 0x34
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1); //End effector Go Down
 8001898:	2201      	movs	r2, #1
 800189a:	2108      	movs	r1, #8
 800189c:	487d      	ldr	r0, [pc, #500]	@ (8001a94 <main+0x548>)
 800189e:	f002 fcd7 	bl	8004250 <HAL_GPIO_WritePin>

				if (bt1 == 0) {
 80018a2:	4b7d      	ldr	r3, [pc, #500]	@ (8001a98 <main+0x54c>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10a      	bne.n	80018c0 <main+0x374>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1); //Go Down
 80018aa:	2201      	movs	r2, #1
 80018ac:	2108      	movs	r1, #8
 80018ae:	4879      	ldr	r0, [pc, #484]	@ (8001a94 <main+0x548>)
 80018b0:	f002 fcce 	bl	8004250 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 80018b4:	4b79      	ldr	r3, [pc, #484]	@ (8001a9c <main+0x550>)
 80018b6:	881a      	ldrh	r2, [r3, #0]
 80018b8:	4b75      	ldr	r3, [pc, #468]	@ (8001a90 <main+0x544>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80018be:	e01a      	b.n	80018f6 <main+0x3aa>
				} else if (bt2 == 0) {
 80018c0:	4b77      	ldr	r3, [pc, #476]	@ (8001aa0 <main+0x554>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d10a      	bne.n	80018de <main+0x392>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0); //Go Up
 80018c8:	2200      	movs	r2, #0
 80018ca:	2108      	movs	r1, #8
 80018cc:	4871      	ldr	r0, [pc, #452]	@ (8001a94 <main+0x548>)
 80018ce:	f002 fcbf 	bl	8004250 <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 80018d2:	4b72      	ldr	r3, [pc, #456]	@ (8001a9c <main+0x550>)
 80018d4:	881a      	ldrh	r2, [r3, #0]
 80018d6:	4b6e      	ldr	r3, [pc, #440]	@ (8001a90 <main+0x544>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	635a      	str	r2, [r3, #52]	@ 0x34
 80018dc:	e00b      	b.n	80018f6 <main+0x3aa>
				} else if(bt1 ==1 && bt2==1){
 80018de:	4b6e      	ldr	r3, [pc, #440]	@ (8001a98 <main+0x54c>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d107      	bne.n	80018f6 <main+0x3aa>
 80018e6:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <main+0x554>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d103      	bne.n	80018f6 <main+0x3aa>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80018ee:	4b68      	ldr	r3, [pc, #416]	@ (8001a90 <main+0x544>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2200      	movs	r2, #0
 80018f4:	635a      	str	r2, [r3, #52]	@ 0x34
				}

				// Handle bt5 press, to ensure that this function only trigger once.
				static uint8_t flagbt5 = 0;
				if(bt5 == 0) {
 80018f6:	4b6b      	ldr	r3, [pc, #428]	@ (8001aa4 <main+0x558>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d135      	bne.n	800196a <main+0x41e>
					static uint64_t timestampbt5 = 0;
					if(HAL_GetTick() > timestampbt5 && flagbt5 == 0) {
 80018fe:	f001 fe9d 	bl	800363c <HAL_GetTick>
 8001902:	4603      	mov	r3, r0
 8001904:	2200      	movs	r2, #0
 8001906:	4698      	mov	r8, r3
 8001908:	4691      	mov	r9, r2
 800190a:	4b67      	ldr	r3, [pc, #412]	@ (8001aa8 <main+0x55c>)
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	4542      	cmp	r2, r8
 8001912:	eb73 0309 	sbcs.w	r3, r3, r9
 8001916:	d22b      	bcs.n	8001970 <main+0x424>
 8001918:	4b64      	ldr	r3, [pc, #400]	@ (8001aac <main+0x560>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d127      	bne.n	8001970 <main+0x424>
						timestampbt5 = HAL_GetTick() + 1000;
 8001920:	f001 fe8c 	bl	800363c <HAL_GetTick>
 8001924:	4603      	mov	r3, r0
 8001926:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800192a:	2200      	movs	r2, #0
 800192c:	603b      	str	r3, [r7, #0]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	4b5d      	ldr	r3, [pc, #372]	@ (8001aa8 <main+0x55c>)
 8001932:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001936:	e9c3 1200 	strd	r1, r2, [r3]
						ShelvePos[i] = QEIdata.TotalPos;
 800193a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ab0 <main+0x564>)
 800193c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001940:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab4 <main+0x568>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800194a:	ee17 3a90 	vmov	r3, s15
 800194e:	b299      	uxth	r1, r3
 8001950:	4b59      	ldr	r3, [pc, #356]	@ (8001ab8 <main+0x56c>)
 8001952:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
						i+=1;
 8001956:	4b57      	ldr	r3, [pc, #348]	@ (8001ab4 <main+0x568>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	b2da      	uxtb	r2, r3
 800195e:	4b55      	ldr	r3, [pc, #340]	@ (8001ab4 <main+0x568>)
 8001960:	701a      	strb	r2, [r3, #0]
						flagbt5 = 1;
 8001962:	4b52      	ldr	r3, [pc, #328]	@ (8001aac <main+0x560>)
 8001964:	2201      	movs	r2, #1
 8001966:	701a      	strb	r2, [r3, #0]
 8001968:	e002      	b.n	8001970 <main+0x424>
					}
				} else {
					flagbt5 = 0;
 800196a:	4b50      	ldr	r3, [pc, #320]	@ (8001aac <main+0x560>)
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
				}

				// Set registerFrame 0x10 to 0 (idle) if finish running
				if(i > 4){
 8001970:	4b50      	ldr	r3, [pc, #320]	@ (8001ab4 <main+0x568>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b04      	cmp	r3, #4
 8001976:	d909      	bls.n	800198c <main+0x440>
					i = 0;
 8001978:	4b4e      	ldr	r3, [pc, #312]	@ (8001ab4 <main+0x568>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800197e:	4b44      	ldr	r3, [pc, #272]	@ (8001a90 <main+0x544>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2200      	movs	r2, #0
 8001984:	635a      	str	r2, [r3, #52]	@ 0x34
					registerFrame[0x10].U16 = 0;
 8001986:	4b40      	ldr	r3, [pc, #256]	@ (8001a88 <main+0x53c>)
 8001988:	2200      	movs	r2, #0
 800198a:	841a      	strh	r2, [r3, #32]
				}


				bt5prev = bt5;
 800198c:	4b45      	ldr	r3, [pc, #276]	@ (8001aa4 <main+0x558>)
 800198e:	781a      	ldrb	r2, [r3, #0]
 8001990:	4b4a      	ldr	r3, [pc, #296]	@ (8001abc <main+0x570>)
 8001992:	701a      	strb	r2, [r3, #0]
				registerFrame[0x23].U16 = ShelvePos[0];
 8001994:	4b48      	ldr	r3, [pc, #288]	@ (8001ab8 <main+0x56c>)
 8001996:	881a      	ldrh	r2, [r3, #0]
 8001998:	4b3b      	ldr	r3, [pc, #236]	@ (8001a88 <main+0x53c>)
 800199a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
				registerFrame[0x24].U16 = ShelvePos[1];
 800199e:	4b46      	ldr	r3, [pc, #280]	@ (8001ab8 <main+0x56c>)
 80019a0:	885a      	ldrh	r2, [r3, #2]
 80019a2:	4b39      	ldr	r3, [pc, #228]	@ (8001a88 <main+0x53c>)
 80019a4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
				registerFrame[0x25].U16 = ShelvePos[2];
 80019a8:	4b43      	ldr	r3, [pc, #268]	@ (8001ab8 <main+0x56c>)
 80019aa:	889a      	ldrh	r2, [r3, #4]
 80019ac:	4b36      	ldr	r3, [pc, #216]	@ (8001a88 <main+0x53c>)
 80019ae:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
				registerFrame[0x26].U16 = ShelvePos[3];
 80019b2:	4b41      	ldr	r3, [pc, #260]	@ (8001ab8 <main+0x56c>)
 80019b4:	88da      	ldrh	r2, [r3, #6]
 80019b6:	4b34      	ldr	r3, [pc, #208]	@ (8001a88 <main+0x53c>)
 80019b8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
				registerFrame[0x27].U16 = ShelvePos[4];
 80019bc:	4b3e      	ldr	r3, [pc, #248]	@ (8001ab8 <main+0x56c>)
 80019be:	891a      	ldrh	r2, [r3, #8]
 80019c0:	4b31      	ldr	r3, [pc, #196]	@ (8001a88 <main+0x53c>)
 80019c2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
				//timestamp = HAL_GetTick()+2000;
			}


			//Set Home Run To limit switch
			if(registerFrame[0x10].U16 == 2){
 80019c6:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <main+0x53c>)
 80019c8:	8c1b      	ldrh	r3, [r3, #32]
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d10d      	bne.n	80019ea <main+0x49e>
				b_check[0] = 2;
 80019ce:	4b2f      	ldr	r3, [pc, #188]	@ (8001a8c <main+0x540>)
 80019d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019d4:	601a      	str	r2, [r3, #0]
				//if(     )

				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 500);
 80019d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001a90 <main+0x544>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80019de:	635a      	str	r2, [r3, #52]	@ 0x34
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1); //End effector Go Down
 80019e0:	2201      	movs	r2, #1
 80019e2:	2108      	movs	r1, #8
 80019e4:	482b      	ldr	r0, [pc, #172]	@ (8001a94 <main+0x548>)
 80019e6:	f002 fc33 	bl	8004250 <HAL_GPIO_WritePin>
//				}
				//}
			}

			//Run Point Mode
				if(registerFrame[0x01].U16 == 8) {
 80019ea:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <main+0x53c>)
 80019ec:	885b      	ldrh	r3, [r3, #2]
 80019ee:	2b08      	cmp	r3, #8
 80019f0:	d117      	bne.n	8001a22 <main+0x4d6>
					registerFrame[0x01].U16 = 0;
 80019f2:	4b25      	ldr	r3, [pc, #148]	@ (8001a88 <main+0x53c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	805a      	strh	r2, [r3, #2]
					registerFrame[0x10].U16 = 16;
 80019f8:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <main+0x53c>)
 80019fa:	2210      	movs	r2, #16
 80019fc:	841a      	strh	r2, [r3, #32]
					Arrived = 0;
 80019fe:	4b30      	ldr	r3, [pc, #192]	@ (8001ac0 <main+0x574>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
					Goal = registerFrame[48].U16/10;
 8001a04:	4b20      	ldr	r3, [pc, #128]	@ (8001a88 <main+0x53c>)
 8001a06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001a0a:	4a2e      	ldr	r2, [pc, #184]	@ (8001ac4 <main+0x578>)
 8001a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a10:	08db      	lsrs	r3, r3, #3
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac8 <main+0x57c>)
 8001a1e:	edc3 7a00 	vstr	s15, [r3]
				}

				if(registerFrame[0x10].U16 == 16){
 8001a22:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <main+0x53c>)
 8001a24:	8c1b      	ldrh	r3, [r3, #32]
 8001a26:	2b10      	cmp	r3, #16
 8001a28:	d101      	bne.n	8001a2e <main+0x4e2>
					MotorDrive();
 8001a2a:	f000 fe9d 	bl	8002768 <MotorDrive>
				}
				if(Arrived == 1 && registerFrame[0x10].U16 == 16) {
 8001a2e:	4b24      	ldr	r3, [pc, #144]	@ (8001ac0 <main+0x574>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d106      	bne.n	8001a44 <main+0x4f8>
 8001a36:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <main+0x53c>)
 8001a38:	8c1b      	ldrh	r3, [r3, #32]
 8001a3a:	2b10      	cmp	r3, #16
 8001a3c:	d102      	bne.n	8001a44 <main+0x4f8>
					registerFrame[0x10].U16 = 0;
 8001a3e:	4b12      	ldr	r3, [pc, #72]	@ (8001a88 <main+0x53c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	841a      	strh	r2, [r3, #32]
				}

			//Run Jog Mode
			if(registerFrame[0x01].U16 == 4){
 8001a44:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <main+0x53c>)
 8001a46:	885b      	ldrh	r3, [r3, #2]
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	d163      	bne.n	8001b14 <main+0x5c8>
				convert_to_string(registerFrame[0x21].U16, PickOrder, sizeof(PickOrder));
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <main+0x53c>)
 8001a4e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001a52:	2206      	movs	r2, #6
 8001a54:	491d      	ldr	r1, [pc, #116]	@ (8001acc <main+0x580>)
 8001a56:	4618      	mov	r0, r3
 8001a58:	f000 fc9a 	bl	8002390 <convert_to_string>
				convert_to_string(registerFrame[0x22].U16, PlaceOrder, sizeof(PlaceOrder));
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <main+0x53c>)
 8001a5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a62:	2206      	movs	r2, #6
 8001a64:	491a      	ldr	r1, [pc, #104]	@ (8001ad0 <main+0x584>)
 8001a66:	4618      	mov	r0, r3
 8001a68:	f000 fc92 	bl	8002390 <convert_to_string>
				registerFrame[0x01].U16 = 0;
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <main+0x53c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	805a      	strh	r2, [r3, #2]
				registerFrame[0x10].U16 = 4;
 8001a72:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <main+0x53c>)
 8001a74:	2204      	movs	r2, #4
 8001a76:	841a      	strh	r2, [r3, #32]
				for(int i = 0;i<=4;i++){
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	e047      	b.n	8001b0e <main+0x5c2>
 8001a7e:	bf00      	nop
 8001a80:	200008e2 	.word	0x200008e2
 8001a84:	20000204 	.word	0x20000204
 8001a88:	20000de8 	.word	0x20000de8
 8001a8c:	20000fc0 	.word	0x20000fc0
 8001a90:	20000240 	.word	0x20000240
 8001a94:	48000800 	.word	0x48000800
 8001a98:	200008e4 	.word	0x200008e4
 8001a9c:	20000202 	.word	0x20000202
 8001aa0:	200008e5 	.word	0x200008e5
 8001aa4:	200008e8 	.word	0x200008e8
 8001aa8:	20001008 	.word	0x20001008
 8001aac:	20001010 	.word	0x20001010
 8001ab0:	200008b0 	.word	0x200008b0
 8001ab4:	20000fbd 	.word	0x20000fbd
 8001ab8:	20000f78 	.word	0x20000f78
 8001abc:	200008e9 	.word	0x200008e9
 8001ac0:	20000fbc 	.word	0x20000fbc
 8001ac4:	cccccccd 	.word	0xcccccccd
 8001ac8:	200008f0 	.word	0x200008f0
 8001acc:	20000f90 	.word	0x20000f90
 8001ad0:	20000f98 	.word	0x20000f98
					GoalPick[i] = ShelvePos[PickOrder[4-i]-'0'-1];
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f1c3 0304 	rsb	r3, r3, #4
 8001ada:	4a38      	ldr	r2, [pc, #224]	@ (8001bbc <main+0x670>)
 8001adc:	5cd3      	ldrb	r3, [r2, r3]
 8001ade:	3b31      	subs	r3, #49	@ 0x31
 8001ae0:	4a37      	ldr	r2, [pc, #220]	@ (8001bc0 <main+0x674>)
 8001ae2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001ae6:	4a37      	ldr	r2, [pc, #220]	@ (8001bc4 <main+0x678>)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					GoalPlace[i] = ShelvePos[PlaceOrder[4-i]-'0'-1];
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f1c3 0304 	rsb	r3, r3, #4
 8001af4:	4a34      	ldr	r2, [pc, #208]	@ (8001bc8 <main+0x67c>)
 8001af6:	5cd3      	ldrb	r3, [r2, r3]
 8001af8:	3b31      	subs	r3, #49	@ 0x31
 8001afa:	4a31      	ldr	r2, [pc, #196]	@ (8001bc0 <main+0x674>)
 8001afc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001b00:	4a32      	ldr	r2, [pc, #200]	@ (8001bcc <main+0x680>)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int i = 0;i<=4;i++){
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	dddf      	ble.n	8001ad4 <main+0x588>
					}
			}

		/////////////////START JOG////////////////////////////////////////////////////////////
			if(registerFrame[0x10].U16 == 4 && j < 5){
 8001b14:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <main+0x684>)
 8001b16:	8c1b      	ldrh	r3, [r3, #32]
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d106      	bne.n	8001b2a <main+0x5de>
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd4 <main+0x688>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	dc02      	bgt.n	8001b2a <main+0x5de>
				GoPick();
 8001b24:	f000 fc6a 	bl	80023fc <GoPick>
 8001b28:	e046      	b.n	8001bb8 <main+0x66c>
			}else if(registerFrame[0x10].U16 == 8 && j < 5){
 8001b2a:	4b29      	ldr	r3, [pc, #164]	@ (8001bd0 <main+0x684>)
 8001b2c:	8c1b      	ldrh	r3, [r3, #32]
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d132      	bne.n	8001b98 <main+0x64c>
 8001b32:	4b28      	ldr	r3, [pc, #160]	@ (8001bd4 <main+0x688>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	dc2e      	bgt.n	8001b98 <main+0x64c>
				a = 3;
 8001b3a:	4b27      	ldr	r3, [pc, #156]	@ (8001bd8 <main+0x68c>)
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	701a      	strb	r2, [r3, #0]
//				if(ActualGripper == 0){//Gripper BW before move
					Arrived = 0;
 8001b40:	4b26      	ldr	r3, [pc, #152]	@ (8001bdc <main+0x690>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
					Goal = GoalPlace[j];
 8001b46:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <main+0x688>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a20      	ldr	r2, [pc, #128]	@ (8001bcc <main+0x680>)
 8001b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b58:	4b21      	ldr	r3, [pc, #132]	@ (8001be0 <main+0x694>)
 8001b5a:	edc3 7a00 	vstr	s15, [r3]
					MotorDrive();
 8001b5e:	f000 fe03 	bl	8002768 <MotorDrive>
					a = 4;
 8001b62:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd8 <main+0x68c>)
 8001b64:	2204      	movs	r2, #4
 8001b66:	701a      	strb	r2, [r3, #0]
//				}//Gripper FW Vacuum Off
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 0){
 8001b68:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <main+0x690>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d122      	bne.n	8001bb6 <main+0x66a>
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <main+0x698>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d11e      	bne.n	8001bb6 <main+0x66a>
 8001b78:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <main+0x69c>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d11a      	bne.n	8001bb6 <main+0x66a>
					registerFrame[0x10].U16 = 4;
 8001b80:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <main+0x684>)
 8001b82:	2204      	movs	r2, #4
 8001b84:	841a      	strh	r2, [r3, #32]
					j += 1;
 8001b86:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <main+0x688>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	4a11      	ldr	r2, [pc, #68]	@ (8001bd4 <main+0x688>)
 8001b8e:	6013      	str	r3, [r2, #0]
					a = 5;
 8001b90:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <main+0x68c>)
 8001b92:	2205      	movs	r2, #5
 8001b94:	701a      	strb	r2, [r3, #0]
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 0){
 8001b96:	e00e      	b.n	8001bb6 <main+0x66a>
					}
			}else if(j==5){
 8001b98:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <main+0x688>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b05      	cmp	r3, #5
 8001b9e:	f47f ad35 	bne.w	800160c <main+0xc0>
				registerFrame[0x10].U16 = 0;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <main+0x684>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	841a      	strh	r2, [r3, #32]
				j = 0;
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <main+0x688>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
				a = 6;
 8001bae:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <main+0x68c>)
 8001bb0:	2206      	movs	r2, #6
 8001bb2:	701a      	strb	r2, [r3, #0]
 8001bb4:	e52a      	b.n	800160c <main+0xc0>
				if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 0){
 8001bb6:	bf00      	nop
  {
 8001bb8:	e528      	b.n	800160c <main+0xc0>
 8001bba:	bf00      	nop
 8001bbc:	20000f90 	.word	0x20000f90
 8001bc0:	20000f78 	.word	0x20000f78
 8001bc4:	20000fa0 	.word	0x20000fa0
 8001bc8:	20000f98 	.word	0x20000f98
 8001bcc:	20000fac 	.word	0x20000fac
 8001bd0:	20000de8 	.word	0x20000de8
 8001bd4:	20000fb8 	.word	0x20000fb8
 8001bd8:	20000fbe 	.word	0x20000fbe
 8001bdc:	20000fbc 	.word	0x20000fbc
 8001be0:	200008f0 	.word	0x200008f0
 8001be4:	20000f8f 	.word	0x20000f8f
 8001be8:	20000f8e 	.word	0x20000f8e

08001bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b094      	sub	sp, #80	@ 0x50
 8001bf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bf2:	f107 0318 	add.w	r3, r7, #24
 8001bf6:	2238      	movs	r2, #56	@ 0x38
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f007 fb8a 	bl	8009314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]
 8001c0c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f002 fb74 	bl	80042fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c14:	2302      	movs	r3, #2
 8001c16:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c1e:	2340      	movs	r3, #64	@ 0x40
 8001c20:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c22:	2302      	movs	r3, #2
 8001c24:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c26:	2302      	movs	r3, #2
 8001c28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001c2e:	2355      	movs	r3, #85	@ 0x55
 8001c30:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c32:	2302      	movs	r3, #2
 8001c34:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c36:	2302      	movs	r3, #2
 8001c38:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c3e:	f107 0318 	add.w	r3, r7, #24
 8001c42:	4618      	mov	r0, r3
 8001c44:	f002 fc0e 	bl	8004464 <HAL_RCC_OscConfig>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c4e:	f001 f879 	bl	8002d44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c52:	230f      	movs	r3, #15
 8001c54:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c56:	2303      	movs	r3, #3
 8001c58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	2104      	movs	r1, #4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f002 ff0c 	bl	8004a88 <HAL_RCC_ClockConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001c76:	f001 f865 	bl	8002d44 <Error_Handler>
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	3750      	adds	r7, #80	@ 0x50
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b098      	sub	sp, #96	@ 0x60
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
 8001ca4:	611a      	str	r2, [r3, #16]
 8001ca6:	615a      	str	r2, [r3, #20]
 8001ca8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	2234      	movs	r2, #52	@ 0x34
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f007 fb2f 	bl	8009314 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cb8:	4a3b      	ldr	r2, [pc, #236]	@ (8001da8 <MX_TIM1_Init+0x124>)
 8001cba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001cbc:	4b39      	ldr	r3, [pc, #228]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cbe:	22a9      	movs	r2, #169	@ 0xa9
 8001cc0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc2:	4b38      	ldr	r3, [pc, #224]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3999;
 8001cc8:	4b36      	ldr	r3, [pc, #216]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cca:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001cce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd0:	4b34      	ldr	r3, [pc, #208]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cd6:	4b33      	ldr	r3, [pc, #204]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cdc:	4b31      	ldr	r3, [pc, #196]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ce2:	4830      	ldr	r0, [pc, #192]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001ce4:	f003 fc86 	bl	80055f4 <HAL_TIM_PWM_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001cee:	f001 f829 	bl	8002d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cfe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d02:	4619      	mov	r1, r3
 8001d04:	4827      	ldr	r0, [pc, #156]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001d06:	f005 fa97 	bl	8007238 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001d10:	f001 f818 	bl	8002d44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d14:	2360      	movs	r3, #96	@ 0x60
 8001d16:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d20:	2300      	movs	r3, #0
 8001d22:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d30:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d34:	2200      	movs	r2, #0
 8001d36:	4619      	mov	r1, r3
 8001d38:	481a      	ldr	r0, [pc, #104]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001d3a:	f004 f983 	bl	8006044 <HAL_TIM_PWM_ConfigChannel>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001d44:	f000 fffe 	bl	8002d44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	4619      	mov	r1, r3
 8001d84:	4807      	ldr	r0, [pc, #28]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001d86:	f005 faed 	bl	8007364 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001d90:	f000 ffd8 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d94:	4803      	ldr	r0, [pc, #12]	@ (8001da4 <MX_TIM1_Init+0x120>)
 8001d96:	f001 fa45 	bl	8003224 <HAL_TIM_MspPostInit>

}
 8001d9a:	bf00      	nop
 8001d9c:	3760      	adds	r7, #96	@ 0x60
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000240 	.word	0x20000240
 8001da8:	40012c00 	.word	0x40012c00

08001dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b088      	sub	sp, #32
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db2:	f107 0310 	add.w	r3, r7, #16
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]
 8001dc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dca:	4b1e      	ldr	r3, [pc, #120]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dcc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001dde:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001de0:	f04f 32ff 	mov.w	r2, #4294967295
 8001de4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dec:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001df2:	4814      	ldr	r0, [pc, #80]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001df4:	f003 fab2 	bl	800535c <HAL_TIM_Base_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001dfe:	f000 ffa1 	bl	8002d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480d      	ldr	r0, [pc, #52]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001e10:	f004 fa2c 	bl	800626c <HAL_TIM_ConfigClockSource>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001e1a:	f000 ff93 	bl	8002d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001e2c:	f005 fa04 	bl	8007238 <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e36:	f000 ff85 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3720      	adds	r7, #32
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	2000030c 	.word	0x2000030c

08001e48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08c      	sub	sp, #48	@ 0x30
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e4e:	f107 030c 	add.w	r3, r7, #12
 8001e52:	2224      	movs	r2, #36	@ 0x24
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f007 fa5c 	bl	8009314 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e66:	4b21      	ldr	r3, [pc, #132]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001e68:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <MX_TIM3_Init+0xa8>)
 8001e6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64799;
 8001e78:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001e7a:	f64f 521f 	movw	r2, #64799	@ 0xfd1f
 8001e7e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e94:	2301      	movs	r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 8001eac:	2303      	movs	r3, #3
 8001eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001eb0:	f107 030c 	add.w	r3, r7, #12
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480d      	ldr	r0, [pc, #52]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001eb8:	f003 fe08 	bl	8005acc <HAL_TIM_Encoder_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001ec2:	f000 ff3f 	bl	8002d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4806      	ldr	r0, [pc, #24]	@ (8001eec <MX_TIM3_Init+0xa4>)
 8001ed4:	f005 f9b0 	bl	8007238 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001ede:	f000 ff31 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	3730      	adds	r7, #48	@ 0x30
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200003d8 	.word	0x200003d8
 8001ef0:	40000400 	.word	0x40000400

08001ef4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b088      	sub	sp, #32
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001efa:	f107 0310 	add.w	r3, r7, #16
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	605a      	str	r2, [r3, #4]
 8001f04:	609a      	str	r2, [r3, #8]
 8001f06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f12:	4b1d      	ldr	r3, [pc, #116]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f14:	4a1d      	ldr	r2, [pc, #116]	@ (8001f8c <MX_TIM4_Init+0x98>)
 8001f16:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8001f18:	4b1b      	ldr	r3, [pc, #108]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f1a:	22a9      	movs	r2, #169	@ 0xa9
 8001f1c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4999;
 8001f24:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f26:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001f2a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f2c:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f38:	4813      	ldr	r0, [pc, #76]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f3a:	f003 fa0f 	bl	800535c <HAL_TIM_Base_Init>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001f44:	f000 fefe 	bl	8002d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f4e:	f107 0310 	add.w	r3, r7, #16
 8001f52:	4619      	mov	r1, r3
 8001f54:	480c      	ldr	r0, [pc, #48]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f56:	f004 f989 	bl	800626c <HAL_TIM_ConfigClockSource>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001f60:	f000 fef0 	bl	8002d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f64:	2300      	movs	r3, #0
 8001f66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f6c:	1d3b      	adds	r3, r7, #4
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4805      	ldr	r0, [pc, #20]	@ (8001f88 <MX_TIM4_Init+0x94>)
 8001f72:	f005 f961 	bl	8007238 <HAL_TIMEx_MasterConfigSynchronization>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001f7c:	f000 fee2 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f80:	bf00      	nop
 8001f82:	3720      	adds	r7, #32
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	200004a4 	.word	0x200004a4
 8001f8c:	40000800 	.word	0x40000800

08001f90 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f96:	f107 0310 	add.w	r3, r7, #16
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001fae:	4b1d      	ldr	r3, [pc, #116]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8002028 <MX_TIM5_Init+0x98>)
 8001fb2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8001fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fb6:	22a9      	movs	r2, #169	@ 0xa9
 8001fb8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fba:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001fc0:	4b18      	ldr	r3, [pc, #96]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc8:	4b16      	ldr	r3, [pc, #88]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fce:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001fd4:	4813      	ldr	r0, [pc, #76]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001fd6:	f003 f9c1 	bl	800535c <HAL_TIM_Base_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001fe0:	f000 feb0 	bl	8002d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fe8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001fea:	f107 0310 	add.w	r3, r7, #16
 8001fee:	4619      	mov	r1, r3
 8001ff0:	480c      	ldr	r0, [pc, #48]	@ (8002024 <MX_TIM5_Init+0x94>)
 8001ff2:	f004 f93b 	bl	800626c <HAL_TIM_ConfigClockSource>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001ffc:	f000 fea2 	bl	8002d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002000:	2300      	movs	r3, #0
 8002002:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002004:	2300      	movs	r3, #0
 8002006:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	4619      	mov	r1, r3
 800200c:	4805      	ldr	r0, [pc, #20]	@ (8002024 <MX_TIM5_Init+0x94>)
 800200e:	f005 f913 	bl	8007238 <HAL_TIMEx_MasterConfigSynchronization>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002018:	f000 fe94 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800201c:	bf00      	nop
 800201e:	3720      	adds	r7, #32
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000570 	.word	0x20000570
 8002028:	40000c00 	.word	0x40000c00

0800202c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002030:	4b14      	ldr	r3, [pc, #80]	@ (8002084 <MX_TIM16_Init+0x58>)
 8002032:	4a15      	ldr	r2, [pc, #84]	@ (8002088 <MX_TIM16_Init+0x5c>)
 8002034:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8002036:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <MX_TIM16_Init+0x58>)
 8002038:	22a9      	movs	r2, #169	@ 0xa9
 800203a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <MX_TIM16_Init+0x58>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <MX_TIM16_Init+0x58>)
 8002044:	f240 4279 	movw	r2, #1145	@ 0x479
 8002048:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <MX_TIM16_Init+0x58>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <MX_TIM16_Init+0x58>)
 8002052:	2200      	movs	r2, #0
 8002054:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <MX_TIM16_Init+0x58>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800205c:	4809      	ldr	r0, [pc, #36]	@ (8002084 <MX_TIM16_Init+0x58>)
 800205e:	f003 f97d 	bl	800535c <HAL_TIM_Base_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002068:	f000 fe6c 	bl	8002d44 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800206c:	2108      	movs	r1, #8
 800206e:	4805      	ldr	r0, [pc, #20]	@ (8002084 <MX_TIM16_Init+0x58>)
 8002070:	f003 fc36 	bl	80058e0 <HAL_TIM_OnePulse_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800207a:	f000 fe63 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	2000063c 	.word	0x2000063c
 8002088:	40014400 	.word	0x40014400

0800208c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002090:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 8002092:	4a24      	ldr	r2, [pc, #144]	@ (8002124 <MX_USART2_UART_Init+0x98>)
 8002094:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002096:	4b22      	ldr	r3, [pc, #136]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 8002098:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800209c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800209e:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80020a4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80020ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020b6:	220c      	movs	r2, #12
 80020b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ba:	4b19      	ldr	r3, [pc, #100]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020bc:	2200      	movs	r2, #0
 80020be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c0:	4b17      	ldr	r3, [pc, #92]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020c6:	4b16      	ldr	r3, [pc, #88]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020cc:	4b14      	ldr	r3, [pc, #80]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020d2:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020d8:	4811      	ldr	r0, [pc, #68]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020da:	f005 fa27 	bl	800752c <HAL_UART_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 80020e4:	f000 fe2e 	bl	8002d44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020e8:	2100      	movs	r1, #0
 80020ea:	480d      	ldr	r0, [pc, #52]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020ec:	f007 f847 	bl	800917e <HAL_UARTEx_SetTxFifoThreshold>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 80020f6:	f000 fe25 	bl	8002d44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020fa:	2100      	movs	r1, #0
 80020fc:	4808      	ldr	r0, [pc, #32]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 80020fe:	f007 f87c 	bl	80091fa <HAL_UARTEx_SetRxFifoThreshold>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002108:	f000 fe1c 	bl	8002d44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800210c:	4804      	ldr	r0, [pc, #16]	@ (8002120 <MX_USART2_UART_Init+0x94>)
 800210e:	f006 fffd 	bl	800910c <HAL_UARTEx_DisableFifoMode>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002118:	f000 fe14 	bl	8002d44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000708 	.word	0x20000708
 8002124:	40004400 	.word	0x40004400

08002128 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800212e:	4b16      	ldr	r3, [pc, #88]	@ (8002188 <MX_DMA_Init+0x60>)
 8002130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002132:	4a15      	ldr	r2, [pc, #84]	@ (8002188 <MX_DMA_Init+0x60>)
 8002134:	f043 0304 	orr.w	r3, r3, #4
 8002138:	6493      	str	r3, [r2, #72]	@ 0x48
 800213a:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <MX_DMA_Init+0x60>)
 800213c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <MX_DMA_Init+0x60>)
 8002148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800214a:	4a0f      	ldr	r2, [pc, #60]	@ (8002188 <MX_DMA_Init+0x60>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6493      	str	r3, [r2, #72]	@ 0x48
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <MX_DMA_Init+0x60>)
 8002154:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	200b      	movs	r0, #11
 8002164:	f001 fb73 	bl	800384e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002168:	200b      	movs	r0, #11
 800216a:	f001 fb8a 	bl	8003882 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	200c      	movs	r0, #12
 8002174:	f001 fb6b 	bl	800384e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002178:	200c      	movs	r0, #12
 800217a:	f001 fb82 	bl	8003882 <HAL_NVIC_EnableIRQ>

}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000

0800218c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	@ 0x28
 8002190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	609a      	str	r2, [r3, #8]
 800219e:	60da      	str	r2, [r3, #12]
 80021a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a2:	4b63      	ldr	r3, [pc, #396]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a6:	4a62      	ldr	r2, [pc, #392]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021a8:	f043 0304 	orr.w	r3, r3, #4
 80021ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ae:	4b60      	ldr	r3, [pc, #384]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	613b      	str	r3, [r7, #16]
 80021b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021be:	4a5c      	ldr	r2, [pc, #368]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021c0:	f043 0320 	orr.w	r3, r3, #32
 80021c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c6:	4b5a      	ldr	r3, [pc, #360]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ca:	f003 0320 	and.w	r3, r3, #32
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	4b57      	ldr	r3, [pc, #348]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d6:	4a56      	ldr	r2, [pc, #344]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021d8:	f043 0301 	orr.w	r3, r3, #1
 80021dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021de:	4b54      	ldr	r3, [pc, #336]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	60bb      	str	r3, [r7, #8]
 80021e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ea:	4b51      	ldr	r3, [pc, #324]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ee:	4a50      	ldr	r2, [pc, #320]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021f0:	f043 0302 	orr.w	r3, r3, #2
 80021f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002330 <MX_GPIO_Init+0x1a4>)
 80021f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	607b      	str	r3, [r7, #4]
 8002200:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8002202:	2200      	movs	r2, #0
 8002204:	210a      	movs	r1, #10
 8002206:	484b      	ldr	r0, [pc, #300]	@ (8002334 <MX_GPIO_Init+0x1a8>)
 8002208:	f002 f822 	bl	8004250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800220c:	2200      	movs	r2, #0
 800220e:	2120      	movs	r1, #32
 8002210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002214:	f002 f81c 	bl	8004250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|Relay4_Pin, GPIO_PIN_RESET);
 8002218:	2200      	movs	r2, #0
 800221a:	f240 2106 	movw	r1, #518	@ 0x206
 800221e:	4846      	ldr	r0, [pc, #280]	@ (8002338 <MX_GPIO_Init+0x1ac>)
 8002220:	f002 f816 	bl	8004250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002224:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800222a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800222e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	4619      	mov	r1, r3
 800223a:	483e      	ldr	r0, [pc, #248]	@ (8002334 <MX_GPIO_Init+0x1a8>)
 800223c:	f001 fe6e 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8002240:	230a      	movs	r3, #10
 8002242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002244:	2301      	movs	r3, #1
 8002246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002250:	f107 0314 	add.w	r3, r7, #20
 8002254:	4619      	mov	r1, r3
 8002256:	4837      	ldr	r0, [pc, #220]	@ (8002334 <MX_GPIO_Init+0x1a8>)
 8002258:	f001 fe60 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA8
                           PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 800225c:	f240 7313 	movw	r3, #1811	@ 0x713
 8002260:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002266:	2301      	movs	r3, #1
 8002268:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002274:	f001 fe52 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002278:	2320      	movs	r3, #32
 800227a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227c:	2301      	movs	r3, #1
 800227e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002284:	2300      	movs	r3, #0
 8002286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	4619      	mov	r1, r3
 800228e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002292:	f001 fe43 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002296:	2301      	movs	r3, #1
 8002298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800229a:	2300      	movs	r3, #0
 800229c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800229e:	2301      	movs	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a2:	f107 0314 	add.w	r3, r7, #20
 80022a6:	4619      	mov	r1, r3
 80022a8:	4823      	ldr	r0, [pc, #140]	@ (8002338 <MX_GPIO_Init+0x1ac>)
 80022aa:	f001 fe37 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 Relay4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|Relay4_Pin;
 80022ae:	f240 2306 	movw	r3, #518	@ 0x206
 80022b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b4:	2301      	movs	r3, #1
 80022b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022bc:	2300      	movs	r3, #0
 80022be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4619      	mov	r1, r3
 80022c6:	481c      	ldr	r0, [pc, #112]	@ (8002338 <MX_GPIO_Init+0x1ac>)
 80022c8:	f001 fe28 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022cc:	2380      	movs	r3, #128	@ 0x80
 80022ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	4619      	mov	r1, r3
 80022de:	4815      	ldr	r0, [pc, #84]	@ (8002334 <MX_GPIO_Init+0x1a8>)
 80022e0:	f001 fe1c 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ea:	2300      	movs	r3, #0
 80022ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022ee:	2301      	movs	r3, #1
 80022f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	4619      	mov	r1, r3
 80022f8:	480e      	ldr	r0, [pc, #56]	@ (8002334 <MX_GPIO_Init+0x1a8>)
 80022fa:	f001 fe0f 	bl	8003f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022fe:	2340      	movs	r3, #64	@ 0x40
 8002300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002302:	2300      	movs	r3, #0
 8002304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	4619      	mov	r1, r3
 8002310:	4809      	ldr	r0, [pc, #36]	@ (8002338 <MX_GPIO_Init+0x1ac>)
 8002312:	f001 fe03 	bl	8003f1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	2028      	movs	r0, #40	@ 0x28
 800231c:	f001 fa97 	bl	800384e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002320:	2028      	movs	r0, #40	@ 0x28
 8002322:	f001 faae 	bl	8003882 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002326:	bf00      	nop
 8002328:	3728      	adds	r7, #40	@ 0x28
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000
 8002334:	48000800 	.word	0x48000800
 8002338:	48000400 	.word	0x48000400

0800233c <HAL_TIM_PeriodElapsedCallback>:
//	}
//
//}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800233c:	b5b0      	push	{r4, r5, r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a0e      	ldr	r2, [pc, #56]	@ (8002380 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d103      	bne.n	8002354 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		registerFrame[0].U16 = 22881;
 800234c:	4b0d      	ldr	r3, [pc, #52]	@ (8002384 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800234e:	f645 1261 	movw	r2, #22881	@ 0x5961
 8002352:	801a      	strh	r2, [r3, #0]
	}
	if (htim == &htim5) {
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a0c      	ldr	r2, [pc, #48]	@ (8002388 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d10d      	bne.n	8002378 <HAL_TIM_PeriodElapsedCallback+0x3c>
		upper += 1;
 800235c:	4b0b      	ldr	r3, [pc, #44]	@ (800238c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800235e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002362:	1c54      	adds	r4, r2, #1
 8002364:	f143 0500 	adc.w	r5, r3, #0
 8002368:	4b08      	ldr	r3, [pc, #32]	@ (800238c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800236a:	e9c3 4500 	strd	r4, r5, [r3]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800236e:	2120      	movs	r1, #32
 8002370:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002374:	f001 ff84 	bl	8004280 <HAL_GPIO_TogglePin>
	}
}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bdb0      	pop	{r4, r5, r7, pc}
 8002380:	200004a4 	.word	0x200004a4
 8002384:	20000de8 	.word	0x20000de8
 8002388:	20000570 	.word	0x20000570
 800238c:	20000898 	.word	0x20000898

08002390 <convert_to_string>:

void convert_to_string(uint16_t number, char* buffer, int buffer_size) {
 8002390:	b480      	push	{r7}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
 800239c:	81fb      	strh	r3, [r7, #14]
  if (buffer_size < 6) { // Ensure buffer size is at least 6 (for 5 digits + null terminator)    return; // Handle error (insufficient buffer size)
  }

  int index = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
  do {
    uint8_t digit = number % 10;
 80023a2:	89fa      	ldrh	r2, [r7, #14]
 80023a4:	4b14      	ldr	r3, [pc, #80]	@ (80023f8 <convert_to_string+0x68>)
 80023a6:	fba3 1302 	umull	r1, r3, r3, r2
 80023aa:	08d9      	lsrs	r1, r3, #3
 80023ac:	460b      	mov	r3, r1
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	74fb      	strb	r3, [r7, #19]
    buffer[index++] = digit + '0';
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	1c5a      	adds	r2, r3, #1
 80023be:	617a      	str	r2, [r7, #20]
 80023c0:	461a      	mov	r2, r3
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	4413      	add	r3, r2
 80023c6:	7cfa      	ldrb	r2, [r7, #19]
 80023c8:	3230      	adds	r2, #48	@ 0x30
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	701a      	strb	r2, [r3, #0]
    number /= 10;
 80023ce:	89fb      	ldrh	r3, [r7, #14]
 80023d0:	4a09      	ldr	r2, [pc, #36]	@ (80023f8 <convert_to_string+0x68>)
 80023d2:	fba2 2303 	umull	r2, r3, r2, r3
 80023d6:	08db      	lsrs	r3, r3, #3
 80023d8:	81fb      	strh	r3, [r7, #14]
  } while (number > 0);
 80023da:	89fb      	ldrh	r3, [r7, #14]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1e0      	bne.n	80023a2 <convert_to_string+0x12>
  buffer[index] = '\0';
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	4413      	add	r3, r2
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
}
 80023ea:	bf00      	nop
 80023ec:	371c      	adds	r7, #28
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	cccccccd 	.word	0xcccccccd

080023fc <GoPick>:

void GoPick() {
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
	a=0;
 8002400:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <GoPick+0x5c>)
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
	b_check[5] = 1;
 8002406:	4b15      	ldr	r3, [pc, #84]	@ (800245c <GoPick+0x60>)
 8002408:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800240c:	615a      	str	r2, [r3, #20]
	Arrived = 0;
 800240e:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <GoPick+0x64>)
 8002410:	2200      	movs	r2, #0
 8002412:	701a      	strb	r2, [r3, #0]

	Goal = GoalPick[j];
 8002414:	4b13      	ldr	r3, [pc, #76]	@ (8002464 <GoPick+0x68>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a13      	ldr	r2, [pc, #76]	@ (8002468 <GoPick+0x6c>)
 800241a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800241e:	ee07 3a90 	vmov	s15, r3
 8002422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002426:	4b11      	ldr	r3, [pc, #68]	@ (800246c <GoPick+0x70>)
 8002428:	edc3 7a00 	vstr	s15, [r3]
	MotorDrive();
 800242c:	f000 f99c 	bl	8002768 <MotorDrive>
  //Gripper FW Vacuum On
	if(Arrived == 1 && ActualGripper == 1 && ActualVacuum == 1){
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <GoPick+0x64>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d10d      	bne.n	8002454 <GoPick+0x58>
 8002438:	4b0d      	ldr	r3, [pc, #52]	@ (8002470 <GoPick+0x74>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d109      	bne.n	8002454 <GoPick+0x58>
 8002440:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <GoPick+0x78>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d105      	bne.n	8002454 <GoPick+0x58>
		registerFrame[0x10].U16 = 8;
 8002448:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <GoPick+0x7c>)
 800244a:	2208      	movs	r2, #8
 800244c:	841a      	strh	r2, [r3, #32]
		a = 2;
 800244e:	4b02      	ldr	r3, [pc, #8]	@ (8002458 <GoPick+0x5c>)
 8002450:	2202      	movs	r2, #2
 8002452:	701a      	strb	r2, [r3, #0]
	}
}
 8002454:	bf00      	nop
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000fbe 	.word	0x20000fbe
 800245c:	20000fc0 	.word	0x20000fc0
 8002460:	20000fbc 	.word	0x20000fbc
 8002464:	20000fb8 	.word	0x20000fb8
 8002468:	20000fa0 	.word	0x20000fa0
 800246c:	200008f0 	.word	0x200008f0
 8002470:	20000f8f 	.word	0x20000f8f
 8002474:	20000f8e 	.word	0x20000f8e
 8002478:	20000de8 	.word	0x20000de8

0800247c <Micros>:
void GoPlace() {

}


uint64_t Micros() {
 800247c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8002480:	b084      	sub	sp, #16
 8002482:	af00      	add	r7, sp, #0
//	static uint32_t timestamp = 0;
	uint32_t lower = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
	uint64_t time = 0;
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	e9c7 2300 	strd	r2, r3, [r7]
	lower = __HAL_TIM_GET_COUNTER(&htim5);
 8002494:	4b10      	ldr	r3, [pc, #64]	@ (80024d8 <Micros+0x5c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249a:	60fb      	str	r3, [r7, #12]
	time = (upper << 32) | lower;
 800249c:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <Micros+0x60>)
 800249e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80024a2:	f04f 0200 	mov.w	r2, #0
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	4643      	mov	r3, r8
 80024ac:	2200      	movs	r2, #0
 80024ae:	68fe      	ldr	r6, [r7, #12]
 80024b0:	f04f 0c00 	mov.w	ip, #0
 80024b4:	4630      	mov	r0, r6
 80024b6:	4661      	mov	r1, ip
 80024b8:	ea42 0400 	orr.w	r4, r2, r0
 80024bc:	ea43 0501 	orr.w	r5, r3, r1
 80024c0:	e9c7 4500 	strd	r4, r5, [r7]
	return time;
 80024c4:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80024c8:	4610      	mov	r0, r2
 80024ca:	4619      	mov	r1, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	20000570 	.word	0x20000570
 80024dc:	20000898 	.word	0x20000898

080024e0 <QEIEncoderPosVel_Update>:

void QEIEncoderPosVel_Update() {
 80024e0:	b5b0      	push	{r4, r5, r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
	//CurrentPos = QEIdata.TotalPos-HomePos;
	//collect data
	QEIdata.TimeStamp[NEW] = Micros();
 80024e6:	f7ff ffc9 	bl	800247c <Micros>
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	495e      	ldr	r1, [pc, #376]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80024f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim3);
 80024f4:	4b5d      	ldr	r3, [pc, #372]	@ (800266c <QEIEncoderPosVel_Update+0x18c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80024fc:	6013      	str	r3, [r2, #0]

	//Position 1 turn calculation
	QEIdata.QEIPostion_1turn[NEW] = QEIdata.Position[NEW] % 800;
 80024fe:	4b5a      	ldr	r3, [pc, #360]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	4b5b      	ldr	r3, [pc, #364]	@ (8002670 <QEIEncoderPosVel_Update+0x190>)
 8002504:	fba3 1302 	umull	r1, r3, r3, r2
 8002508:	0a1b      	lsrs	r3, r3, #8
 800250a:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800250e:	fb01 f303 	mul.w	r3, r1, r3
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	ee07 3a90 	vmov	s15, r3
 8002518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800251c:	4b52      	ldr	r3, [pc, #328]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 800251e:	edc3 7a06 	vstr	s15, [r3, #24]
	QEIdata.Angle = QEIdata.QEIPostion_1turn[NEW] * 360 / 800;
 8002522:	4b51      	ldr	r3, [pc, #324]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002524:	edd3 7a06 	vldr	s15, [r3, #24]
 8002528:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002674 <QEIEncoderPosVel_Update+0x194>
 800252c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002530:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002678 <QEIEncoderPosVel_Update+0x198>
 8002534:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002538:	4b4b      	ldr	r3, [pc, #300]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 800253a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	//calculate dx
	int32_t diffPosition = QEIdata.Position[NEW] - QEIdata.Position[OLD];
 800253e:	4b4a      	ldr	r3, [pc, #296]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	4b49      	ldr	r3, [pc, #292]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	60fb      	str	r3, [r7, #12]
	int32_t diff1turn = QEIdata.QEIPostion_1turn[NEW] - QEIdata.QEIPostion_1turn[OLD];
 800254a:	4b47      	ldr	r3, [pc, #284]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 800254c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002550:	4b45      	ldr	r3, [pc, #276]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002552:	edd3 7a07 	vldr	s15, [r3, #28]
 8002556:	ee77 7a67 	vsub.f32	s15, s14, s15
 800255a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800255e:	ee17 3a90 	vmov	r3, s15
 8002562:	60bb      	str	r3, [r7, #8]
	//Handle Warp around
	if (diffPosition > 32400) {
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f647 6290 	movw	r2, #32400	@ 0x7e90
 800256a:	4293      	cmp	r3, r2
 800256c:	dd04      	ble.n	8002578 <QEIEncoderPosVel_Update+0x98>
		diffPosition -= 64800;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f5a3 437d 	sub.w	r3, r3, #64768	@ 0xfd00
 8002574:	3b20      	subs	r3, #32
 8002576:	60fb      	str	r3, [r7, #12]
	}
	if (diffPosition < -32400) {
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4a40      	ldr	r2, [pc, #256]	@ (800267c <QEIEncoderPosVel_Update+0x19c>)
 800257c:	4293      	cmp	r3, r2
 800257e:	da04      	bge.n	800258a <QEIEncoderPosVel_Update+0xaa>
		diffPosition += 64800;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f503 437d 	add.w	r3, r3, #64768	@ 0xfd00
 8002586:	3320      	adds	r3, #32
 8002588:	60fb      	str	r3, [r7, #12]
	}
	//Calculate Linear Position in mm unit
	if (diff1turn > 400) {
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002590:	dd09      	ble.n	80025a6 <QEIEncoderPosVel_Update+0xc6>
		QEIdata.QEIRound -= 1;
 8002592:	4b35      	ldr	r3, [pc, #212]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002594:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002598:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800259c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80025a0:	4b31      	ldr	r3, [pc, #196]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025a2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}
	if (diff1turn < -400) {
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	f513 7fc8 	cmn.w	r3, #400	@ 0x190
 80025ac:	da09      	bge.n	80025c2 <QEIEncoderPosVel_Update+0xe2>
		QEIdata.QEIRound += 1;
 80025ae:	4b2e      	ldr	r3, [pc, #184]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025b0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80025b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80025b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025be:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}
	QEIdata.TotalPos = (QEIdata.QEIRound * 14) + QEIdata.QEIPostion_1turn[NEW] * 14 / 800; //linear pos in mm uint
 80025c2:	4b29      	ldr	r3, [pc, #164]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025c4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80025c8:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80025cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025d0:	4b25      	ldr	r3, [pc, #148]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025d2:	edd3 7a06 	vldr	s15, [r3, #24]
 80025d6:	eef2 6a0c 	vmov.f32	s13, #44	@ 0x41600000  14.0
 80025da:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80025de:	ed9f 6a26 	vldr	s12, [pc, #152]	@ 8002678 <QEIEncoderPosVel_Update+0x198>
 80025e2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80025e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025ec:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

			//calculate dt
	float diffTime = (QEIdata.TimeStamp[NEW] - QEIdata.TimeStamp[OLD])
 80025f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025f2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80025f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 80025f8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80025fc:	1a84      	subs	r4, r0, r2
 80025fe:	eb61 0503 	sbc.w	r5, r1, r3
			* 1e-6;
 8002602:	4620      	mov	r0, r4
 8002604:	4629      	mov	r1, r5
 8002606:	f7fd ff8d 	bl	8000524 <__aeabi_ul2d>
 800260a:	a315      	add	r3, pc, #84	@ (adr r3, 8002660 <QEIEncoderPosVel_Update+0x180>)
 800260c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002610:	f7fd ffbe 	bl	8000590 <__aeabi_dmul>
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
	float diffTime = (QEIdata.TimeStamp[NEW] - QEIdata.TimeStamp[OLD])
 8002618:	4610      	mov	r0, r2
 800261a:	4619      	mov	r1, r3
 800261c:	f7fe fa9a 	bl	8000b54 <__aeabi_d2f>
 8002620:	4603      	mov	r3, r0
 8002622:	607b      	str	r3, [r7, #4]
	//calculate angular velocity
	QEIdata.QEIAngularVelocity = diffPosition / diffTime;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	ee07 3a90 	vmov	s15, r3
 800262a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800262e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002632:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002636:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002638:	edc3 7a08 	vstr	s15, [r3, #32]
	//store value for next loop
	QEIdata.Position[OLD] = QEIdata.Position[NEW];
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a09      	ldr	r2, [pc, #36]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002642:	6053      	str	r3, [r2, #4]
	QEIdata.TimeStamp[OLD] = QEIdata.TimeStamp[NEW];
 8002644:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002646:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800264a:	4907      	ldr	r1, [pc, #28]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 800264c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	QEIdata.QEIPostion_1turn[OLD] = QEIdata.QEIPostion_1turn[NEW];
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a04      	ldr	r2, [pc, #16]	@ (8002668 <QEIEncoderPosVel_Update+0x188>)
 8002656:	61d3      	str	r3, [r2, #28]

}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bdb0      	pop	{r4, r5, r7, pc}
 8002660:	a0b5ed8d 	.word	0xa0b5ed8d
 8002664:	3eb0c6f7 	.word	0x3eb0c6f7
 8002668:	200008b0 	.word	0x200008b0
 800266c:	200003d8 	.word	0x200003d8
 8002670:	51eb851f 	.word	0x51eb851f
 8002674:	43b40000 	.word	0x43b40000
 8002678:	44480000 	.word	0x44480000
 800267c:	ffff8170 	.word	0xffff8170

08002680 <ReadLogicConv>:

void ReadLogicConv() {
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
	Lo1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); //Lo1
 8002684:	2101      	movs	r1, #1
 8002686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800268a:	f001 fdc9 	bl	8004220 <HAL_GPIO_ReadPin>
 800268e:	4603      	mov	r3, r0
 8002690:	461a      	mov	r2, r3
 8002692:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <ReadLogicConv+0x50>)
 8002694:	701a      	strb	r2, [r3, #0]
	Lo2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1); //Lo2
 8002696:	2102      	movs	r1, #2
 8002698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800269c:	f001 fdc0 	bl	8004220 <HAL_GPIO_ReadPin>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <ReadLogicConv+0x54>)
 80026a6:	701a      	strb	r2, [r3, #0]
	Lo3 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4); //Lo3
 80026a8:	2110      	movs	r1, #16
 80026aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026ae:	f001 fdb7 	bl	8004220 <HAL_GPIO_ReadPin>
 80026b2:	4603      	mov	r3, r0
 80026b4:	461a      	mov	r2, r3
 80026b6:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <ReadLogicConv+0x58>)
 80026b8:	701a      	strb	r2, [r3, #0]
	Lo4 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0); //Lo4
 80026ba:	2101      	movs	r1, #1
 80026bc:	4807      	ldr	r0, [pc, #28]	@ (80026dc <ReadLogicConv+0x5c>)
 80026be:	f001 fdaf 	bl	8004220 <HAL_GPIO_ReadPin>
 80026c2:	4603      	mov	r3, r0
 80026c4:	461a      	mov	r2, r3
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <ReadLogicConv+0x60>)
 80026c8:	701a      	strb	r2, [r3, #0]
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200008e0 	.word	0x200008e0
 80026d4:	200008e1 	.word	0x200008e1
 80026d8:	200008e2 	.word	0x200008e2
 80026dc:	48000400 	.word	0x48000400
 80026e0:	200008e3 	.word	0x200008e3

080026e4 <ReadButton>:
void ReadButton() {
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	bt1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8); //BT1
 80026e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026ec:	4817      	ldr	r0, [pc, #92]	@ (800274c <ReadButton+0x68>)
 80026ee:	f001 fd97 	bl	8004220 <HAL_GPIO_ReadPin>
 80026f2:	4603      	mov	r3, r0
 80026f4:	461a      	mov	r2, r3
 80026f6:	4b16      	ldr	r3, [pc, #88]	@ (8002750 <ReadButton+0x6c>)
 80026f8:	701a      	strb	r2, [r3, #0]
	bt2 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9); //BT2
 80026fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026fe:	4813      	ldr	r0, [pc, #76]	@ (800274c <ReadButton+0x68>)
 8002700:	f001 fd8e 	bl	8004220 <HAL_GPIO_ReadPin>
 8002704:	4603      	mov	r3, r0
 8002706:	461a      	mov	r2, r3
 8002708:	4b12      	ldr	r3, [pc, #72]	@ (8002754 <ReadButton+0x70>)
 800270a:	701a      	strb	r2, [r3, #0]
	bt3 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8); //BT3
 800270c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002710:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002714:	f001 fd84 	bl	8004220 <HAL_GPIO_ReadPin>
 8002718:	4603      	mov	r3, r0
 800271a:	461a      	mov	r2, r3
 800271c:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <ReadButton+0x74>)
 800271e:	701a      	strb	r2, [r3, #0]
	bt4 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9); //BT4
 8002720:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002724:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002728:	f001 fd7a 	bl	8004220 <HAL_GPIO_ReadPin>
 800272c:	4603      	mov	r3, r0
 800272e:	461a      	mov	r2, r3
 8002730:	4b0a      	ldr	r3, [pc, #40]	@ (800275c <ReadButton+0x78>)
 8002732:	701a      	strb	r2, [r3, #0]
	bt5 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10); //BT5
 8002734:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002738:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800273c:	f001 fd70 	bl	8004220 <HAL_GPIO_ReadPin>
 8002740:	4603      	mov	r3, r0
 8002742:	461a      	mov	r2, r3
 8002744:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <ReadButton+0x7c>)
 8002746:	701a      	strb	r2, [r3, #0]
}
 8002748:	bf00      	nop
 800274a:	bd80      	pop	{r7, pc}
 800274c:	48000800 	.word	0x48000800
 8002750:	200008e4 	.word	0x200008e4
 8002754:	200008e5 	.word	0x200008e5
 8002758:	200008e6 	.word	0x200008e6
 800275c:	200008e7 	.word	0x200008e7
 8002760:	200008e8 	.word	0x200008e8
 8002764:	00000000 	.word	0x00000000

08002768 <MotorDrive>:


void MotorDrive() {
 8002768:	b5b0      	push	{r4, r5, r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
	if (MotorDriveFlag == 0) {
 800276e:	4bbc      	ldr	r3, [pc, #752]	@ (8002a60 <MotorDrive+0x2f8>)
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d124      	bne.n	80027c0 <MotorDrive+0x58>
		// Start: This box of code run only one time.
		StartTotalPos = QEIdata.TotalPos;
 8002776:	4bbb      	ldr	r3, [pc, #748]	@ (8002a64 <MotorDrive+0x2fc>)
 8002778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277a:	4abb      	ldr	r2, [pc, #748]	@ (8002a68 <MotorDrive+0x300>)
 800277c:	6013      	str	r3, [r2, #0]
		MotorDriveTravelDistance = Goal - QEIdata.TotalPos;
 800277e:	4bbb      	ldr	r3, [pc, #748]	@ (8002a6c <MotorDrive+0x304>)
 8002780:	ed93 7a00 	vldr	s14, [r3]
 8002784:	4bb7      	ldr	r3, [pc, #732]	@ (8002a64 <MotorDrive+0x2fc>)
 8002786:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800278a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800278e:	4bb8      	ldr	r3, [pc, #736]	@ (8002a70 <MotorDrive+0x308>)
 8002790:	edc3 7a00 	vstr	s15, [r3]
		MotorDriveDampDistance = MotorDriveTravelDistance * 0.3;
 8002794:	4bb6      	ldr	r3, [pc, #728]	@ (8002a70 <MotorDrive+0x308>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7fd fea1 	bl	80004e0 <__aeabi_f2d>
 800279e:	a3aa      	add	r3, pc, #680	@ (adr r3, 8002a48 <MotorDrive+0x2e0>)
 80027a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a4:	f7fd fef4 	bl	8000590 <__aeabi_dmul>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4610      	mov	r0, r2
 80027ae:	4619      	mov	r1, r3
 80027b0:	f7fe f9d0 	bl	8000b54 <__aeabi_d2f>
 80027b4:	4603      	mov	r3, r0
 80027b6:	4aaf      	ldr	r2, [pc, #700]	@ (8002a74 <MotorDrive+0x30c>)
 80027b8:	6013      	str	r3, [r2, #0]
		// End
		MotorDriveFlag = 1;
 80027ba:	4ba9      	ldr	r3, [pc, #676]	@ (8002a60 <MotorDrive+0x2f8>)
 80027bc:	2201      	movs	r2, #1
 80027be:	701a      	strb	r2, [r3, #0]
	}

	float PosNow = QEIdata.TotalPos - StartTotalPos;
 80027c0:	4ba8      	ldr	r3, [pc, #672]	@ (8002a64 <MotorDrive+0x2fc>)
 80027c2:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80027c6:	4ba8      	ldr	r3, [pc, #672]	@ (8002a68 <MotorDrive+0x300>)
 80027c8:	edd3 7a00 	vldr	s15, [r3]
 80027cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d0:	edc7 7a00 	vstr	s15, [r7]

	if((MotorDriveTravelDistance-PosNow) > 0.2 || (MotorDriveTravelDistance-PosNow) < -0.2){
 80027d4:	4ba6      	ldr	r3, [pc, #664]	@ (8002a70 <MotorDrive+0x308>)
 80027d6:	ed93 7a00 	vldr	s14, [r3]
 80027da:	edd7 7a00 	vldr	s15, [r7]
 80027de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e2:	ee17 0a90 	vmov	r0, s15
 80027e6:	f7fd fe7b 	bl	80004e0 <__aeabi_f2d>
 80027ea:	a399      	add	r3, pc, #612	@ (adr r3, 8002a50 <MotorDrive+0x2e8>)
 80027ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f0:	f7fe f95e 	bl	8000ab0 <__aeabi_dcmpgt>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d113      	bne.n	8002822 <MotorDrive+0xba>
 80027fa:	4b9d      	ldr	r3, [pc, #628]	@ (8002a70 <MotorDrive+0x308>)
 80027fc:	ed93 7a00 	vldr	s14, [r3]
 8002800:	edd7 7a00 	vldr	s15, [r7]
 8002804:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002808:	ee17 0a90 	vmov	r0, s15
 800280c:	f7fd fe68 	bl	80004e0 <__aeabi_f2d>
 8002810:	a391      	add	r3, pc, #580	@ (adr r3, 8002a58 <MotorDrive+0x2f0>)
 8002812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002816:	f7fe f92d 	bl	8000a74 <__aeabi_dcmplt>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 8217 	beq.w	8002c50 <MotorDrive+0x4e8>
		Arrived = 0;
 8002822:	4b95      	ldr	r3, [pc, #596]	@ (8002a78 <MotorDrive+0x310>)
 8002824:	2200      	movs	r2, #0
 8002826:	701a      	strb	r2, [r3, #0]
		b_check[8] = PosNow;
 8002828:	4a94      	ldr	r2, [pc, #592]	@ (8002a7c <MotorDrive+0x314>)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	6213      	str	r3, [r2, #32]
		int8_t DriveDirection = 1; // direction is 1 if up, -1 if down.
 800282e:	2301      	movs	r3, #1
 8002830:	71fb      	strb	r3, [r7, #7]
		if (Goal <= StartTotalPos) {
 8002832:	4b8e      	ldr	r3, [pc, #568]	@ (8002a6c <MotorDrive+0x304>)
 8002834:	ed93 7a00 	vldr	s14, [r3]
 8002838:	4b8b      	ldr	r3, [pc, #556]	@ (8002a68 <MotorDrive+0x300>)
 800283a:	edd3 7a00 	vldr	s15, [r3]
 800283e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002846:	d805      	bhi.n	8002854 <MotorDrive+0xec>
			DriveDirection = -1;
 8002848:	23ff      	movs	r3, #255	@ 0xff
 800284a:	71fb      	strb	r3, [r7, #7]
			b_check[7] = 1;
 800284c:	4b8b      	ldr	r3, [pc, #556]	@ (8002a7c <MotorDrive+0x314>)
 800284e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002852:	61da      	str	r2, [r3, #28]
		}

		// Trajectory generator
		if(DriveDirection == -1){
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800285c:	f040 8096 	bne.w	800298c <MotorDrive+0x224>
			if ((PosNow <= MotorDriveDampDistance) && (PosNow >= MotorDriveTravelDistance-MotorDriveDampDistance)) { // Middle
 8002860:	4b84      	ldr	r3, [pc, #528]	@ (8002a74 <MotorDrive+0x30c>)
 8002862:	edd3 7a00 	vldr	s15, [r3]
 8002866:	ed97 7a00 	vldr	s14, [r7]
 800286a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800286e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002872:	d816      	bhi.n	80028a2 <MotorDrive+0x13a>
 8002874:	4b7e      	ldr	r3, [pc, #504]	@ (8002a70 <MotorDrive+0x308>)
 8002876:	ed93 7a00 	vldr	s14, [r3]
 800287a:	4b7e      	ldr	r3, [pc, #504]	@ (8002a74 <MotorDrive+0x30c>)
 800287c:	edd3 7a00 	vldr	s15, [r3]
 8002880:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002884:	ed97 7a00 	vldr	s14, [r7]
 8002888:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800288c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002890:	db07      	blt.n	80028a2 <MotorDrive+0x13a>
				RealVfeedback = 7;
 8002892:	4b7b      	ldr	r3, [pc, #492]	@ (8002a80 <MotorDrive+0x318>)
 8002894:	4a7b      	ldr	r2, [pc, #492]	@ (8002a84 <MotorDrive+0x31c>)
 8002896:	601a      	str	r2, [r3, #0]
				b_check[6]= 1;
 8002898:	4b78      	ldr	r3, [pc, #480]	@ (8002a7c <MotorDrive+0x314>)
 800289a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800289e:	619a      	str	r2, [r3, #24]
 80028a0:	e074      	b.n	800298c <MotorDrive+0x224>
			} else if (PosNow > MotorDriveDampDistance) { // Start
 80028a2:	4b74      	ldr	r3, [pc, #464]	@ (8002a74 <MotorDrive+0x30c>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	ed97 7a00 	vldr	s14, [r7]
 80028ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b4:	dd32      	ble.n	800291c <MotorDrive+0x1b4>
				//RealVfeedback = 1.5;
				RealVfeedback = (fabs(PosNow)+1)*6 / MotorDriveTravelDistance;
 80028b6:	edd7 7a00 	vldr	s15, [r7]
 80028ba:	eef0 7ae7 	vabs.f32	s15, s15
 80028be:	ee17 0a90 	vmov	r0, s15
 80028c2:	f7fd fe0d 	bl	80004e0 <__aeabi_f2d>
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	4b6f      	ldr	r3, [pc, #444]	@ (8002a88 <MotorDrive+0x320>)
 80028cc:	f7fd fcaa 	bl	8000224 <__adddf3>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4610      	mov	r0, r2
 80028d6:	4619      	mov	r1, r3
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	4b6b      	ldr	r3, [pc, #428]	@ (8002a8c <MotorDrive+0x324>)
 80028de:	f7fd fe57 	bl	8000590 <__aeabi_dmul>
 80028e2:	4602      	mov	r2, r0
 80028e4:	460b      	mov	r3, r1
 80028e6:	4614      	mov	r4, r2
 80028e8:	461d      	mov	r5, r3
 80028ea:	4b61      	ldr	r3, [pc, #388]	@ (8002a70 <MotorDrive+0x308>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fdf6 	bl	80004e0 <__aeabi_f2d>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4620      	mov	r0, r4
 80028fa:	4629      	mov	r1, r5
 80028fc:	f7fd ff72 	bl	80007e4 <__aeabi_ddiv>
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	4610      	mov	r0, r2
 8002906:	4619      	mov	r1, r3
 8002908:	f7fe f924 	bl	8000b54 <__aeabi_d2f>
 800290c:	4603      	mov	r3, r0
 800290e:	4a5c      	ldr	r2, [pc, #368]	@ (8002a80 <MotorDrive+0x318>)
 8002910:	6013      	str	r3, [r2, #0]
				b_check[6]= 2;
 8002912:	4b5a      	ldr	r3, [pc, #360]	@ (8002a7c <MotorDrive+0x314>)
 8002914:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002918:	619a      	str	r2, [r3, #24]
 800291a:	e037      	b.n	800298c <MotorDrive+0x224>
			}  else if (PosNow <= MotorDriveTravelDistance) {  //Hard Stop
 800291c:	4b54      	ldr	r3, [pc, #336]	@ (8002a70 <MotorDrive+0x308>)
 800291e:	edd3 7a00 	vldr	s15, [r3]
 8002922:	ed97 7a00 	vldr	s14, [r7]
 8002926:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800292a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800292e:	d807      	bhi.n	8002940 <MotorDrive+0x1d8>
				RealVfeedback = 0;
 8002930:	4b53      	ldr	r3, [pc, #332]	@ (8002a80 <MotorDrive+0x318>)
 8002932:	f04f 0200 	mov.w	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
				b_check[6]= 3;
 8002938:	4b50      	ldr	r3, [pc, #320]	@ (8002a7c <MotorDrive+0x314>)
 800293a:	4a55      	ldr	r2, [pc, #340]	@ (8002a90 <MotorDrive+0x328>)
 800293c:	619a      	str	r2, [r3, #24]
 800293e:	e025      	b.n	800298c <MotorDrive+0x224>
			} else if (PosNow < MotorDriveTravelDistance - MotorDriveDampDistance) {  //Stop
 8002940:	4b4b      	ldr	r3, [pc, #300]	@ (8002a70 <MotorDrive+0x308>)
 8002942:	ed93 7a00 	vldr	s14, [r3]
 8002946:	4b4b      	ldr	r3, [pc, #300]	@ (8002a74 <MotorDrive+0x30c>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002950:	ed97 7a00 	vldr	s14, [r7]
 8002954:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295c:	d516      	bpl.n	800298c <MotorDrive+0x224>
				//RealVfeedback = 1.5;
				RealVfeedback = (MotorDriveTravelDistance-PosNow)*6 / MotorDriveTravelDistance;
 800295e:	4b44      	ldr	r3, [pc, #272]	@ (8002a70 <MotorDrive+0x308>)
 8002960:	ed93 7a00 	vldr	s14, [r3]
 8002964:	edd7 7a00 	vldr	s15, [r7]
 8002968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800296c:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8002970:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002974:	4b3e      	ldr	r3, [pc, #248]	@ (8002a70 <MotorDrive+0x308>)
 8002976:	ed93 7a00 	vldr	s14, [r3]
 800297a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800297e:	4b40      	ldr	r3, [pc, #256]	@ (8002a80 <MotorDrive+0x318>)
 8002980:	edc3 7a00 	vstr	s15, [r3]
				b_check[6]= 4;
 8002984:	4b3d      	ldr	r3, [pc, #244]	@ (8002a7c <MotorDrive+0x314>)
 8002986:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 800298a:	619a      	str	r2, [r3, #24]
			}
		}
		if(DriveDirection == 1){
 800298c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002990:	2b01      	cmp	r3, #1
 8002992:	f040 80ab 	bne.w	8002aec <MotorDrive+0x384>
			b_check[7] = 0;
 8002996:	4b39      	ldr	r3, [pc, #228]	@ (8002a7c <MotorDrive+0x314>)
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	61da      	str	r2, [r3, #28]
			if ((PosNow >= MotorDriveDampDistance) && (PosNow <= MotorDriveTravelDistance-MotorDriveDampDistance)) { // Middle
 800299e:	4b35      	ldr	r3, [pc, #212]	@ (8002a74 <MotorDrive+0x30c>)
 80029a0:	edd3 7a00 	vldr	s15, [r3]
 80029a4:	ed97 7a00 	vldr	s14, [r7]
 80029a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b0:	db15      	blt.n	80029de <MotorDrive+0x276>
 80029b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002a70 <MotorDrive+0x308>)
 80029b4:	ed93 7a00 	vldr	s14, [r3]
 80029b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002a74 <MotorDrive+0x30c>)
 80029ba:	edd3 7a00 	vldr	s15, [r3]
 80029be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029c2:	ed97 7a00 	vldr	s14, [r7]
 80029c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ce:	d806      	bhi.n	80029de <MotorDrive+0x276>
				RealVfeedback = 12;
 80029d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002a80 <MotorDrive+0x318>)
 80029d2:	4a30      	ldr	r2, [pc, #192]	@ (8002a94 <MotorDrive+0x32c>)
 80029d4:	601a      	str	r2, [r3, #0]
				b_check[6]= 5;
 80029d6:	4b29      	ldr	r3, [pc, #164]	@ (8002a7c <MotorDrive+0x314>)
 80029d8:	4a2f      	ldr	r2, [pc, #188]	@ (8002a98 <MotorDrive+0x330>)
 80029da:	619a      	str	r2, [r3, #24]
 80029dc:	e086      	b.n	8002aec <MotorDrive+0x384>
			} else if (PosNow < MotorDriveDampDistance) { // Start
 80029de:	4b25      	ldr	r3, [pc, #148]	@ (8002a74 <MotorDrive+0x30c>)
 80029e0:	edd3 7a00 	vldr	s15, [r3]
 80029e4:	ed97 7a00 	vldr	s14, [r7]
 80029e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f0:	d515      	bpl.n	8002a1e <MotorDrive+0x2b6>
				//RealVfeedback = 2;
				RealVfeedback = (PosNow+1) * 12/ MotorDriveDampDistance;
 80029f2:	edd7 7a00 	vldr	s15, [r7]
 80029f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029fe:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8002a02:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002a06:	4b1b      	ldr	r3, [pc, #108]	@ (8002a74 <MotorDrive+0x30c>)
 8002a08:	ed93 7a00 	vldr	s14, [r3]
 8002a0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a10:	4b1b      	ldr	r3, [pc, #108]	@ (8002a80 <MotorDrive+0x318>)
 8002a12:	edc3 7a00 	vstr	s15, [r3]
				b_check[6]= 6;
 8002a16:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <MotorDrive+0x314>)
 8002a18:	4a20      	ldr	r2, [pc, #128]	@ (8002a9c <MotorDrive+0x334>)
 8002a1a:	619a      	str	r2, [r3, #24]
 8002a1c:	e066      	b.n	8002aec <MotorDrive+0x384>
			} else if (PosNow > MotorDriveTravelDistance) {  //Hard Stop
 8002a1e:	4b14      	ldr	r3, [pc, #80]	@ (8002a70 <MotorDrive+0x308>)
 8002a20:	edd3 7a00 	vldr	s15, [r3]
 8002a24:	ed97 7a00 	vldr	s14, [r7]
 8002a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a30:	dd36      	ble.n	8002aa0 <MotorDrive+0x338>
				RealVfeedback = 0;
 8002a32:	4b13      	ldr	r3, [pc, #76]	@ (8002a80 <MotorDrive+0x318>)
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
				b_check[6]= 7;
 8002a3a:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <MotorDrive+0x314>)
 8002a3c:	4a11      	ldr	r2, [pc, #68]	@ (8002a84 <MotorDrive+0x31c>)
 8002a3e:	619a      	str	r2, [r3, #24]
 8002a40:	e054      	b.n	8002aec <MotorDrive+0x384>
 8002a42:	bf00      	nop
 8002a44:	f3af 8000 	nop.w
 8002a48:	33333333 	.word	0x33333333
 8002a4c:	3fd33333 	.word	0x3fd33333
 8002a50:	9999999a 	.word	0x9999999a
 8002a54:	3fc99999 	.word	0x3fc99999
 8002a58:	9999999a 	.word	0x9999999a
 8002a5c:	bfc99999 	.word	0xbfc99999
 8002a60:	20000fe8 	.word	0x20000fe8
 8002a64:	200008b0 	.word	0x200008b0
 8002a68:	20000ff4 	.word	0x20000ff4
 8002a6c:	200008f0 	.word	0x200008f0
 8002a70:	20000ff0 	.word	0x20000ff0
 8002a74:	20000fec 	.word	0x20000fec
 8002a78:	20000fbc 	.word	0x20000fbc
 8002a7c:	20000fc0 	.word	0x20000fc0
 8002a80:	200008ec 	.word	0x200008ec
 8002a84:	40e00000 	.word	0x40e00000
 8002a88:	3ff00000 	.word	0x3ff00000
 8002a8c:	40180000 	.word	0x40180000
 8002a90:	40400000 	.word	0x40400000
 8002a94:	41400000 	.word	0x41400000
 8002a98:	40a00000 	.word	0x40a00000
 8002a9c:	40c00000 	.word	0x40c00000
			} else if (PosNow > MotorDriveTravelDistance - MotorDriveDampDistance) {  //Stop
 8002aa0:	4b77      	ldr	r3, [pc, #476]	@ (8002c80 <MotorDrive+0x518>)
 8002aa2:	ed93 7a00 	vldr	s14, [r3]
 8002aa6:	4b77      	ldr	r3, [pc, #476]	@ (8002c84 <MotorDrive+0x51c>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab0:	ed97 7a00 	vldr	s14, [r7]
 8002ab4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abc:	dd16      	ble.n	8002aec <MotorDrive+0x384>
				//RealVfeedback = 1.5;
				RealVfeedback = (MotorDriveTravelDistance-PosNow) * 12 / MotorDriveDampDistance;
 8002abe:	4b70      	ldr	r3, [pc, #448]	@ (8002c80 <MotorDrive+0x518>)
 8002ac0:	ed93 7a00 	vldr	s14, [r3]
 8002ac4:	edd7 7a00 	vldr	s15, [r7]
 8002ac8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002acc:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8002ad0:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002ad4:	4b6b      	ldr	r3, [pc, #428]	@ (8002c84 <MotorDrive+0x51c>)
 8002ad6:	ed93 7a00 	vldr	s14, [r3]
 8002ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ade:	4b6a      	ldr	r3, [pc, #424]	@ (8002c88 <MotorDrive+0x520>)
 8002ae0:	edc3 7a00 	vstr	s15, [r3]
				b_check[6]= 8;
 8002ae4:	4b69      	ldr	r3, [pc, #420]	@ (8002c8c <MotorDrive+0x524>)
 8002ae6:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8002aea:	619a      	str	r2, [r3, #24]
			}
		}

		PIDVFeedback = Update_pid(&pid_control, MotorDriveTravelDistance-PosNow, 10, 12);
 8002aec:	4b64      	ldr	r3, [pc, #400]	@ (8002c80 <MotorDrive+0x518>)
 8002aee:	ed93 7a00 	vldr	s14, [r3]
 8002af2:	edd7 7a00 	vldr	s15, [r7]
 8002af6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002afa:	eeb2 1a08 	vmov.f32	s2, #40	@ 0x41400000  12.0
 8002afe:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8002b02:	eeb0 0a67 	vmov.f32	s0, s15
 8002b06:	4862      	ldr	r0, [pc, #392]	@ (8002c90 <MotorDrive+0x528>)
 8002b08:	f000 f948 	bl	8002d9c <Update_pid>
 8002b0c:	ee07 0a90 	vmov	s15, r0
 8002b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b14:	4b5f      	ldr	r3, [pc, #380]	@ (8002c94 <MotorDrive+0x52c>)
 8002b16:	edc3 7a00 	vstr	s15, [r3]

		if (fabs(PIDVFeedback) < fabs(RealVfeedback)) {
 8002b1a:	4b5e      	ldr	r3, [pc, #376]	@ (8002c94 <MotorDrive+0x52c>)
 8002b1c:	edd3 7a00 	vldr	s15, [r3]
 8002b20:	eeb0 7ae7 	vabs.f32	s14, s15
 8002b24:	4b58      	ldr	r3, [pc, #352]	@ (8002c88 <MotorDrive+0x520>)
 8002b26:	edd3 7a00 	vldr	s15, [r3]
 8002b2a:	eef0 7ae7 	vabs.f32	s15, s15
 8002b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b36:	d503      	bpl.n	8002b40 <MotorDrive+0x3d8>
			RealVfeedback = PIDVFeedback;
 8002b38:	4b56      	ldr	r3, [pc, #344]	@ (8002c94 <MotorDrive+0x52c>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a52      	ldr	r2, [pc, #328]	@ (8002c88 <MotorDrive+0x520>)
 8002b3e:	6013      	str	r3, [r2, #0]
		}

		RealVfeedback = RealVfeedback * DriveDirection;
 8002b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4c:	4b4e      	ldr	r3, [pc, #312]	@ (8002c88 <MotorDrive+0x520>)
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b56:	4b4c      	ldr	r3, [pc, #304]	@ (8002c88 <MotorDrive+0x520>)
 8002b58:	edc3 7a00 	vstr	s15, [r3]


		if (DriveDirection == 1) {  //go up
 8002b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d109      	bne.n	8002b78 <MotorDrive+0x410>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8002b64:	2200      	movs	r2, #0
 8002b66:	2108      	movs	r1, #8
 8002b68:	484b      	ldr	r0, [pc, #300]	@ (8002c98 <MotorDrive+0x530>)
 8002b6a:	f001 fb71 	bl	8004250 <HAL_GPIO_WritePin>
			b_check[9]= 4;
 8002b6e:	4b47      	ldr	r3, [pc, #284]	@ (8002c8c <MotorDrive+0x524>)
 8002b70:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8002b74:	625a      	str	r2, [r3, #36]	@ 0x24
 8002b76:	e00f      	b.n	8002b98 <MotorDrive+0x430>
		} else {  //go down
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8002b78:	2201      	movs	r2, #1
 8002b7a:	2108      	movs	r1, #8
 8002b7c:	4846      	ldr	r0, [pc, #280]	@ (8002c98 <MotorDrive+0x530>)
 8002b7e:	f001 fb67 	bl	8004250 <HAL_GPIO_WritePin>
			RealVfeedback = RealVfeedback * (-1);
 8002b82:	4b41      	ldr	r3, [pc, #260]	@ (8002c88 <MotorDrive+0x520>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	eef1 7a67 	vneg.f32	s15, s15
 8002b8c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c88 <MotorDrive+0x520>)
 8002b8e:	edc3 7a00 	vstr	s15, [r3]
			b_check[9]= 5;
 8002b92:	4b3e      	ldr	r3, [pc, #248]	@ (8002c8c <MotorDrive+0x524>)
 8002b94:	4a41      	ldr	r2, [pc, #260]	@ (8002c9c <MotorDrive+0x534>)
 8002b96:	625a      	str	r2, [r3, #36]	@ 0x24
		}

		if(fabs(RealVfeedback) < 1.6  && RealVfeedback!=0){
 8002b98:	4b3b      	ldr	r3, [pc, #236]	@ (8002c88 <MotorDrive+0x520>)
 8002b9a:	edd3 7a00 	vldr	s15, [r3]
 8002b9e:	eef0 7ae7 	vabs.f32	s15, s15
 8002ba2:	ee17 0a90 	vmov	r0, s15
 8002ba6:	f7fd fc9b 	bl	80004e0 <__aeabi_f2d>
 8002baa:	a333      	add	r3, pc, #204	@ (adr r3, 8002c78 <MotorDrive+0x510>)
 8002bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb0:	f7fd ff60 	bl	8000a74 <__aeabi_dcmplt>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d014      	beq.n	8002be4 <MotorDrive+0x47c>
 8002bba:	4b33      	ldr	r3, [pc, #204]	@ (8002c88 <MotorDrive+0x520>)
 8002bbc:	edd3 7a00 	vldr	s15, [r3]
 8002bc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc8:	d00c      	beq.n	8002be4 <MotorDrive+0x47c>
			if (DriveDirection == -1) {
 8002bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd2:	d104      	bne.n	8002bde <MotorDrive+0x476>
				RealVfeedback = 1;
 8002bd4:	4b2c      	ldr	r3, [pc, #176]	@ (8002c88 <MotorDrive+0x520>)
 8002bd6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	e002      	b.n	8002be4 <MotorDrive+0x47c>
			} else {
				RealVfeedback = 1.6;
 8002bde:	4b2a      	ldr	r3, [pc, #168]	@ (8002c88 <MotorDrive+0x520>)
 8002be0:	4a2f      	ldr	r2, [pc, #188]	@ (8002ca0 <MotorDrive+0x538>)
 8002be2:	601a      	str	r2, [r3, #0]
			}
		}

		duty_cycle_pid = fabs(RealVfeedback) * 4000 / 12;
 8002be4:	4b28      	ldr	r3, [pc, #160]	@ (8002c88 <MotorDrive+0x520>)
 8002be6:	edd3 7a00 	vldr	s15, [r3]
 8002bea:	eef0 7ae7 	vabs.f32	s15, s15
 8002bee:	ee17 0a90 	vmov	r0, s15
 8002bf2:	f7fd fc75 	bl	80004e0 <__aeabi_f2d>
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8002ca4 <MotorDrive+0x53c>)
 8002bfc:	f7fd fcc8 	bl	8000590 <__aeabi_dmul>
 8002c00:	4602      	mov	r2, r0
 8002c02:	460b      	mov	r3, r1
 8002c04:	4610      	mov	r0, r2
 8002c06:	4619      	mov	r1, r3
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	4b26      	ldr	r3, [pc, #152]	@ (8002ca8 <MotorDrive+0x540>)
 8002c0e:	f7fd fde9 	bl	80007e4 <__aeabi_ddiv>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	4610      	mov	r0, r2
 8002c18:	4619      	mov	r1, r3
 8002c1a:	f7fd ff7b 	bl	8000b14 <__aeabi_d2uiz>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	4b22      	ldr	r3, [pc, #136]	@ (8002cac <MotorDrive+0x544>)
 8002c24:	801a      	strh	r2, [r3, #0]
		if(RealVfeedback == 0){
 8002c26:	4b18      	ldr	r3, [pc, #96]	@ (8002c88 <MotorDrive+0x520>)
 8002c28:	edd3 7a00 	vldr	s15, [r3]
 8002c2c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	d102      	bne.n	8002c3c <MotorDrive+0x4d4>
			duty_cycle_pid = 0;
 8002c36:	4b1d      	ldr	r3, [pc, #116]	@ (8002cac <MotorDrive+0x544>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	801a      	strh	r2, [r3, #0]
		}

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle_pid);
 8002c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cac <MotorDrive+0x544>)
 8002c3e:	881a      	ldrh	r2, [r3, #0]
 8002c40:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb0 <MotorDrive+0x548>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	635a      	str	r2, [r3, #52]	@ 0x34
		b_check[1] =2;
 8002c46:	4b11      	ldr	r3, [pc, #68]	@ (8002c8c <MotorDrive+0x524>)
 8002c48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c4c:	605a      	str	r2, [r3, #4]
	if((MotorDriveTravelDistance-PosNow) > 0.2 || (MotorDriveTravelDistance-PosNow) < -0.2){
 8002c4e:	e00e      	b.n	8002c6e <MotorDrive+0x506>
	}else{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002c50:	4b17      	ldr	r3, [pc, #92]	@ (8002cb0 <MotorDrive+0x548>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2200      	movs	r2, #0
 8002c56:	635a      	str	r2, [r3, #52]	@ 0x34
		Arrived = 1;
 8002c58:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <MotorDrive+0x54c>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	701a      	strb	r2, [r3, #0]
		RealVfeedback = 0;
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <MotorDrive+0x520>)
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]
		b_check[6] = 6;
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <MotorDrive+0x524>)
 8002c68:	4a13      	ldr	r2, [pc, #76]	@ (8002cb8 <MotorDrive+0x550>)
 8002c6a:	619a      	str	r2, [r3, #24]
	}
}
 8002c6c:	bf00      	nop
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bdb0      	pop	{r4, r5, r7, pc}
 8002c76:	bf00      	nop
 8002c78:	9999999a 	.word	0x9999999a
 8002c7c:	3ff99999 	.word	0x3ff99999
 8002c80:	20000ff0 	.word	0x20000ff0
 8002c84:	20000fec 	.word	0x20000fec
 8002c88:	200008ec 	.word	0x200008ec
 8002c8c:	20000fc0 	.word	0x20000fc0
 8002c90:	200008f8 	.word	0x200008f8
 8002c94:	20000ff8 	.word	0x20000ff8
 8002c98:	48000800 	.word	0x48000800
 8002c9c:	40a00000 	.word	0x40a00000
 8002ca0:	3fcccccd 	.word	0x3fcccccd
 8002ca4:	40af4000 	.word	0x40af4000
 8002ca8:	40280000 	.word	0x40280000
 8002cac:	200008f4 	.word	0x200008f4
 8002cb0:	20000240 	.word	0x20000240
 8002cb4:	20000fbc 	.word	0x20000fbc
 8002cb8:	40c00000 	.word	0x40c00000

08002cbc <RelayDrive>:

void RelayDrive() {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, relay[0]); //
 8002cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d00 <RelayDrive+0x44>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	480e      	ldr	r0, [pc, #56]	@ (8002d04 <RelayDrive+0x48>)
 8002cca:	f001 fac1 	bl	8004250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, relay[1]); // Relay1
 8002cce:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <RelayDrive+0x44>)
 8002cd0:	785b      	ldrb	r3, [r3, #1]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	2102      	movs	r1, #2
 8002cd6:	480c      	ldr	r0, [pc, #48]	@ (8002d08 <RelayDrive+0x4c>)
 8002cd8:	f001 faba 	bl	8004250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, relay[2]); // Mode status led
 8002cdc:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <RelayDrive+0x44>)
 8002cde:	789b      	ldrb	r3, [r3, #2]
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	2104      	movs	r1, #4
 8002ce4:	4808      	ldr	r0, [pc, #32]	@ (8002d08 <RelayDrive+0x4c>)
 8002ce6:	f001 fab3 	bl	8004250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, relay[3]); // Heart beat
 8002cea:	4b05      	ldr	r3, [pc, #20]	@ (8002d00 <RelayDrive+0x44>)
 8002cec:	78db      	ldrb	r3, [r3, #3]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cf4:	4804      	ldr	r0, [pc, #16]	@ (8002d08 <RelayDrive+0x4c>)
 8002cf6:	f001 faab 	bl	8004250 <HAL_GPIO_WritePin>
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	200008a4 	.word	0x200008a4
 8002d04:	48000800 	.word	0x48000800
 8002d08:	48000400 	.word	0x48000400

08002d0c <ReadLimit>:

void ReadLimit(){
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0

	LimitBottom = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);//bottom
 8002d10:	2180      	movs	r1, #128	@ 0x80
 8002d12:	4808      	ldr	r0, [pc, #32]	@ (8002d34 <ReadLimit+0x28>)
 8002d14:	f001 fa84 	bl	8004220 <HAL_GPIO_ReadPin>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <ReadLimit+0x2c>)
 8002d1e:	701a      	strb	r2, [r3, #0]
	LimitTop = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);//top
 8002d20:	2140      	movs	r1, #64	@ 0x40
 8002d22:	4806      	ldr	r0, [pc, #24]	@ (8002d3c <ReadLimit+0x30>)
 8002d24:	f001 fa7c 	bl	8004220 <HAL_GPIO_ReadPin>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	4b04      	ldr	r3, [pc, #16]	@ (8002d40 <ReadLimit+0x34>)
 8002d2e:	701a      	strb	r2, [r3, #0]
}
 8002d30:	bf00      	nop
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	48000800 	.word	0x48000800
 8002d38:	200008eb 	.word	0x200008eb
 8002d3c:	48000400 	.word	0x48000400
 8002d40:	200008ea 	.word	0x200008ea

08002d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d48:	b672      	cpsid	i
}
 8002d4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d4c:	bf00      	nop
 8002d4e:	e7fd      	b.n	8002d4c <Error_Handler+0x8>

08002d50 <PID_init>:
 *  Created on: Apr 26, 2024
 *      Author: naker
 */
#include "pid.h"

void PID_init(PID* pid, float32_t _kp,  float32_t _ki, float32_t _kd, float32_t _sampt){
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6178      	str	r0, [r7, #20]
 8002d58:	ed87 0a04 	vstr	s0, [r7, #16]
 8002d5c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002d60:	ed87 1a02 	vstr	s2, [r7, #8]
 8002d64:	edc7 1a01 	vstr	s3, [r7, #4]
	pid -> kp = _kp;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	601a      	str	r2, [r3, #0]
	pid -> ki = _ki;
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	605a      	str	r2, [r3, #4]
	pid -> kd = _kd;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	609a      	str	r2, [r3, #8]
	pid -> sampt = _sampt;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	60da      	str	r2, [r3, #12]
	pid -> y_n = 0.0;
 8002d80:	6979      	ldr	r1, [r7, #20]
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f04f 0300 	mov.w	r3, #0
 8002d8a:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8002d8e:	bf00      	nop
 8002d90:	371c      	adds	r7, #28
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
	...

08002d9c <Update_pid>:
int32_t Update_pid(PID *pid, float32_t error, float32_t pid_sat, float32_t plant_sat) {
 8002d9c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002da0:	b08a      	sub	sp, #40	@ 0x28
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	60f8      	str	r0, [r7, #12]
 8002da6:	ed87 0a02 	vstr	s0, [r7, #8]
 8002daa:	edc7 0a01 	vstr	s1, [r7, #4]
 8002dae:	ed87 1a00 	vstr	s2, [r7]
//	static float32_t y_n = 0; // Output[n]
	static float32_t y_n_1 = 0; // Output[n-1]
	float32_t e_n = error; // error[n]
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	61bb      	str	r3, [r7, #24]
	static float32_t e_n_1 = 0; // error[n-1]

	float32_t p_term = e_n * pid -> kp;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	edd3 7a00 	vldr	s15, [r3]
 8002dbc:	ed97 7a06 	vldr	s14, [r7, #24]
 8002dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dc4:	edc7 7a05 	vstr	s15, [r7, #20]
	float32_t d_term = ((e_n - e_n_1) * pid -> kd) / pid -> sampt;
 8002dc8:	4b96      	ldr	r3, [pc, #600]	@ (8003024 <Update_pid+0x288>)
 8002dca:	edd3 7a00 	vldr	s15, [r3]
 8002dce:	ed97 7a06 	vldr	s14, [r7, #24]
 8002dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ddc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	ed93 7a03 	vldr	s14, [r3, #12]
 8002de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float32_t i_term = ((pid -> ki * pid -> sampt / 2.0)*(e_n + e_n_1)) + y_n_1;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dfe:	ee17 0a90 	vmov	r0, s15
 8002e02:	f7fd fb6d 	bl	80004e0 <__aeabi_f2d>
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002e0e:	f7fd fce9 	bl	80007e4 <__aeabi_ddiv>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4690      	mov	r8, r2
 8002e18:	4699      	mov	r9, r3
 8002e1a:	4b82      	ldr	r3, [pc, #520]	@ (8003024 <Update_pid+0x288>)
 8002e1c:	ed93 7a00 	vldr	s14, [r3]
 8002e20:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e28:	ee17 0a90 	vmov	r0, s15
 8002e2c:	f7fd fb58 	bl	80004e0 <__aeabi_f2d>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	4640      	mov	r0, r8
 8002e36:	4649      	mov	r1, r9
 8002e38:	f7fd fbaa 	bl	8000590 <__aeabi_dmul>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4690      	mov	r8, r2
 8002e42:	4699      	mov	r9, r3
 8002e44:	4b78      	ldr	r3, [pc, #480]	@ (8003028 <Update_pid+0x28c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fd fb49 	bl	80004e0 <__aeabi_f2d>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	460b      	mov	r3, r1
 8002e52:	4640      	mov	r0, r8
 8002e54:	4649      	mov	r1, r9
 8002e56:	f7fd f9e5 	bl	8000224 <__adddf3>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4610      	mov	r0, r2
 8002e60:	4619      	mov	r1, r3
 8002e62:	f7fd fe77 	bl	8000b54 <__aeabi_d2f>
 8002e66:	4603      	mov	r3, r0
 8002e68:	623b      	str	r3, [r7, #32]

	if(pid -> ki == 0){
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e70:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e78:	d102      	bne.n	8002e80 <Update_pid+0xe4>
		i_term = 0;
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	623b      	str	r3, [r7, #32]
	}
	if(pid -> kd == 0){
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e86:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e8e:	d102      	bne.n	8002e96 <Update_pid+0xfa>
		d_term = 0;
 8002e90:	f04f 0300 	mov.w	r3, #0
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	pid -> y_n = p_term + d_term + i_term; // pid output
 8002e96:	ed97 7a05 	vldr	s14, [r7, #20]
 8002e9a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002e9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ea2:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ea6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eaa:	ee17 0a90 	vmov	r0, s15
 8002eae:	f7fd fb17 	bl	80004e0 <__aeabi_f2d>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	68f9      	ldr	r1, [r7, #12]
 8002eb8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uint8_t is_sat = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	77fb      	strb	r3, [r7, #31]
	// check is pid output is saturating
	if(pid -> y_n > pid_sat){
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7fd fb0a 	bl	80004e0 <__aeabi_f2d>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4640      	mov	r0, r8
 8002ed2:	4649      	mov	r1, r9
 8002ed4:	f7fd fdec 	bl	8000ab0 <__aeabi_dcmpgt>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <Update_pid+0x148>
		is_sat = 1;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	77fb      	strb	r3, [r7, #31]
 8002ee2:	e016      	b.n	8002f12 <Update_pid+0x176>
	}
	else if(pid -> y_n < -(pid_sat)){
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002eea:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eee:	eef1 7a67 	vneg.f32	s15, s15
 8002ef2:	ee17 3a90 	vmov	r3, s15
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fd faf2 	bl	80004e0 <__aeabi_f2d>
 8002efc:	4602      	mov	r2, r0
 8002efe:	460b      	mov	r3, r1
 8002f00:	4640      	mov	r0, r8
 8002f02:	4649      	mov	r1, r9
 8002f04:	f7fd fdb6 	bl	8000a74 <__aeabi_dcmplt>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <Update_pid+0x176>
		is_sat = 1;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	77fb      	strb	r3, [r7, #31]
	}
	// check is error sign and output sign is equal
	if(e_n * pid -> y_n == fabs(e_n * pid -> y_n)){
 8002f12:	69b8      	ldr	r0, [r7, #24]
 8002f14:	f7fd fae4 	bl	80004e0 <__aeabi_f2d>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002f1e:	f7fd fb37 	bl	8000590 <__aeabi_dmul>
 8002f22:	4602      	mov	r2, r0
 8002f24:	460b      	mov	r3, r1
 8002f26:	4690      	mov	r8, r2
 8002f28:	4699      	mov	r9, r3
 8002f2a:	69b8      	ldr	r0, [r7, #24]
 8002f2c:	f7fd fad8 	bl	80004e0 <__aeabi_f2d>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002f36:	f7fd fb2b 	bl	8000590 <__aeabi_dmul>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	4614      	mov	r4, r2
 8002f40:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8002f44:	4622      	mov	r2, r4
 8002f46:	462b      	mov	r3, r5
 8002f48:	4640      	mov	r0, r8
 8002f4a:	4649      	mov	r1, r9
 8002f4c:	f7fd fd88 	bl	8000a60 <__aeabi_dcmpeq>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d011      	beq.n	8002f7a <Update_pid+0x1de>
		// if pid output is saturating and error sign and output sign is  i_term = 0;
		if(is_sat == 1){
 8002f56:	7ffb      	ldrb	r3, [r7, #31]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d10e      	bne.n	8002f7a <Update_pid+0x1de>
			pid -> y_n = p_term + d_term;
 8002f5c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f60:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f68:	ee17 0a90 	vmov	r0, s15
 8002f6c:	f7fd fab8 	bl	80004e0 <__aeabi_f2d>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	68f9      	ldr	r1, [r7, #12]
 8002f76:	e9c1 2304 	strd	r2, r3, [r1, #16]
		}
	}
	// Plant saturation
	if(pid -> y_n > plant_sat){
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002f80:	6838      	ldr	r0, [r7, #0]
 8002f82:	f7fd faad 	bl	80004e0 <__aeabi_f2d>
 8002f86:	4602      	mov	r2, r0
 8002f88:	460b      	mov	r3, r1
 8002f8a:	4620      	mov	r0, r4
 8002f8c:	4629      	mov	r1, r5
 8002f8e:	f7fd fd8f 	bl	8000ab0 <__aeabi_dcmpgt>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d008      	beq.n	8002faa <Update_pid+0x20e>
		pid -> y_n = plant_sat;
 8002f98:	6838      	ldr	r0, [r7, #0]
 8002f9a:	f7fd faa1 	bl	80004e0 <__aeabi_f2d>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	68f9      	ldr	r1, [r7, #12]
 8002fa4:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002fa8:	e022      	b.n	8002ff0 <Update_pid+0x254>
	}
	else if(pid -> y_n < -(plant_sat)){
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002fb0:	edd7 7a00 	vldr	s15, [r7]
 8002fb4:	eef1 7a67 	vneg.f32	s15, s15
 8002fb8:	ee17 3a90 	vmov	r3, s15
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fd fa8f 	bl	80004e0 <__aeabi_f2d>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	4629      	mov	r1, r5
 8002fca:	f7fd fd53 	bl	8000a74 <__aeabi_dcmplt>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00d      	beq.n	8002ff0 <Update_pid+0x254>
		pid -> y_n = (-(plant_sat));
 8002fd4:	edd7 7a00 	vldr	s15, [r7]
 8002fd8:	eef1 7a67 	vneg.f32	s15, s15
 8002fdc:	ee17 3a90 	vmov	r3, s15
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd fa7d 	bl	80004e0 <__aeabi_f2d>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	68f9      	ldr	r1, [r7, #12]
 8002fec:	e9c1 2304 	strd	r2, r3, [r1, #16]
	}
	// Update value
	y_n_1 = pid -> y_n;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002ff6:	4610      	mov	r0, r2
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f7fd fdab 	bl	8000b54 <__aeabi_d2f>
 8002ffe:	4603      	mov	r3, r0
 8003000:	4a09      	ldr	r2, [pc, #36]	@ (8003028 <Update_pid+0x28c>)
 8003002:	6013      	str	r3, [r2, #0]
	e_n_1 = e_n;
 8003004:	4a07      	ldr	r2, [pc, #28]	@ (8003024 <Update_pid+0x288>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	6013      	str	r3, [r2, #0]
	return pid -> y_n;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003010:	4610      	mov	r0, r2
 8003012:	4619      	mov	r1, r3
 8003014:	f7fd fd56 	bl	8000ac4 <__aeabi_d2iz>
 8003018:	4603      	mov	r3, r0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3728      	adds	r7, #40	@ 0x28
 800301e:	46bd      	mov	sp, r7
 8003020:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003024:	20001014 	.word	0x20001014
 8003028:	20001018 	.word	0x20001018

0800302c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003032:	4b0f      	ldr	r3, [pc, #60]	@ (8003070 <HAL_MspInit+0x44>)
 8003034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003036:	4a0e      	ldr	r2, [pc, #56]	@ (8003070 <HAL_MspInit+0x44>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6613      	str	r3, [r2, #96]	@ 0x60
 800303e:	4b0c      	ldr	r3, [pc, #48]	@ (8003070 <HAL_MspInit+0x44>)
 8003040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	607b      	str	r3, [r7, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800304a:	4b09      	ldr	r3, [pc, #36]	@ (8003070 <HAL_MspInit+0x44>)
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304e:	4a08      	ldr	r2, [pc, #32]	@ (8003070 <HAL_MspInit+0x44>)
 8003050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003054:	6593      	str	r3, [r2, #88]	@ 0x58
 8003056:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <HAL_MspInit+0x44>)
 8003058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003062:	f001 f9ef 	bl	8004444 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003066:	bf00      	nop
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000

08003074 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a0d      	ldr	r2, [pc, #52]	@ (80030b8 <HAL_TIM_PWM_MspInit+0x44>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d113      	bne.n	80030ae <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003086:	4b0d      	ldr	r3, [pc, #52]	@ (80030bc <HAL_TIM_PWM_MspInit+0x48>)
 8003088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800308a:	4a0c      	ldr	r2, [pc, #48]	@ (80030bc <HAL_TIM_PWM_MspInit+0x48>)
 800308c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003090:	6613      	str	r3, [r2, #96]	@ 0x60
 8003092:	4b0a      	ldr	r3, [pc, #40]	@ (80030bc <HAL_TIM_PWM_MspInit+0x48>)
 8003094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800309a:	60fb      	str	r3, [r7, #12]
 800309c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800309e:	2200      	movs	r2, #0
 80030a0:	2100      	movs	r1, #0
 80030a2:	2019      	movs	r0, #25
 80030a4:	f000 fbd3 	bl	800384e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80030a8:	2019      	movs	r0, #25
 80030aa:	f000 fbea 	bl	8003882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80030ae:	bf00      	nop
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40012c00 	.word	0x40012c00
 80030bc:	40021000 	.word	0x40021000

080030c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030d0:	d10c      	bne.n	80030ec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 80030d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80030de:	4b28      	ldr	r3, [pc, #160]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 80030e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80030ea:	e044      	b.n	8003176 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a24      	ldr	r2, [pc, #144]	@ (8003184 <HAL_TIM_Base_MspInit+0xc4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d114      	bne.n	8003120 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030f6:	4b22      	ldr	r3, [pc, #136]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fa:	4a21      	ldr	r2, [pc, #132]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 80030fc:	f043 0304 	orr.w	r3, r3, #4
 8003100:	6593      	str	r3, [r2, #88]	@ 0x58
 8003102:	4b1f      	ldr	r3, [pc, #124]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003106:	f003 0304 	and.w	r3, r3, #4
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800310e:	2200      	movs	r2, #0
 8003110:	2100      	movs	r1, #0
 8003112:	201e      	movs	r0, #30
 8003114:	f000 fb9b 	bl	800384e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003118:	201e      	movs	r0, #30
 800311a:	f000 fbb2 	bl	8003882 <HAL_NVIC_EnableIRQ>
}
 800311e:	e02a      	b.n	8003176 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a18      	ldr	r2, [pc, #96]	@ (8003188 <HAL_TIM_Base_MspInit+0xc8>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d10c      	bne.n	8003144 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 800312c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800312e:	4a14      	ldr	r2, [pc, #80]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 8003130:	f043 0308 	orr.w	r3, r3, #8
 8003134:	6593      	str	r3, [r2, #88]	@ 0x58
 8003136:	4b12      	ldr	r3, [pc, #72]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	f003 0308 	and.w	r3, r3, #8
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	68fb      	ldr	r3, [r7, #12]
}
 8003142:	e018      	b.n	8003176 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM16)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a10      	ldr	r2, [pc, #64]	@ (800318c <HAL_TIM_Base_MspInit+0xcc>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d113      	bne.n	8003176 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800314e:	4b0c      	ldr	r3, [pc, #48]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 8003150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003152:	4a0b      	ldr	r2, [pc, #44]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 8003154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003158:	6613      	str	r3, [r2, #96]	@ 0x60
 800315a:	4b09      	ldr	r3, [pc, #36]	@ (8003180 <HAL_TIM_Base_MspInit+0xc0>)
 800315c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800315e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003162:	60bb      	str	r3, [r7, #8]
 8003164:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003166:	2200      	movs	r2, #0
 8003168:	2100      	movs	r1, #0
 800316a:	2019      	movs	r0, #25
 800316c:	f000 fb6f 	bl	800384e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003170:	2019      	movs	r0, #25
 8003172:	f000 fb86 	bl	8003882 <HAL_NVIC_EnableIRQ>
}
 8003176:	bf00      	nop
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000
 8003184:	40000800 	.word	0x40000800
 8003188:	40000c00 	.word	0x40000c00
 800318c:	40014400 	.word	0x40014400

08003190 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b08a      	sub	sp, #40	@ 0x28
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003198:	f107 0314 	add.w	r3, r7, #20
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	605a      	str	r2, [r3, #4]
 80031a2:	609a      	str	r2, [r3, #8]
 80031a4:	60da      	str	r2, [r3, #12]
 80031a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a1b      	ldr	r2, [pc, #108]	@ (800321c <HAL_TIM_Encoder_MspInit+0x8c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d130      	bne.n	8003214 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003220 <HAL_TIM_Encoder_MspInit+0x90>)
 80031b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003220 <HAL_TIM_Encoder_MspInit+0x90>)
 80031b8:	f043 0302 	orr.w	r3, r3, #2
 80031bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80031be:	4b18      	ldr	r3, [pc, #96]	@ (8003220 <HAL_TIM_Encoder_MspInit+0x90>)
 80031c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	613b      	str	r3, [r7, #16]
 80031c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ca:	4b15      	ldr	r3, [pc, #84]	@ (8003220 <HAL_TIM_Encoder_MspInit+0x90>)
 80031cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ce:	4a14      	ldr	r2, [pc, #80]	@ (8003220 <HAL_TIM_Encoder_MspInit+0x90>)
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031d6:	4b12      	ldr	r3, [pc, #72]	@ (8003220 <HAL_TIM_Encoder_MspInit+0x90>)
 80031d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031e2:	23c0      	movs	r3, #192	@ 0xc0
 80031e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e6:	2302      	movs	r3, #2
 80031e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ee:	2300      	movs	r3, #0
 80031f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80031f2:	2302      	movs	r3, #2
 80031f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f6:	f107 0314 	add.w	r3, r7, #20
 80031fa:	4619      	mov	r1, r3
 80031fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003200:	f000 fe8c 	bl	8003f1c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003204:	2200      	movs	r2, #0
 8003206:	2100      	movs	r1, #0
 8003208:	201d      	movs	r0, #29
 800320a:	f000 fb20 	bl	800384e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800320e:	201d      	movs	r0, #29
 8003210:	f000 fb37 	bl	8003882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003214:	bf00      	nop
 8003216:	3728      	adds	r7, #40	@ 0x28
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40000400 	.word	0x40000400
 8003220:	40021000 	.word	0x40021000

08003224 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322c:	f107 030c 	add.w	r3, r7, #12
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	60da      	str	r2, [r3, #12]
 800323a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a11      	ldr	r2, [pc, #68]	@ (8003288 <HAL_TIM_MspPostInit+0x64>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d11b      	bne.n	800327e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003246:	4b11      	ldr	r3, [pc, #68]	@ (800328c <HAL_TIM_MspPostInit+0x68>)
 8003248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800324a:	4a10      	ldr	r2, [pc, #64]	@ (800328c <HAL_TIM_MspPostInit+0x68>)
 800324c:	f043 0304 	orr.w	r3, r3, #4
 8003250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003252:	4b0e      	ldr	r3, [pc, #56]	@ (800328c <HAL_TIM_MspPostInit+0x68>)
 8003254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800325e:	2301      	movs	r3, #1
 8003260:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003262:	2302      	movs	r3, #2
 8003264:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003266:	2300      	movs	r3, #0
 8003268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800326e:	2302      	movs	r3, #2
 8003270:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003272:	f107 030c 	add.w	r3, r7, #12
 8003276:	4619      	mov	r1, r3
 8003278:	4805      	ldr	r0, [pc, #20]	@ (8003290 <HAL_TIM_MspPostInit+0x6c>)
 800327a:	f000 fe4f 	bl	8003f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800327e:	bf00      	nop
 8003280:	3720      	adds	r7, #32
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40012c00 	.word	0x40012c00
 800328c:	40021000 	.word	0x40021000
 8003290:	48000800 	.word	0x48000800

08003294 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b09e      	sub	sp, #120	@ 0x78
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800329c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032ac:	f107 0310 	add.w	r3, r7, #16
 80032b0:	2254      	movs	r2, #84	@ 0x54
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f006 f82d 	bl	8009314 <memset>
  if(huart->Instance==USART2)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a4d      	ldr	r2, [pc, #308]	@ (80033f4 <HAL_UART_MspInit+0x160>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	f040 8092 	bne.w	80033ea <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80032c6:	2302      	movs	r3, #2
 80032c8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032ce:	f107 0310 	add.w	r3, r7, #16
 80032d2:	4618      	mov	r0, r3
 80032d4:	f001 fdf4 	bl	8004ec0 <HAL_RCCEx_PeriphCLKConfig>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80032de:	f7ff fd31 	bl	8002d44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032e2:	4b45      	ldr	r3, [pc, #276]	@ (80033f8 <HAL_UART_MspInit+0x164>)
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	4a44      	ldr	r2, [pc, #272]	@ (80033f8 <HAL_UART_MspInit+0x164>)
 80032e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80032ee:	4b42      	ldr	r3, [pc, #264]	@ (80033f8 <HAL_UART_MspInit+0x164>)
 80032f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fa:	4b3f      	ldr	r3, [pc, #252]	@ (80033f8 <HAL_UART_MspInit+0x164>)
 80032fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fe:	4a3e      	ldr	r2, [pc, #248]	@ (80033f8 <HAL_UART_MspInit+0x164>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003306:	4b3c      	ldr	r3, [pc, #240]	@ (80033f8 <HAL_UART_MspInit+0x164>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003312:	230c      	movs	r3, #12
 8003314:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003316:	2302      	movs	r3, #2
 8003318:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800331e:	2300      	movs	r3, #0
 8003320:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003322:	2307      	movs	r3, #7
 8003324:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003326:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800332a:	4619      	mov	r1, r3
 800332c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003330:	f000 fdf4 	bl	8003f1c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8003334:	4b31      	ldr	r3, [pc, #196]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003336:	4a32      	ldr	r2, [pc, #200]	@ (8003400 <HAL_UART_MspInit+0x16c>)
 8003338:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800333a:	4b30      	ldr	r3, [pc, #192]	@ (80033fc <HAL_UART_MspInit+0x168>)
 800333c:	221b      	movs	r2, #27
 800333e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003340:	4b2e      	ldr	r3, [pc, #184]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003342:	2210      	movs	r2, #16
 8003344:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003346:	4b2d      	ldr	r3, [pc, #180]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003348:	2200      	movs	r2, #0
 800334a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800334c:	4b2b      	ldr	r3, [pc, #172]	@ (80033fc <HAL_UART_MspInit+0x168>)
 800334e:	2280      	movs	r2, #128	@ 0x80
 8003350:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003352:	4b2a      	ldr	r3, [pc, #168]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003354:	2200      	movs	r2, #0
 8003356:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003358:	4b28      	ldr	r3, [pc, #160]	@ (80033fc <HAL_UART_MspInit+0x168>)
 800335a:	2200      	movs	r2, #0
 800335c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800335e:	4b27      	ldr	r3, [pc, #156]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003360:	2200      	movs	r2, #0
 8003362:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003364:	4b25      	ldr	r3, [pc, #148]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003366:	2200      	movs	r2, #0
 8003368:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800336a:	4824      	ldr	r0, [pc, #144]	@ (80033fc <HAL_UART_MspInit+0x168>)
 800336c:	f000 faa4 	bl	80038b8 <HAL_DMA_Init>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8003376:	f7ff fce5 	bl	8002d44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a1f      	ldr	r2, [pc, #124]	@ (80033fc <HAL_UART_MspInit+0x168>)
 800337e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003380:	4a1e      	ldr	r2, [pc, #120]	@ (80033fc <HAL_UART_MspInit+0x168>)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8003386:	4b1f      	ldr	r3, [pc, #124]	@ (8003404 <HAL_UART_MspInit+0x170>)
 8003388:	4a1f      	ldr	r2, [pc, #124]	@ (8003408 <HAL_UART_MspInit+0x174>)
 800338a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800338c:	4b1d      	ldr	r3, [pc, #116]	@ (8003404 <HAL_UART_MspInit+0x170>)
 800338e:	221a      	movs	r2, #26
 8003390:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003392:	4b1c      	ldr	r3, [pc, #112]	@ (8003404 <HAL_UART_MspInit+0x170>)
 8003394:	2200      	movs	r2, #0
 8003396:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003398:	4b1a      	ldr	r3, [pc, #104]	@ (8003404 <HAL_UART_MspInit+0x170>)
 800339a:	2200      	movs	r2, #0
 800339c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800339e:	4b19      	ldr	r3, [pc, #100]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033a0:	2280      	movs	r2, #128	@ 0x80
 80033a2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033a4:	4b17      	ldr	r3, [pc, #92]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033aa:	4b16      	ldr	r3, [pc, #88]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80033b0:	4b14      	ldr	r3, [pc, #80]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033b6:	4b13      	ldr	r3, [pc, #76]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80033bc:	4811      	ldr	r0, [pc, #68]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033be:	f000 fa7b 	bl	80038b8 <HAL_DMA_Init>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 80033c8:	f7ff fcbc 	bl	8002d44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80033d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003404 <HAL_UART_MspInit+0x170>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80033da:	2200      	movs	r2, #0
 80033dc:	2100      	movs	r1, #0
 80033de:	2026      	movs	r0, #38	@ 0x26
 80033e0:	f000 fa35 	bl	800384e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033e4:	2026      	movs	r0, #38	@ 0x26
 80033e6:	f000 fa4c 	bl	8003882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80033ea:	bf00      	nop
 80033ec:	3778      	adds	r7, #120	@ 0x78
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40004400 	.word	0x40004400
 80033f8:	40021000 	.word	0x40021000
 80033fc:	200007d4 	.word	0x200007d4
 8003400:	40020008 	.word	0x40020008
 8003404:	20000834 	.word	0x20000834
 8003408:	4002001c 	.word	0x4002001c

0800340c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003410:	bf00      	nop
 8003412:	e7fd      	b.n	8003410 <NMI_Handler+0x4>

08003414 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003418:	bf00      	nop
 800341a:	e7fd      	b.n	8003418 <HardFault_Handler+0x4>

0800341c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003420:	bf00      	nop
 8003422:	e7fd      	b.n	8003420 <MemManage_Handler+0x4>

08003424 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003428:	bf00      	nop
 800342a:	e7fd      	b.n	8003428 <BusFault_Handler+0x4>

0800342c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003430:	bf00      	nop
 8003432:	e7fd      	b.n	8003430 <UsageFault_Handler+0x4>

08003434 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003438:	bf00      	nop
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003442:	b480      	push	{r7}
 8003444:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003462:	f000 f8d9 	bl	8003618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003470:	4802      	ldr	r0, [pc, #8]	@ (800347c <DMA1_Channel1_IRQHandler+0x10>)
 8003472:	f000 fc04 	bl	8003c7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	200007d4 	.word	0x200007d4

08003480 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003484:	4802      	ldr	r0, [pc, #8]	@ (8003490 <DMA1_Channel2_IRQHandler+0x10>)
 8003486:	f000 fbfa 	bl	8003c7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20000834 	.word	0x20000834

08003494 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003498:	4803      	ldr	r0, [pc, #12]	@ (80034a8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800349a:	f002 fc59 	bl	8005d50 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800349e:	4803      	ldr	r0, [pc, #12]	@ (80034ac <TIM1_UP_TIM16_IRQHandler+0x18>)
 80034a0:	f002 fc56 	bl	8005d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80034a4:	bf00      	nop
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000240 	.word	0x20000240
 80034ac:	2000063c 	.word	0x2000063c

080034b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80034b4:	4802      	ldr	r0, [pc, #8]	@ (80034c0 <TIM3_IRQHandler+0x10>)
 80034b6:	f002 fc4b 	bl	8005d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80034ba:	bf00      	nop
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	200003d8 	.word	0x200003d8

080034c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80034c8:	4802      	ldr	r0, [pc, #8]	@ (80034d4 <TIM4_IRQHandler+0x10>)
 80034ca:	f002 fc41 	bl	8005d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80034ce:	bf00      	nop
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	200004a4 	.word	0x200004a4

080034d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034dc:	4802      	ldr	r0, [pc, #8]	@ (80034e8 <USART2_IRQHandler+0x10>)
 80034de:	f004 fa0b 	bl	80078f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	20000708 	.word	0x20000708

080034ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80034f0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80034f4:	f000 fede 	bl	80042b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80034f8:	bf00      	nop
 80034fa:	bd80      	pop	{r7, pc}

080034fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003500:	4b06      	ldr	r3, [pc, #24]	@ (800351c <SystemInit+0x20>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003506:	4a05      	ldr	r2, [pc, #20]	@ (800351c <SystemInit+0x20>)
 8003508:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800350c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003510:	bf00      	nop
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003520:	480d      	ldr	r0, [pc, #52]	@ (8003558 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003522:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003524:	f7ff ffea 	bl	80034fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003528:	480c      	ldr	r0, [pc, #48]	@ (800355c <LoopForever+0x6>)
  ldr r1, =_edata
 800352a:	490d      	ldr	r1, [pc, #52]	@ (8003560 <LoopForever+0xa>)
  ldr r2, =_sidata
 800352c:	4a0d      	ldr	r2, [pc, #52]	@ (8003564 <LoopForever+0xe>)
  movs r3, #0
 800352e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003530:	e002      	b.n	8003538 <LoopCopyDataInit>

08003532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003536:	3304      	adds	r3, #4

08003538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800353a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800353c:	d3f9      	bcc.n	8003532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800353e:	4a0a      	ldr	r2, [pc, #40]	@ (8003568 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003540:	4c0a      	ldr	r4, [pc, #40]	@ (800356c <LoopForever+0x16>)
  movs r3, #0
 8003542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003544:	e001      	b.n	800354a <LoopFillZerobss>

08003546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003548:	3204      	adds	r2, #4

0800354a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800354a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800354c:	d3fb      	bcc.n	8003546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800354e:	f005 fee9 	bl	8009324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003552:	f7fd fffb 	bl	800154c <main>

08003556 <LoopForever>:

LoopForever:
    b LoopForever
 8003556:	e7fe      	b.n	8003556 <LoopForever>
  ldr   r0, =_estack
 8003558:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800355c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003560:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8003564:	080093f0 	.word	0x080093f0
  ldr r2, =_sbss
 8003568:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 800356c:	20001020 	.word	0x20001020

08003570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003570:	e7fe      	b.n	8003570 <ADC1_2_IRQHandler>

08003572 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b082      	sub	sp, #8
 8003576:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800357c:	2003      	movs	r0, #3
 800357e:	f000 f95b 	bl	8003838 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003582:	2000      	movs	r0, #0
 8003584:	f000 f80e 	bl	80035a4 <HAL_InitTick>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d002      	beq.n	8003594 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	71fb      	strb	r3, [r7, #7]
 8003592:	e001      	b.n	8003598 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003594:	f7ff fd4a 	bl	800302c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003598:	79fb      	ldrb	r3, [r7, #7]

}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80035ac:	2300      	movs	r3, #0
 80035ae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80035b0:	4b16      	ldr	r3, [pc, #88]	@ (800360c <HAL_InitTick+0x68>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d022      	beq.n	80035fe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80035b8:	4b15      	ldr	r3, [pc, #84]	@ (8003610 <HAL_InitTick+0x6c>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4b13      	ldr	r3, [pc, #76]	@ (800360c <HAL_InitTick+0x68>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80035c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 f966 	bl	800389e <HAL_SYSTICK_Config>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10f      	bne.n	80035f8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b0f      	cmp	r3, #15
 80035dc:	d809      	bhi.n	80035f2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035de:	2200      	movs	r2, #0
 80035e0:	6879      	ldr	r1, [r7, #4]
 80035e2:	f04f 30ff 	mov.w	r0, #4294967295
 80035e6:	f000 f932 	bl	800384e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80035ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003614 <HAL_InitTick+0x70>)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6013      	str	r3, [r2, #0]
 80035f0:	e007      	b.n	8003602 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	73fb      	strb	r3, [r7, #15]
 80035f6:	e004      	b.n	8003602 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	e001      	b.n	8003602 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003602:	7bfb      	ldrb	r3, [r7, #15]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	2000021c 	.word	0x2000021c
 8003610:	20000214 	.word	0x20000214
 8003614:	20000218 	.word	0x20000218

08003618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800361c:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <HAL_IncTick+0x1c>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4b05      	ldr	r3, [pc, #20]	@ (8003638 <HAL_IncTick+0x20>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4413      	add	r3, r2
 8003626:	4a03      	ldr	r2, [pc, #12]	@ (8003634 <HAL_IncTick+0x1c>)
 8003628:	6013      	str	r3, [r2, #0]
}
 800362a:	bf00      	nop
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	2000101c 	.word	0x2000101c
 8003638:	2000021c 	.word	0x2000021c

0800363c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return uwTick;
 8003640:	4b03      	ldr	r3, [pc, #12]	@ (8003650 <HAL_GetTick+0x14>)
 8003642:	681b      	ldr	r3, [r3, #0]
}
 8003644:	4618      	mov	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	2000101c 	.word	0x2000101c

08003654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800365c:	f7ff ffee 	bl	800363c <HAL_GetTick>
 8003660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800366c:	d004      	beq.n	8003678 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800366e:	4b09      	ldr	r3, [pc, #36]	@ (8003694 <HAL_Delay+0x40>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	4413      	add	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003678:	bf00      	nop
 800367a:	f7ff ffdf 	bl	800363c <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	429a      	cmp	r2, r3
 8003688:	d8f7      	bhi.n	800367a <HAL_Delay+0x26>
  {
  }
}
 800368a:	bf00      	nop
 800368c:	bf00      	nop
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	2000021c 	.word	0x2000021c

08003698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036a8:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <__NVIC_SetPriorityGrouping+0x44>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036b4:	4013      	ands	r3, r2
 80036b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ca:	4a04      	ldr	r2, [pc, #16]	@ (80036dc <__NVIC_SetPriorityGrouping+0x44>)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	60d3      	str	r3, [r2, #12]
}
 80036d0:	bf00      	nop
 80036d2:	3714      	adds	r7, #20
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr
 80036dc:	e000ed00 	.word	0xe000ed00

080036e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036e4:	4b04      	ldr	r3, [pc, #16]	@ (80036f8 <__NVIC_GetPriorityGrouping+0x18>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	0a1b      	lsrs	r3, r3, #8
 80036ea:	f003 0307 	and.w	r3, r3, #7
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370a:	2b00      	cmp	r3, #0
 800370c:	db0b      	blt.n	8003726 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	f003 021f 	and.w	r2, r3, #31
 8003714:	4907      	ldr	r1, [pc, #28]	@ (8003734 <__NVIC_EnableIRQ+0x38>)
 8003716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371a:	095b      	lsrs	r3, r3, #5
 800371c:	2001      	movs	r0, #1
 800371e:	fa00 f202 	lsl.w	r2, r0, r2
 8003722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	e000e100 	.word	0xe000e100

08003738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	6039      	str	r1, [r7, #0]
 8003742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003748:	2b00      	cmp	r3, #0
 800374a:	db0a      	blt.n	8003762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	b2da      	uxtb	r2, r3
 8003750:	490c      	ldr	r1, [pc, #48]	@ (8003784 <__NVIC_SetPriority+0x4c>)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	440b      	add	r3, r1
 800375c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003760:	e00a      	b.n	8003778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	b2da      	uxtb	r2, r3
 8003766:	4908      	ldr	r1, [pc, #32]	@ (8003788 <__NVIC_SetPriority+0x50>)
 8003768:	79fb      	ldrb	r3, [r7, #7]
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	3b04      	subs	r3, #4
 8003770:	0112      	lsls	r2, r2, #4
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	440b      	add	r3, r1
 8003776:	761a      	strb	r2, [r3, #24]
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000e100 	.word	0xe000e100
 8003788:	e000ed00 	.word	0xe000ed00

0800378c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800378c:	b480      	push	{r7}
 800378e:	b089      	sub	sp, #36	@ 0x24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f003 0307 	and.w	r3, r3, #7
 800379e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	f1c3 0307 	rsb	r3, r3, #7
 80037a6:	2b04      	cmp	r3, #4
 80037a8:	bf28      	it	cs
 80037aa:	2304      	movcs	r3, #4
 80037ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	3304      	adds	r3, #4
 80037b2:	2b06      	cmp	r3, #6
 80037b4:	d902      	bls.n	80037bc <NVIC_EncodePriority+0x30>
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	3b03      	subs	r3, #3
 80037ba:	e000      	b.n	80037be <NVIC_EncodePriority+0x32>
 80037bc:	2300      	movs	r3, #0
 80037be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037c0:	f04f 32ff 	mov.w	r2, #4294967295
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43da      	mvns	r2, r3
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	401a      	ands	r2, r3
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037d4:	f04f 31ff 	mov.w	r1, #4294967295
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	fa01 f303 	lsl.w	r3, r1, r3
 80037de:	43d9      	mvns	r1, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e4:	4313      	orrs	r3, r2
         );
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3724      	adds	r7, #36	@ 0x24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
	...

080037f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	3b01      	subs	r3, #1
 8003800:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003804:	d301      	bcc.n	800380a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003806:	2301      	movs	r3, #1
 8003808:	e00f      	b.n	800382a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800380a:	4a0a      	ldr	r2, [pc, #40]	@ (8003834 <SysTick_Config+0x40>)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3b01      	subs	r3, #1
 8003810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003812:	210f      	movs	r1, #15
 8003814:	f04f 30ff 	mov.w	r0, #4294967295
 8003818:	f7ff ff8e 	bl	8003738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800381c:	4b05      	ldr	r3, [pc, #20]	@ (8003834 <SysTick_Config+0x40>)
 800381e:	2200      	movs	r2, #0
 8003820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003822:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <SysTick_Config+0x40>)
 8003824:	2207      	movs	r2, #7
 8003826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	e000e010 	.word	0xe000e010

08003838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff ff29 	bl	8003698 <__NVIC_SetPriorityGrouping>
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b086      	sub	sp, #24
 8003852:	af00      	add	r7, sp, #0
 8003854:	4603      	mov	r3, r0
 8003856:	60b9      	str	r1, [r7, #8]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800385c:	f7ff ff40 	bl	80036e0 <__NVIC_GetPriorityGrouping>
 8003860:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	68b9      	ldr	r1, [r7, #8]
 8003866:	6978      	ldr	r0, [r7, #20]
 8003868:	f7ff ff90 	bl	800378c <NVIC_EncodePriority>
 800386c:	4602      	mov	r2, r0
 800386e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003872:	4611      	mov	r1, r2
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff ff5f 	bl	8003738 <__NVIC_SetPriority>
}
 800387a:	bf00      	nop
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
 8003888:	4603      	mov	r3, r0
 800388a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800388c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003890:	4618      	mov	r0, r3
 8003892:	f7ff ff33 	bl	80036fc <__NVIC_EnableIRQ>
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b082      	sub	sp, #8
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff ffa4 	bl	80037f4 <SysTick_Config>
 80038ac:	4603      	mov	r3, r0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e08d      	b.n	80039e6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b47      	ldr	r3, [pc, #284]	@ (80039f0 <HAL_DMA_Init+0x138>)
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d80f      	bhi.n	80038f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	4b45      	ldr	r3, [pc, #276]	@ (80039f4 <HAL_DMA_Init+0x13c>)
 80038de:	4413      	add	r3, r2
 80038e0:	4a45      	ldr	r2, [pc, #276]	@ (80039f8 <HAL_DMA_Init+0x140>)
 80038e2:	fba2 2303 	umull	r2, r3, r2, r3
 80038e6:	091b      	lsrs	r3, r3, #4
 80038e8:	009a      	lsls	r2, r3, #2
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a42      	ldr	r2, [pc, #264]	@ (80039fc <HAL_DMA_Init+0x144>)
 80038f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80038f4:	e00e      	b.n	8003914 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	4b40      	ldr	r3, [pc, #256]	@ (8003a00 <HAL_DMA_Init+0x148>)
 80038fe:	4413      	add	r3, r2
 8003900:	4a3d      	ldr	r2, [pc, #244]	@ (80039f8 <HAL_DMA_Init+0x140>)
 8003902:	fba2 2303 	umull	r2, r3, r2, r3
 8003906:	091b      	lsrs	r3, r3, #4
 8003908:	009a      	lsls	r2, r3, #2
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a3c      	ldr	r2, [pc, #240]	@ (8003a04 <HAL_DMA_Init+0x14c>)
 8003912:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800392a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800392e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003938:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003944:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003950:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	4313      	orrs	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 fa76 	bl	8003e58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003974:	d102      	bne.n	800397c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003990:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d010      	beq.n	80039bc <HAL_DMA_Init+0x104>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b04      	cmp	r3, #4
 80039a0:	d80c      	bhi.n	80039bc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 fa96 	bl	8003ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80039b8:	605a      	str	r2, [r3, #4]
 80039ba:	e008      	b.n	80039ce <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40020407 	.word	0x40020407
 80039f4:	bffdfff8 	.word	0xbffdfff8
 80039f8:	cccccccd 	.word	0xcccccccd
 80039fc:	40020000 	.word	0x40020000
 8003a00:	bffdfbf8 	.word	0xbffdfbf8
 8003a04:	40020400 	.word	0x40020400

08003a08 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d101      	bne.n	8003a28 <HAL_DMA_Start_IT+0x20>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e066      	b.n	8003af6 <HAL_DMA_Start_IT+0xee>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d155      	bne.n	8003ae8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0201 	bic.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f9bb 	bl	8003ddc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f042 020e 	orr.w	r2, r2, #14
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	e00f      	b.n	8003aa0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0204 	bic.w	r2, r2, #4
 8003a8e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 020a 	orr.w	r2, r2, #10
 8003a9e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d007      	beq.n	8003abe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ab8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003abc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d007      	beq.n	8003ad6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ad4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0201 	orr.w	r2, r2, #1
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	e005      	b.n	8003af4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003af0:	2302      	movs	r3, #2
 8003af2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b085      	sub	sp, #20
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d005      	beq.n	8003b22 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2204      	movs	r2, #4
 8003b1a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	73fb      	strb	r3, [r7, #15]
 8003b20:	e037      	b.n	8003b92 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 020e 	bic.w	r2, r2, #14
 8003b30:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b40:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0201 	bic.w	r2, r2, #1
 8003b50:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b56:	f003 021f 	and.w	r2, r3, #31
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5e:	2101      	movs	r1, #1
 8003b60:	fa01 f202 	lsl.w	r2, r1, r2
 8003b64:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b6e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00c      	beq.n	8003b92 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b82:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b86:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b90:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d00d      	beq.n	8003be4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2204      	movs	r2, #4
 8003bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	73fb      	strb	r3, [r7, #15]
 8003be2:	e047      	b.n	8003c74 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 020e 	bic.w	r2, r2, #14
 8003bf2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0201 	bic.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c18:	f003 021f 	and.w	r2, r3, #31
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c20:	2101      	movs	r1, #1
 8003c22:	fa01 f202 	lsl.w	r2, r1, r2
 8003c26:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c30:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00c      	beq.n	8003c54 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c48:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c52:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	4798      	blx	r3
    }
  }
  return status;
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3710      	adds	r7, #16
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b084      	sub	sp, #16
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9a:	f003 031f 	and.w	r3, r3, #31
 8003c9e:	2204      	movs	r2, #4
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d026      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x7a>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d021      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0320 	and.w	r3, r3, #32
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d107      	bne.n	8003cd2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0204 	bic.w	r2, r2, #4
 8003cd0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd6:	f003 021f 	and.w	r2, r3, #31
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cde:	2104      	movs	r1, #4
 8003ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ce4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d071      	beq.n	8003dd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003cf6:	e06c      	b.n	8003dd2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfc:	f003 031f 	and.w	r3, r3, #31
 8003d00:	2202      	movs	r2, #2
 8003d02:	409a      	lsls	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4013      	ands	r3, r2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d02e      	beq.n	8003d6a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d029      	beq.n	8003d6a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0320 	and.w	r3, r3, #32
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d10b      	bne.n	8003d3c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 020a 	bic.w	r2, r2, #10
 8003d32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d40:	f003 021f 	and.w	r2, r3, #31
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d48:	2102      	movs	r1, #2
 8003d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d038      	beq.n	8003dd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003d68:	e033      	b.n	8003dd2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6e:	f003 031f 	and.w	r3, r3, #31
 8003d72:	2208      	movs	r2, #8
 8003d74:	409a      	lsls	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d02a      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f003 0308 	and.w	r3, r3, #8
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d025      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 020e 	bic.w	r2, r2, #14
 8003d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9c:	f003 021f 	and.w	r2, r3, #31
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	2101      	movs	r1, #1
 8003da6:	fa01 f202 	lsl.w	r2, r1, r2
 8003daa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d004      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
}
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
 8003de8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003df2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d004      	beq.n	8003e06 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e04:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	f003 021f 	and.w	r2, r3, #31
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	2101      	movs	r1, #1
 8003e14:	fa01 f202 	lsl.w	r2, r1, r2
 8003e18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2b10      	cmp	r3, #16
 8003e28:	d108      	bne.n	8003e3c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e3a:	e007      	b.n	8003e4c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	60da      	str	r2, [r3, #12]
}
 8003e4c:	bf00      	nop
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	461a      	mov	r2, r3
 8003e66:	4b16      	ldr	r3, [pc, #88]	@ (8003ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d802      	bhi.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003e6c:	4b15      	ldr	r3, [pc, #84]	@ (8003ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	e001      	b.n	8003e76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003e72:	4b15      	ldr	r3, [pc, #84]	@ (8003ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003e74:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	3b08      	subs	r3, #8
 8003e82:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003e84:	fba2 2303 	umull	r2, r3, r2, r3
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e90:	089b      	lsrs	r3, r3, #2
 8003e92:	009a      	lsls	r2, r3, #2
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	4413      	add	r3, r2
 8003e98:	461a      	mov	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8003ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ea2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f003 031f 	and.w	r3, r3, #31
 8003eaa:	2201      	movs	r2, #1
 8003eac:	409a      	lsls	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003eb2:	bf00      	nop
 8003eb4:	371c      	adds	r7, #28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40020407 	.word	0x40020407
 8003ec4:	40020800 	.word	0x40020800
 8003ec8:	40020820 	.word	0x40020820
 8003ecc:	cccccccd 	.word	0xcccccccd
 8003ed0:	40020880 	.word	0x40020880

08003ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	461a      	mov	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a08      	ldr	r2, [pc, #32]	@ (8003f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003ef6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	f003 031f 	and.w	r3, r3, #31
 8003f00:	2201      	movs	r2, #1
 8003f02:	409a      	lsls	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	1000823f 	.word	0x1000823f
 8003f18:	40020940 	.word	0x40020940

08003f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f2a:	e15a      	b.n	80041e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	2101      	movs	r1, #1
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	fa01 f303 	lsl.w	r3, r1, r3
 8003f38:	4013      	ands	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 814c 	beq.w	80041dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0303 	and.w	r3, r3, #3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d005      	beq.n	8003f5c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d130      	bne.n	8003fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	2203      	movs	r2, #3
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	4013      	ands	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	68da      	ldr	r2, [r3, #12]
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f92:	2201      	movs	r2, #1
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	091b      	lsrs	r3, r3, #4
 8003fa8:	f003 0201 	and.w	r2, r3, #1
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b03      	cmp	r3, #3
 8003fc8:	d017      	beq.n	8003ffa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	2203      	movs	r2, #3
 8003fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d123      	bne.n	800404e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	08da      	lsrs	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	3208      	adds	r2, #8
 800400e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	220f      	movs	r2, #15
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	43db      	mvns	r3, r3
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	4013      	ands	r3, r2
 8004028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4313      	orrs	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	08da      	lsrs	r2, r3, #3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3208      	adds	r2, #8
 8004048:	6939      	ldr	r1, [r7, #16]
 800404a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	2203      	movs	r2, #3
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	43db      	mvns	r3, r3
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4013      	ands	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f003 0203 	and.w	r2, r3, #3
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800408a:	2b00      	cmp	r3, #0
 800408c:	f000 80a6 	beq.w	80041dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004090:	4b5b      	ldr	r3, [pc, #364]	@ (8004200 <HAL_GPIO_Init+0x2e4>)
 8004092:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004094:	4a5a      	ldr	r2, [pc, #360]	@ (8004200 <HAL_GPIO_Init+0x2e4>)
 8004096:	f043 0301 	orr.w	r3, r3, #1
 800409a:	6613      	str	r3, [r2, #96]	@ 0x60
 800409c:	4b58      	ldr	r3, [pc, #352]	@ (8004200 <HAL_GPIO_Init+0x2e4>)
 800409e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	60bb      	str	r3, [r7, #8]
 80040a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040a8:	4a56      	ldr	r2, [pc, #344]	@ (8004204 <HAL_GPIO_Init+0x2e8>)
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	089b      	lsrs	r3, r3, #2
 80040ae:	3302      	adds	r3, #2
 80040b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	220f      	movs	r2, #15
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4013      	ands	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80040d2:	d01f      	beq.n	8004114 <HAL_GPIO_Init+0x1f8>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a4c      	ldr	r2, [pc, #304]	@ (8004208 <HAL_GPIO_Init+0x2ec>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d019      	beq.n	8004110 <HAL_GPIO_Init+0x1f4>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a4b      	ldr	r2, [pc, #300]	@ (800420c <HAL_GPIO_Init+0x2f0>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d013      	beq.n	800410c <HAL_GPIO_Init+0x1f0>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004210 <HAL_GPIO_Init+0x2f4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00d      	beq.n	8004108 <HAL_GPIO_Init+0x1ec>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a49      	ldr	r2, [pc, #292]	@ (8004214 <HAL_GPIO_Init+0x2f8>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d007      	beq.n	8004104 <HAL_GPIO_Init+0x1e8>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a48      	ldr	r2, [pc, #288]	@ (8004218 <HAL_GPIO_Init+0x2fc>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d101      	bne.n	8004100 <HAL_GPIO_Init+0x1e4>
 80040fc:	2305      	movs	r3, #5
 80040fe:	e00a      	b.n	8004116 <HAL_GPIO_Init+0x1fa>
 8004100:	2306      	movs	r3, #6
 8004102:	e008      	b.n	8004116 <HAL_GPIO_Init+0x1fa>
 8004104:	2304      	movs	r3, #4
 8004106:	e006      	b.n	8004116 <HAL_GPIO_Init+0x1fa>
 8004108:	2303      	movs	r3, #3
 800410a:	e004      	b.n	8004116 <HAL_GPIO_Init+0x1fa>
 800410c:	2302      	movs	r3, #2
 800410e:	e002      	b.n	8004116 <HAL_GPIO_Init+0x1fa>
 8004110:	2301      	movs	r3, #1
 8004112:	e000      	b.n	8004116 <HAL_GPIO_Init+0x1fa>
 8004114:	2300      	movs	r3, #0
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	f002 0203 	and.w	r2, r2, #3
 800411c:	0092      	lsls	r2, r2, #2
 800411e:	4093      	lsls	r3, r2
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	4313      	orrs	r3, r2
 8004124:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004126:	4937      	ldr	r1, [pc, #220]	@ (8004204 <HAL_GPIO_Init+0x2e8>)
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	089b      	lsrs	r3, r3, #2
 800412c:	3302      	adds	r3, #2
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004134:	4b39      	ldr	r3, [pc, #228]	@ (800421c <HAL_GPIO_Init+0x300>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	43db      	mvns	r3, r3
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	4013      	ands	r3, r2
 8004142:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	4313      	orrs	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004158:	4a30      	ldr	r2, [pc, #192]	@ (800421c <HAL_GPIO_Init+0x300>)
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800415e:	4b2f      	ldr	r3, [pc, #188]	@ (800421c <HAL_GPIO_Init+0x300>)
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	43db      	mvns	r3, r3
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4013      	ands	r3, r2
 800416c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004182:	4a26      	ldr	r2, [pc, #152]	@ (800421c <HAL_GPIO_Init+0x300>)
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004188:	4b24      	ldr	r3, [pc, #144]	@ (800421c <HAL_GPIO_Init+0x300>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	43db      	mvns	r3, r3
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4013      	ands	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041ac:	4a1b      	ldr	r2, [pc, #108]	@ (800421c <HAL_GPIO_Init+0x300>)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041b2:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <HAL_GPIO_Init+0x300>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	43db      	mvns	r3, r3
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	4013      	ands	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80041d6:	4a11      	ldr	r2, [pc, #68]	@ (800421c <HAL_GPIO_Init+0x300>)
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	3301      	adds	r3, #1
 80041e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	fa22 f303 	lsr.w	r3, r2, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f47f ae9d 	bne.w	8003f2c <HAL_GPIO_Init+0x10>
  }
}
 80041f2:	bf00      	nop
 80041f4:	bf00      	nop
 80041f6:	371c      	adds	r7, #28
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	40021000 	.word	0x40021000
 8004204:	40010000 	.word	0x40010000
 8004208:	48000400 	.word	0x48000400
 800420c:	48000800 	.word	0x48000800
 8004210:	48000c00 	.word	0x48000c00
 8004214:	48001000 	.word	0x48001000
 8004218:	48001400 	.word	0x48001400
 800421c:	40010400 	.word	0x40010400

08004220 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	887b      	ldrh	r3, [r7, #2]
 8004232:	4013      	ands	r3, r2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004238:	2301      	movs	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
 800423c:	e001      	b.n	8004242 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800423e:	2300      	movs	r3, #0
 8004240:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004242:	7bfb      	ldrb	r3, [r7, #15]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3714      	adds	r7, #20
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	460b      	mov	r3, r1
 800425a:	807b      	strh	r3, [r7, #2]
 800425c:	4613      	mov	r3, r2
 800425e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004260:	787b      	ldrb	r3, [r7, #1]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004266:	887a      	ldrh	r2, [r7, #2]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800426c:	e002      	b.n	8004274 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800426e:	887a      	ldrh	r2, [r7, #2]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	460b      	mov	r3, r1
 800428a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004292:	887a      	ldrh	r2, [r7, #2]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4013      	ands	r3, r2
 8004298:	041a      	lsls	r2, r3, #16
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	43d9      	mvns	r1, r3
 800429e:	887b      	ldrh	r3, [r7, #2]
 80042a0:	400b      	ands	r3, r1
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	619a      	str	r2, [r3, #24]
}
 80042a8:	bf00      	nop
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042be:	4b08      	ldr	r3, [pc, #32]	@ (80042e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042c0:	695a      	ldr	r2, [r3, #20]
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d006      	beq.n	80042d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042ca:	4a05      	ldr	r2, [pc, #20]	@ (80042e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042d0:	88fb      	ldrh	r3, [r7, #6]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 f806 	bl	80042e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40010400 	.word	0x40010400

080042e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	4603      	mov	r3, r0
 80042ec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80042ee:	bf00      	nop
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d141      	bne.n	800438e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800430a:	4b4b      	ldr	r3, [pc, #300]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004316:	d131      	bne.n	800437c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004318:	4b47      	ldr	r3, [pc, #284]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800431a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800431e:	4a46      	ldr	r2, [pc, #280]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004324:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004328:	4b43      	ldr	r3, [pc, #268]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004330:	4a41      	ldr	r2, [pc, #260]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004332:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004336:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004338:	4b40      	ldr	r3, [pc, #256]	@ (800443c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2232      	movs	r2, #50	@ 0x32
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	4a3f      	ldr	r2, [pc, #252]	@ (8004440 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004344:	fba2 2303 	umull	r2, r3, r2, r3
 8004348:	0c9b      	lsrs	r3, r3, #18
 800434a:	3301      	adds	r3, #1
 800434c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800434e:	e002      	b.n	8004356 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	3b01      	subs	r3, #1
 8004354:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004356:	4b38      	ldr	r3, [pc, #224]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004362:	d102      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f2      	bne.n	8004350 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800436a:	4b33      	ldr	r3, [pc, #204]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004376:	d158      	bne.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e057      	b.n	800442c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800437c:	4b2e      	ldr	r3, [pc, #184]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004382:	4a2d      	ldr	r2, [pc, #180]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004388:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800438c:	e04d      	b.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004394:	d141      	bne.n	800441a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004396:	4b28      	ldr	r3, [pc, #160]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800439e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a2:	d131      	bne.n	8004408 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043a4:	4b24      	ldr	r3, [pc, #144]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043aa:	4a23      	ldr	r2, [pc, #140]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043b4:	4b20      	ldr	r3, [pc, #128]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043bc:	4a1e      	ldr	r2, [pc, #120]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043c4:	4b1d      	ldr	r3, [pc, #116]	@ (800443c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2232      	movs	r2, #50	@ 0x32
 80043ca:	fb02 f303 	mul.w	r3, r2, r3
 80043ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004440 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043d0:	fba2 2303 	umull	r2, r3, r2, r3
 80043d4:	0c9b      	lsrs	r3, r3, #18
 80043d6:	3301      	adds	r3, #1
 80043d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043da:	e002      	b.n	80043e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	3b01      	subs	r3, #1
 80043e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043e2:	4b15      	ldr	r3, [pc, #84]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ee:	d102      	bne.n	80043f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1f2      	bne.n	80043dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043f6:	4b10      	ldr	r3, [pc, #64]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004402:	d112      	bne.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e011      	b.n	800442c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004408:	4b0b      	ldr	r3, [pc, #44]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800440a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800440e:	4a0a      	ldr	r2, [pc, #40]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004414:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004418:	e007      	b.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800441a:	4b07      	ldr	r3, [pc, #28]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004422:	4a05      	ldr	r2, [pc, #20]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004424:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004428:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	40007000 	.word	0x40007000
 800443c:	20000214 	.word	0x20000214
 8004440:	431bde83 	.word	0x431bde83

08004444 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004448:	4b05      	ldr	r3, [pc, #20]	@ (8004460 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	4a04      	ldr	r2, [pc, #16]	@ (8004460 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800444e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004452:	6093      	str	r3, [r2, #8]
}
 8004454:	bf00      	nop
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40007000 	.word	0x40007000

08004464 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b088      	sub	sp, #32
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e2fe      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d075      	beq.n	800456e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004482:	4b97      	ldr	r3, [pc, #604]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
 800448a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800448c:	4b94      	ldr	r3, [pc, #592]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	2b0c      	cmp	r3, #12
 800449a:	d102      	bne.n	80044a2 <HAL_RCC_OscConfig+0x3e>
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	2b03      	cmp	r3, #3
 80044a0:	d002      	beq.n	80044a8 <HAL_RCC_OscConfig+0x44>
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d10b      	bne.n	80044c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a8:	4b8d      	ldr	r3, [pc, #564]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d05b      	beq.n	800456c <HAL_RCC_OscConfig+0x108>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d157      	bne.n	800456c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e2d9      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c8:	d106      	bne.n	80044d8 <HAL_RCC_OscConfig+0x74>
 80044ca:	4b85      	ldr	r3, [pc, #532]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a84      	ldr	r2, [pc, #528]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	e01d      	b.n	8004514 <HAL_RCC_OscConfig+0xb0>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044e0:	d10c      	bne.n	80044fc <HAL_RCC_OscConfig+0x98>
 80044e2:	4b7f      	ldr	r3, [pc, #508]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a7e      	ldr	r2, [pc, #504]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	4b7c      	ldr	r3, [pc, #496]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a7b      	ldr	r2, [pc, #492]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	e00b      	b.n	8004514 <HAL_RCC_OscConfig+0xb0>
 80044fc:	4b78      	ldr	r3, [pc, #480]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a77      	ldr	r2, [pc, #476]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004506:	6013      	str	r3, [r2, #0]
 8004508:	4b75      	ldr	r3, [pc, #468]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a74      	ldr	r2, [pc, #464]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800450e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d013      	beq.n	8004544 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451c:	f7ff f88e 	bl	800363c <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004524:	f7ff f88a 	bl	800363c <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b64      	cmp	r3, #100	@ 0x64
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e29e      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004536:	4b6a      	ldr	r3, [pc, #424]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0xc0>
 8004542:	e014      	b.n	800456e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004544:	f7ff f87a 	bl	800363c <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800454c:	f7ff f876 	bl	800363c <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b64      	cmp	r3, #100	@ 0x64
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e28a      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800455e:	4b60      	ldr	r3, [pc, #384]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1f0      	bne.n	800454c <HAL_RCC_OscConfig+0xe8>
 800456a:	e000      	b.n	800456e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800456c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d075      	beq.n	8004666 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800457a:	4b59      	ldr	r3, [pc, #356]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004584:	4b56      	ldr	r3, [pc, #344]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	2b0c      	cmp	r3, #12
 8004592:	d102      	bne.n	800459a <HAL_RCC_OscConfig+0x136>
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d002      	beq.n	80045a0 <HAL_RCC_OscConfig+0x13c>
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	2b04      	cmp	r3, #4
 800459e:	d11f      	bne.n	80045e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045a0:	4b4f      	ldr	r3, [pc, #316]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_RCC_OscConfig+0x154>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e25d      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b8:	4b49      	ldr	r3, [pc, #292]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	061b      	lsls	r3, r3, #24
 80045c6:	4946      	ldr	r1, [pc, #280]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80045cc:	4b45      	ldr	r3, [pc, #276]	@ (80046e4 <HAL_RCC_OscConfig+0x280>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fe ffe7 	bl	80035a4 <HAL_InitTick>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d043      	beq.n	8004664 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e249      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d023      	beq.n	8004630 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e8:	4b3d      	ldr	r3, [pc, #244]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a3c      	ldr	r2, [pc, #240]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7ff f822 	bl	800363c <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045fc:	f7ff f81e 	bl	800363c <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e232      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800460e:	4b34      	ldr	r3, [pc, #208]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0f0      	beq.n	80045fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461a:	4b31      	ldr	r3, [pc, #196]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	061b      	lsls	r3, r3, #24
 8004628:	492d      	ldr	r1, [pc, #180]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	604b      	str	r3, [r1, #4]
 800462e:	e01a      	b.n	8004666 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004630:	4b2b      	ldr	r3, [pc, #172]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a2a      	ldr	r2, [pc, #168]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004636:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800463a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463c:	f7fe fffe 	bl	800363c <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004644:	f7fe fffa 	bl	800363c <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e20e      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004656:	4b22      	ldr	r3, [pc, #136]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f0      	bne.n	8004644 <HAL_RCC_OscConfig+0x1e0>
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004664:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d041      	beq.n	80046f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d01c      	beq.n	80046b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800467a:	4b19      	ldr	r3, [pc, #100]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800467c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004680:	4a17      	ldr	r2, [pc, #92]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004682:	f043 0301 	orr.w	r3, r3, #1
 8004686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468a:	f7fe ffd7 	bl	800363c <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004692:	f7fe ffd3 	bl	800363c <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e1e7      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046a4:	4b0e      	ldr	r3, [pc, #56]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80046a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0ef      	beq.n	8004692 <HAL_RCC_OscConfig+0x22e>
 80046b2:	e020      	b.n	80046f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b4:	4b0a      	ldr	r3, [pc, #40]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80046b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ba:	4a09      	ldr	r2, [pc, #36]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80046bc:	f023 0301 	bic.w	r3, r3, #1
 80046c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c4:	f7fe ffba 	bl	800363c <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046ca:	e00d      	b.n	80046e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046cc:	f7fe ffb6 	bl	800363c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d906      	bls.n	80046e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e1ca      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	20000218 	.word	0x20000218
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046e8:	4b8c      	ldr	r3, [pc, #560]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80046ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1ea      	bne.n	80046cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0304 	and.w	r3, r3, #4
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 80a6 	beq.w	8004850 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004704:	2300      	movs	r3, #0
 8004706:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004708:	4b84      	ldr	r3, [pc, #528]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800470a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800470c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d101      	bne.n	8004718 <HAL_RCC_OscConfig+0x2b4>
 8004714:	2301      	movs	r3, #1
 8004716:	e000      	b.n	800471a <HAL_RCC_OscConfig+0x2b6>
 8004718:	2300      	movs	r3, #0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00d      	beq.n	800473a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	4b7f      	ldr	r3, [pc, #508]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004722:	4a7e      	ldr	r2, [pc, #504]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004728:	6593      	str	r3, [r2, #88]	@ 0x58
 800472a:	4b7c      	ldr	r3, [pc, #496]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800472c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800472e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004736:	2301      	movs	r3, #1
 8004738:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800473a:	4b79      	ldr	r3, [pc, #484]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d118      	bne.n	8004778 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004746:	4b76      	ldr	r3, [pc, #472]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a75      	ldr	r2, [pc, #468]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 800474c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004752:	f7fe ff73 	bl	800363c <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475a:	f7fe ff6f 	bl	800363c <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e183      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800476c:	4b6c      	ldr	r3, [pc, #432]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0f0      	beq.n	800475a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d108      	bne.n	8004792 <HAL_RCC_OscConfig+0x32e>
 8004780:	4b66      	ldr	r3, [pc, #408]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004786:	4a65      	ldr	r2, [pc, #404]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004788:	f043 0301 	orr.w	r3, r3, #1
 800478c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004790:	e024      	b.n	80047dc <HAL_RCC_OscConfig+0x378>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b05      	cmp	r3, #5
 8004798:	d110      	bne.n	80047bc <HAL_RCC_OscConfig+0x358>
 800479a:	4b60      	ldr	r3, [pc, #384]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800479c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047a0:	4a5e      	ldr	r2, [pc, #376]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047a2:	f043 0304 	orr.w	r3, r3, #4
 80047a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047aa:	4b5c      	ldr	r3, [pc, #368]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b0:	4a5a      	ldr	r2, [pc, #360]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047b2:	f043 0301 	orr.w	r3, r3, #1
 80047b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047ba:	e00f      	b.n	80047dc <HAL_RCC_OscConfig+0x378>
 80047bc:	4b57      	ldr	r3, [pc, #348]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c2:	4a56      	ldr	r2, [pc, #344]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047c4:	f023 0301 	bic.w	r3, r3, #1
 80047c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047cc:	4b53      	ldr	r3, [pc, #332]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d2:	4a52      	ldr	r2, [pc, #328]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047d4:	f023 0304 	bic.w	r3, r3, #4
 80047d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d016      	beq.n	8004812 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e4:	f7fe ff2a 	bl	800363c <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ec:	f7fe ff26 	bl	800363c <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e138      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004802:	4b46      	ldr	r3, [pc, #280]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0ed      	beq.n	80047ec <HAL_RCC_OscConfig+0x388>
 8004810:	e015      	b.n	800483e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004812:	f7fe ff13 	bl	800363c <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004818:	e00a      	b.n	8004830 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481a:	f7fe ff0f 	bl	800363c <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004828:	4293      	cmp	r3, r2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e121      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004830:	4b3a      	ldr	r3, [pc, #232]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1ed      	bne.n	800481a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800483e:	7ffb      	ldrb	r3, [r7, #31]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d105      	bne.n	8004850 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004844:	4b35      	ldr	r3, [pc, #212]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004848:	4a34      	ldr	r2, [pc, #208]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800484a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800484e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0320 	and.w	r3, r3, #32
 8004858:	2b00      	cmp	r3, #0
 800485a:	d03c      	beq.n	80048d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01c      	beq.n	800489e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004864:	4b2d      	ldr	r3, [pc, #180]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800486a:	4a2c      	ldr	r2, [pc, #176]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800486c:	f043 0301 	orr.w	r3, r3, #1
 8004870:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004874:	f7fe fee2 	bl	800363c <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800487c:	f7fe fede 	bl	800363c <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e0f2      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800488e:	4b23      	ldr	r3, [pc, #140]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004890:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0ef      	beq.n	800487c <HAL_RCC_OscConfig+0x418>
 800489c:	e01b      	b.n	80048d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800489e:	4b1f      	ldr	r3, [pc, #124]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048a4:	4a1d      	ldr	r2, [pc, #116]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048a6:	f023 0301 	bic.w	r3, r3, #1
 80048aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ae:	f7fe fec5 	bl	800363c <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048b6:	f7fe fec1 	bl	800363c <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e0d5      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048c8:	4b14      	ldr	r3, [pc, #80]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1ef      	bne.n	80048b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f000 80c9 	beq.w	8004a72 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048e0:	4b0e      	ldr	r3, [pc, #56]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	f000 8083 	beq.w	80049f4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d15e      	bne.n	80049b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f6:	4b09      	ldr	r3, [pc, #36]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a08      	ldr	r2, [pc, #32]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004902:	f7fe fe9b 	bl	800363c <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004908:	e00c      	b.n	8004924 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490a:	f7fe fe97 	bl	800363c <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d905      	bls.n	8004924 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e0ab      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
 800491c:	40021000 	.word	0x40021000
 8004920:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004924:	4b55      	ldr	r3, [pc, #340]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1ec      	bne.n	800490a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004930:	4b52      	ldr	r3, [pc, #328]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004932:	68da      	ldr	r2, [r3, #12]
 8004934:	4b52      	ldr	r3, [pc, #328]	@ (8004a80 <HAL_RCC_OscConfig+0x61c>)
 8004936:	4013      	ands	r3, r2
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6a11      	ldr	r1, [r2, #32]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004940:	3a01      	subs	r2, #1
 8004942:	0112      	lsls	r2, r2, #4
 8004944:	4311      	orrs	r1, r2
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800494a:	0212      	lsls	r2, r2, #8
 800494c:	4311      	orrs	r1, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004952:	0852      	lsrs	r2, r2, #1
 8004954:	3a01      	subs	r2, #1
 8004956:	0552      	lsls	r2, r2, #21
 8004958:	4311      	orrs	r1, r2
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800495e:	0852      	lsrs	r2, r2, #1
 8004960:	3a01      	subs	r2, #1
 8004962:	0652      	lsls	r2, r2, #25
 8004964:	4311      	orrs	r1, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800496a:	06d2      	lsls	r2, r2, #27
 800496c:	430a      	orrs	r2, r1
 800496e:	4943      	ldr	r1, [pc, #268]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004970:	4313      	orrs	r3, r2
 8004972:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004974:	4b41      	ldr	r3, [pc, #260]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a40      	ldr	r2, [pc, #256]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 800497a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800497e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004980:	4b3e      	ldr	r3, [pc, #248]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	4a3d      	ldr	r2, [pc, #244]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800498a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800498c:	f7fe fe56 	bl	800363c <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004994:	f7fe fe52 	bl	800363c <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e066      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049a6:	4b35      	ldr	r3, [pc, #212]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0x530>
 80049b2:	e05e      	b.n	8004a72 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b4:	4b31      	ldr	r3, [pc, #196]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a30      	ldr	r2, [pc, #192]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fe fe3c 	bl	800363c <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fe fe38 	bl	800363c <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e04c      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049da:	4b28      	ldr	r3, [pc, #160]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80049e6:	4b25      	ldr	r3, [pc, #148]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	4924      	ldr	r1, [pc, #144]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049ec:	4b25      	ldr	r3, [pc, #148]	@ (8004a84 <HAL_RCC_OscConfig+0x620>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	60cb      	str	r3, [r1, #12]
 80049f2:	e03e      	b.n	8004a72 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e039      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004a00:	4b1e      	ldr	r3, [pc, #120]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f003 0203 	and.w	r2, r3, #3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d12c      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d123      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a30:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d11b      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a40:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d113      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a50:	085b      	lsrs	r3, r3, #1
 8004a52:	3b01      	subs	r3, #1
 8004a54:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d109      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a64:	085b      	lsrs	r3, r3, #1
 8004a66:	3b01      	subs	r3, #1
 8004a68:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d001      	beq.n	8004a72 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e000      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3720      	adds	r7, #32
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	019f800c 	.word	0x019f800c
 8004a84:	feeefffc 	.word	0xfeeefffc

08004a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e11e      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b91      	ldr	r3, [pc, #580]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 030f 	and.w	r3, r3, #15
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d910      	bls.n	8004ad0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b8e      	ldr	r3, [pc, #568]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f023 020f 	bic.w	r2, r3, #15
 8004ab6:	498c      	ldr	r1, [pc, #560]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004abe:	4b8a      	ldr	r3, [pc, #552]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d001      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e106      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d073      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	2b03      	cmp	r3, #3
 8004ae2:	d129      	bne.n	8004b38 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ae4:	4b81      	ldr	r3, [pc, #516]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e0f4      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004af4:	f000 f99e 	bl	8004e34 <RCC_GetSysClockFreqFromPLLSource>
 8004af8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4a7c      	ldr	r2, [pc, #496]	@ (8004cf0 <HAL_RCC_ClockConfig+0x268>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d93f      	bls.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b02:	4b7a      	ldr	r3, [pc, #488]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d009      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d033      	beq.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d12f      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b22:	4b72      	ldr	r3, [pc, #456]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b2a:	4a70      	ldr	r2, [pc, #448]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b30:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004b32:	2380      	movs	r3, #128	@ 0x80
 8004b34:	617b      	str	r3, [r7, #20]
 8004b36:	e024      	b.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d107      	bne.n	8004b50 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b40:	4b6a      	ldr	r3, [pc, #424]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d109      	bne.n	8004b60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e0c6      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b50:	4b66      	ldr	r3, [pc, #408]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0be      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004b60:	f000 f8ce 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	4a61      	ldr	r2, [pc, #388]	@ (8004cf0 <HAL_RCC_ClockConfig+0x268>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d909      	bls.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b76:	4a5d      	ldr	r2, [pc, #372]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b7c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b7e:	2380      	movs	r3, #128	@ 0x80
 8004b80:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b82:	4b5a      	ldr	r3, [pc, #360]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f023 0203 	bic.w	r2, r3, #3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4957      	ldr	r1, [pc, #348]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b94:	f7fe fd52 	bl	800363c <HAL_GetTick>
 8004b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9c:	f7fe fd4e 	bl	800363c <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e095      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	4b4e      	ldr	r3, [pc, #312]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 020c 	and.w	r2, r3, #12
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d1eb      	bne.n	8004b9c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d023      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bdc:	4b43      	ldr	r3, [pc, #268]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	4a42      	ldr	r2, [pc, #264]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004be2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004be6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d007      	beq.n	8004c04 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004bf4:	4b3d      	ldr	r3, [pc, #244]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bfe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c04:	4b39      	ldr	r3, [pc, #228]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4936      	ldr	r1, [pc, #216]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	608b      	str	r3, [r1, #8]
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	2b80      	cmp	r3, #128	@ 0x80
 8004c1c:	d105      	bne.n	8004c2a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004c1e:	4b33      	ldr	r3, [pc, #204]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	4a32      	ldr	r2, [pc, #200]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c28:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 030f 	and.w	r3, r3, #15
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d21d      	bcs.n	8004c74 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f023 020f 	bic.w	r2, r3, #15
 8004c40:	4929      	ldr	r1, [pc, #164]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c48:	f7fe fcf8 	bl	800363c <HAL_GetTick>
 8004c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	e00a      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c50:	f7fe fcf4 	bl	800363c <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e03b      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c66:	4b20      	ldr	r3, [pc, #128]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d1ed      	bne.n	8004c50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c80:	4b1a      	ldr	r3, [pc, #104]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	4917      	ldr	r1, [pc, #92]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d009      	beq.n	8004cb2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c9e:	4b13      	ldr	r3, [pc, #76]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	490f      	ldr	r1, [pc, #60]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cb2:	f000 f825 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	091b      	lsrs	r3, r3, #4
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	490c      	ldr	r1, [pc, #48]	@ (8004cf4 <HAL_RCC_ClockConfig+0x26c>)
 8004cc4:	5ccb      	ldrb	r3, [r1, r3]
 8004cc6:	f003 031f 	and.w	r3, r3, #31
 8004cca:	fa22 f303 	lsr.w	r3, r2, r3
 8004cce:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf8 <HAL_RCC_ClockConfig+0x270>)
 8004cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004cfc <HAL_RCC_ClockConfig+0x274>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7fe fc64 	bl	80035a4 <HAL_InitTick>
 8004cdc:	4603      	mov	r3, r0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	40022000 	.word	0x40022000
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	04c4b400 	.word	0x04c4b400
 8004cf4:	080093a0 	.word	0x080093a0
 8004cf8:	20000214 	.word	0x20000214
 8004cfc:	20000218 	.word	0x20000218

08004d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d06:	4b2c      	ldr	r3, [pc, #176]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f003 030c 	and.w	r3, r3, #12
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d102      	bne.n	8004d18 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d12:	4b2a      	ldr	r3, [pc, #168]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d14:	613b      	str	r3, [r7, #16]
 8004d16:	e047      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d18:	4b27      	ldr	r3, [pc, #156]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f003 030c 	and.w	r3, r3, #12
 8004d20:	2b08      	cmp	r3, #8
 8004d22:	d102      	bne.n	8004d2a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d24:	4b26      	ldr	r3, [pc, #152]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d26:	613b      	str	r3, [r7, #16]
 8004d28:	e03e      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004d2a:	4b23      	ldr	r3, [pc, #140]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f003 030c 	and.w	r3, r3, #12
 8004d32:	2b0c      	cmp	r3, #12
 8004d34:	d136      	bne.n	8004da4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d36:	4b20      	ldr	r3, [pc, #128]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d40:	4b1d      	ldr	r3, [pc, #116]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	091b      	lsrs	r3, r3, #4
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d10c      	bne.n	8004d6e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d54:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5c:	4a16      	ldr	r2, [pc, #88]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d5e:	68d2      	ldr	r2, [r2, #12]
 8004d60:	0a12      	lsrs	r2, r2, #8
 8004d62:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	617b      	str	r3, [r7, #20]
      break;
 8004d6c:	e00c      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d6e:	4a13      	ldr	r2, [pc, #76]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d76:	4a10      	ldr	r2, [pc, #64]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d78:	68d2      	ldr	r2, [r2, #12]
 8004d7a:	0a12      	lsrs	r2, r2, #8
 8004d7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d80:	fb02 f303 	mul.w	r3, r2, r3
 8004d84:	617b      	str	r3, [r7, #20]
      break;
 8004d86:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d88:	4b0b      	ldr	r3, [pc, #44]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	0e5b      	lsrs	r3, r3, #25
 8004d8e:	f003 0303 	and.w	r3, r3, #3
 8004d92:	3301      	adds	r3, #1
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	e001      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004da8:	693b      	ldr	r3, [r7, #16]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	00f42400 	.word	0x00f42400
 8004dc0:	016e3600 	.word	0x016e3600

08004dc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dc8:	4b03      	ldr	r3, [pc, #12]	@ (8004dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dca:	681b      	ldr	r3, [r3, #0]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	20000214 	.word	0x20000214

08004ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004de0:	f7ff fff0 	bl	8004dc4 <HAL_RCC_GetHCLKFreq>
 8004de4:	4602      	mov	r2, r0
 8004de6:	4b06      	ldr	r3, [pc, #24]	@ (8004e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	0a1b      	lsrs	r3, r3, #8
 8004dec:	f003 0307 	and.w	r3, r3, #7
 8004df0:	4904      	ldr	r1, [pc, #16]	@ (8004e04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004df2:	5ccb      	ldrb	r3, [r1, r3]
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40021000 	.word	0x40021000
 8004e04:	080093b0 	.word	0x080093b0

08004e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e0c:	f7ff ffda 	bl	8004dc4 <HAL_RCC_GetHCLKFreq>
 8004e10:	4602      	mov	r2, r0
 8004e12:	4b06      	ldr	r3, [pc, #24]	@ (8004e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	0adb      	lsrs	r3, r3, #11
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	4904      	ldr	r1, [pc, #16]	@ (8004e30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e1e:	5ccb      	ldrb	r3, [r1, r3]
 8004e20:	f003 031f 	and.w	r3, r3, #31
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	080093b0 	.word	0x080093b0

08004e34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	f003 0303 	and.w	r3, r3, #3
 8004e42:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e44:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	091b      	lsrs	r3, r3, #4
 8004e4a:	f003 030f 	and.w	r3, r3, #15
 8004e4e:	3301      	adds	r3, #1
 8004e50:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d10c      	bne.n	8004e72 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e58:	4a17      	ldr	r2, [pc, #92]	@ (8004eb8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e60:	4a14      	ldr	r2, [pc, #80]	@ (8004eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e62:	68d2      	ldr	r2, [r2, #12]
 8004e64:	0a12      	lsrs	r2, r2, #8
 8004e66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e6a:	fb02 f303 	mul.w	r3, r2, r3
 8004e6e:	617b      	str	r3, [r7, #20]
    break;
 8004e70:	e00c      	b.n	8004e8c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e72:	4a12      	ldr	r2, [pc, #72]	@ (8004ebc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8004eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e7c:	68d2      	ldr	r2, [r2, #12]
 8004e7e:	0a12      	lsrs	r2, r2, #8
 8004e80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e84:	fb02 f303 	mul.w	r3, r2, r3
 8004e88:	617b      	str	r3, [r7, #20]
    break;
 8004e8a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e8c:	4b09      	ldr	r3, [pc, #36]	@ (8004eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	0e5b      	lsrs	r3, r3, #25
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	3301      	adds	r3, #1
 8004e98:	005b      	lsls	r3, r3, #1
 8004e9a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004ea6:	687b      	ldr	r3, [r7, #4]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	371c      	adds	r7, #28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	016e3600 	.word	0x016e3600
 8004ebc:	00f42400 	.word	0x00f42400

08004ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ec8:	2300      	movs	r3, #0
 8004eca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ecc:	2300      	movs	r3, #0
 8004ece:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f000 8098 	beq.w	800500e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ee2:	4b43      	ldr	r3, [pc, #268]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10d      	bne.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004eee:	4b40      	ldr	r3, [pc, #256]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef2:	4a3f      	ldr	r2, [pc, #252]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ef8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004efa:	4b3d      	ldr	r3, [pc, #244]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f02:	60bb      	str	r3, [r7, #8]
 8004f04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f06:	2301      	movs	r3, #1
 8004f08:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a39      	ldr	r2, [pc, #228]	@ (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f16:	f7fe fb91 	bl	800363c <HAL_GetTick>
 8004f1a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f1c:	e009      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f1e:	f7fe fb8d 	bl	800363c <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d902      	bls.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	74fb      	strb	r3, [r7, #19]
        break;
 8004f30:	e005      	b.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f32:	4b30      	ldr	r3, [pc, #192]	@ (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0ef      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004f3e:	7cfb      	ldrb	r3, [r7, #19]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d159      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f44:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f4e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d01e      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d019      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f60:	4b23      	ldr	r3, [pc, #140]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f6c:	4b20      	ldr	r3, [pc, #128]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f72:	4a1f      	ldr	r2, [pc, #124]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f82:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f8c:	4a18      	ldr	r2, [pc, #96]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f003 0301 	and.w	r3, r3, #1
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d016      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9e:	f7fe fb4d 	bl	800363c <HAL_GetTick>
 8004fa2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fa4:	e00b      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fa6:	f7fe fb49 	bl	800363c <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d902      	bls.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	74fb      	strb	r3, [r7, #19]
            break;
 8004fbc:	e006      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d0ec      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004fcc:	7cfb      	ldrb	r3, [r7, #19]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10b      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fd2:	4b07      	ldr	r3, [pc, #28]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fe0:	4903      	ldr	r1, [pc, #12]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004fe8:	e008      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fea:	7cfb      	ldrb	r3, [r7, #19]
 8004fec:	74bb      	strb	r3, [r7, #18]
 8004fee:	e005      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff8:	7cfb      	ldrb	r3, [r7, #19]
 8004ffa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ffc:	7c7b      	ldrb	r3, [r7, #17]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d105      	bne.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005002:	4ba7      	ldr	r3, [pc, #668]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005006:	4aa6      	ldr	r2, [pc, #664]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005008:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800500c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00a      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800501a:	4ba1      	ldr	r3, [pc, #644]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005020:	f023 0203 	bic.w	r2, r3, #3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	499d      	ldr	r1, [pc, #628]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800502a:	4313      	orrs	r3, r2
 800502c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800503c:	4b98      	ldr	r3, [pc, #608]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005042:	f023 020c 	bic.w	r2, r3, #12
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	4995      	ldr	r1, [pc, #596]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0304 	and.w	r3, r3, #4
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800505e:	4b90      	ldr	r3, [pc, #576]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005064:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	498c      	ldr	r1, [pc, #560]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800506e:	4313      	orrs	r3, r2
 8005070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0308 	and.w	r3, r3, #8
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00a      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005080:	4b87      	ldr	r3, [pc, #540]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005086:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	4984      	ldr	r1, [pc, #528]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0310 	and.w	r3, r3, #16
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050a2:	4b7f      	ldr	r3, [pc, #508]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	497b      	ldr	r1, [pc, #492]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0320 	and.w	r3, r3, #32
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00a      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050c4:	4b76      	ldr	r3, [pc, #472]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	4973      	ldr	r1, [pc, #460]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00a      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050e6:	4b6e      	ldr	r3, [pc, #440]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	69db      	ldr	r3, [r3, #28]
 80050f4:	496a      	ldr	r1, [pc, #424]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00a      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005108:	4b65      	ldr	r3, [pc, #404]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800510a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	4962      	ldr	r1, [pc, #392]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005118:	4313      	orrs	r3, r2
 800511a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800512a:	4b5d      	ldr	r3, [pc, #372]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800512c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005130:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	4959      	ldr	r1, [pc, #356]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800513a:	4313      	orrs	r3, r2
 800513c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800514c:	4b54      	ldr	r3, [pc, #336]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800514e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005152:	f023 0203 	bic.w	r2, r3, #3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515a:	4951      	ldr	r1, [pc, #324]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800515c:	4313      	orrs	r3, r2
 800515e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800516e:	4b4c      	ldr	r3, [pc, #304]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005174:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	4948      	ldr	r1, [pc, #288]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517e:	4313      	orrs	r3, r2
 8005180:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800518c:	2b00      	cmp	r3, #0
 800518e:	d015      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005190:	4b43      	ldr	r3, [pc, #268]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005196:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800519e:	4940      	ldr	r1, [pc, #256]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ae:	d105      	bne.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051b0:	4b3b      	ldr	r3, [pc, #236]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	4a3a      	ldr	r2, [pc, #232]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051ba:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d015      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80051c8:	4b35      	ldr	r3, [pc, #212]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051d6:	4932      	ldr	r1, [pc, #200]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051e6:	d105      	bne.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051e8:	4b2d      	ldr	r3, [pc, #180]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	4a2c      	ldr	r2, [pc, #176]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051f2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d015      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005200:	4b27      	ldr	r3, [pc, #156]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005206:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520e:	4924      	ldr	r1, [pc, #144]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800521e:	d105      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005220:	4b1f      	ldr	r3, [pc, #124]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4a1e      	ldr	r2, [pc, #120]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800522a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d015      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005238:	4b19      	ldr	r3, [pc, #100]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005246:	4916      	ldr	r1, [pc, #88]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005252:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005256:	d105      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005258:	4b11      	ldr	r3, [pc, #68]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	4a10      	ldr	r2, [pc, #64]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005262:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d019      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005270:	4b0b      	ldr	r3, [pc, #44]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005276:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527e:	4908      	ldr	r1, [pc, #32]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005280:	4313      	orrs	r3, r2
 8005282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800528e:	d109      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005290:	4b03      	ldr	r3, [pc, #12]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4a02      	ldr	r2, [pc, #8]	@ (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800529a:	60d3      	str	r3, [r2, #12]
 800529c:	e002      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800529e:	bf00      	nop
 80052a0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d015      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80052b0:	4b29      	ldr	r3, [pc, #164]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052be:	4926      	ldr	r1, [pc, #152]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052ce:	d105      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80052d0:	4b21      	ldr	r3, [pc, #132]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	4a20      	ldr	r2, [pc, #128]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052da:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d015      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80052e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ee:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f6:	4918      	ldr	r1, [pc, #96]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005306:	d105      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005308:	4b13      	ldr	r3, [pc, #76]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	4a12      	ldr	r2, [pc, #72]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800530e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005312:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d015      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005320:	4b0d      	ldr	r3, [pc, #52]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800532e:	490a      	ldr	r1, [pc, #40]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800533a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800533e:	d105      	bne.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005340:	4b05      	ldr	r3, [pc, #20]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	4a04      	ldr	r2, [pc, #16]	@ (8005358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800534a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800534c:	7cbb      	ldrb	r3, [r7, #18]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3718      	adds	r7, #24
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	40021000 	.word	0x40021000

0800535c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e054      	b.n	8005418 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d111      	bne.n	800539e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f001 fee2 	bl	800714c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800538c:	2b00      	cmp	r3, #0
 800538e:	d102      	bne.n	8005396 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a23      	ldr	r2, [pc, #140]	@ (8005420 <HAL_TIM_Base_Init+0xc4>)
 8005394:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2202      	movs	r2, #2
 80053a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	3304      	adds	r3, #4
 80053ae:	4619      	mov	r1, r3
 80053b0:	4610      	mov	r0, r2
 80053b2:	f001 fa2b 	bl	800680c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	080030c1 	.word	0x080030c1

08005424 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b01      	cmp	r3, #1
 8005436:	d001      	beq.n	800543c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e04c      	b.n	80054d6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2202      	movs	r2, #2
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a26      	ldr	r2, [pc, #152]	@ (80054e4 <HAL_TIM_Base_Start+0xc0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d022      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005456:	d01d      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a22      	ldr	r2, [pc, #136]	@ (80054e8 <HAL_TIM_Base_Start+0xc4>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d018      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a21      	ldr	r2, [pc, #132]	@ (80054ec <HAL_TIM_Base_Start+0xc8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d013      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a1f      	ldr	r2, [pc, #124]	@ (80054f0 <HAL_TIM_Base_Start+0xcc>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00e      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a1e      	ldr	r2, [pc, #120]	@ (80054f4 <HAL_TIM_Base_Start+0xd0>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d009      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a1c      	ldr	r2, [pc, #112]	@ (80054f8 <HAL_TIM_Base_Start+0xd4>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d004      	beq.n	8005494 <HAL_TIM_Base_Start+0x70>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a1b      	ldr	r2, [pc, #108]	@ (80054fc <HAL_TIM_Base_Start+0xd8>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d115      	bne.n	80054c0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689a      	ldr	r2, [r3, #8]
 800549a:	4b19      	ldr	r3, [pc, #100]	@ (8005500 <HAL_TIM_Base_Start+0xdc>)
 800549c:	4013      	ands	r3, r2
 800549e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b06      	cmp	r3, #6
 80054a4:	d015      	beq.n	80054d2 <HAL_TIM_Base_Start+0xae>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ac:	d011      	beq.n	80054d2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f042 0201 	orr.w	r2, r2, #1
 80054bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054be:	e008      	b.n	80054d2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	e000      	b.n	80054d4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	40012c00 	.word	0x40012c00
 80054e8:	40000400 	.word	0x40000400
 80054ec:	40000800 	.word	0x40000800
 80054f0:	40000c00 	.word	0x40000c00
 80054f4:	40013400 	.word	0x40013400
 80054f8:	40014000 	.word	0x40014000
 80054fc:	40015000 	.word	0x40015000
 8005500:	00010007 	.word	0x00010007

08005504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b01      	cmp	r3, #1
 8005516:	d001      	beq.n	800551c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e054      	b.n	80055c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0201 	orr.w	r2, r2, #1
 8005532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a26      	ldr	r2, [pc, #152]	@ (80055d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d022      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005546:	d01d      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a22      	ldr	r2, [pc, #136]	@ (80055d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d018      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a21      	ldr	r2, [pc, #132]	@ (80055dc <HAL_TIM_Base_Start_IT+0xd8>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d013      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a1f      	ldr	r2, [pc, #124]	@ (80055e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00e      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a1e      	ldr	r2, [pc, #120]	@ (80055e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d009      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1c      	ldr	r2, [pc, #112]	@ (80055e8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d004      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x80>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1b      	ldr	r2, [pc, #108]	@ (80055ec <HAL_TIM_Base_Start_IT+0xe8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d115      	bne.n	80055b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689a      	ldr	r2, [r3, #8]
 800558a:	4b19      	ldr	r3, [pc, #100]	@ (80055f0 <HAL_TIM_Base_Start_IT+0xec>)
 800558c:	4013      	ands	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b06      	cmp	r3, #6
 8005594:	d015      	beq.n	80055c2 <HAL_TIM_Base_Start_IT+0xbe>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800559c:	d011      	beq.n	80055c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f042 0201 	orr.w	r2, r2, #1
 80055ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ae:	e008      	b.n	80055c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f042 0201 	orr.w	r2, r2, #1
 80055be:	601a      	str	r2, [r3, #0]
 80055c0:	e000      	b.n	80055c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	40012c00 	.word	0x40012c00
 80055d8:	40000400 	.word	0x40000400
 80055dc:	40000800 	.word	0x40000800
 80055e0:	40000c00 	.word	0x40000c00
 80055e4:	40013400 	.word	0x40013400
 80055e8:	40014000 	.word	0x40014000
 80055ec:	40015000 	.word	0x40015000
 80055f0:	00010007 	.word	0x00010007

080055f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e054      	b.n	80056b0 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d111      	bne.n	8005636 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f001 fd96 	bl	800714c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005624:	2b00      	cmp	r3, #0
 8005626:	d102      	bne.n	800562e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a23      	ldr	r2, [pc, #140]	@ (80056b8 <HAL_TIM_PWM_Init+0xc4>)
 800562c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2202      	movs	r2, #2
 800563a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	3304      	adds	r3, #4
 8005646:	4619      	mov	r1, r3
 8005648:	4610      	mov	r0, r2
 800564a:	f001 f8df 	bl	800680c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2201      	movs	r2, #1
 80056a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3708      	adds	r7, #8
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	08003075 	.word	0x08003075

080056bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d109      	bne.n	80056e0 <HAL_TIM_PWM_Start+0x24>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	bf14      	ite	ne
 80056d8:	2301      	movne	r3, #1
 80056da:	2300      	moveq	r3, #0
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	e03c      	b.n	800575a <HAL_TIM_PWM_Start+0x9e>
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d109      	bne.n	80056fa <HAL_TIM_PWM_Start+0x3e>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	bf14      	ite	ne
 80056f2:	2301      	movne	r3, #1
 80056f4:	2300      	moveq	r3, #0
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	e02f      	b.n	800575a <HAL_TIM_PWM_Start+0x9e>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b08      	cmp	r3, #8
 80056fe:	d109      	bne.n	8005714 <HAL_TIM_PWM_Start+0x58>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b01      	cmp	r3, #1
 800570a:	bf14      	ite	ne
 800570c:	2301      	movne	r3, #1
 800570e:	2300      	moveq	r3, #0
 8005710:	b2db      	uxtb	r3, r3
 8005712:	e022      	b.n	800575a <HAL_TIM_PWM_Start+0x9e>
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	2b0c      	cmp	r3, #12
 8005718:	d109      	bne.n	800572e <HAL_TIM_PWM_Start+0x72>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b01      	cmp	r3, #1
 8005724:	bf14      	ite	ne
 8005726:	2301      	movne	r3, #1
 8005728:	2300      	moveq	r3, #0
 800572a:	b2db      	uxtb	r3, r3
 800572c:	e015      	b.n	800575a <HAL_TIM_PWM_Start+0x9e>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b10      	cmp	r3, #16
 8005732:	d109      	bne.n	8005748 <HAL_TIM_PWM_Start+0x8c>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b01      	cmp	r3, #1
 800573e:	bf14      	ite	ne
 8005740:	2301      	movne	r3, #1
 8005742:	2300      	moveq	r3, #0
 8005744:	b2db      	uxtb	r3, r3
 8005746:	e008      	b.n	800575a <HAL_TIM_PWM_Start+0x9e>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b01      	cmp	r3, #1
 8005752:	bf14      	ite	ne
 8005754:	2301      	movne	r3, #1
 8005756:	2300      	moveq	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e0a6      	b.n	80058b0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d104      	bne.n	8005772 <HAL_TIM_PWM_Start+0xb6>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2202      	movs	r2, #2
 800576c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005770:	e023      	b.n	80057ba <HAL_TIM_PWM_Start+0xfe>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b04      	cmp	r3, #4
 8005776:	d104      	bne.n	8005782 <HAL_TIM_PWM_Start+0xc6>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005780:	e01b      	b.n	80057ba <HAL_TIM_PWM_Start+0xfe>
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b08      	cmp	r3, #8
 8005786:	d104      	bne.n	8005792 <HAL_TIM_PWM_Start+0xd6>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005790:	e013      	b.n	80057ba <HAL_TIM_PWM_Start+0xfe>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b0c      	cmp	r3, #12
 8005796:	d104      	bne.n	80057a2 <HAL_TIM_PWM_Start+0xe6>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2202      	movs	r2, #2
 800579c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057a0:	e00b      	b.n	80057ba <HAL_TIM_PWM_Start+0xfe>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b10      	cmp	r3, #16
 80057a6:	d104      	bne.n	80057b2 <HAL_TIM_PWM_Start+0xf6>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2202      	movs	r2, #2
 80057ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057b0:	e003      	b.n	80057ba <HAL_TIM_PWM_Start+0xfe>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2202      	movs	r2, #2
 80057b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2201      	movs	r2, #1
 80057c0:	6839      	ldr	r1, [r7, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f001 fc9c 	bl	8007100 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a3a      	ldr	r2, [pc, #232]	@ (80058b8 <HAL_TIM_PWM_Start+0x1fc>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d018      	beq.n	8005804 <HAL_TIM_PWM_Start+0x148>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a39      	ldr	r2, [pc, #228]	@ (80058bc <HAL_TIM_PWM_Start+0x200>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d013      	beq.n	8005804 <HAL_TIM_PWM_Start+0x148>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a37      	ldr	r2, [pc, #220]	@ (80058c0 <HAL_TIM_PWM_Start+0x204>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d00e      	beq.n	8005804 <HAL_TIM_PWM_Start+0x148>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a36      	ldr	r2, [pc, #216]	@ (80058c4 <HAL_TIM_PWM_Start+0x208>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d009      	beq.n	8005804 <HAL_TIM_PWM_Start+0x148>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a34      	ldr	r2, [pc, #208]	@ (80058c8 <HAL_TIM_PWM_Start+0x20c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d004      	beq.n	8005804 <HAL_TIM_PWM_Start+0x148>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a33      	ldr	r2, [pc, #204]	@ (80058cc <HAL_TIM_PWM_Start+0x210>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d101      	bne.n	8005808 <HAL_TIM_PWM_Start+0x14c>
 8005804:	2301      	movs	r3, #1
 8005806:	e000      	b.n	800580a <HAL_TIM_PWM_Start+0x14e>
 8005808:	2300      	movs	r3, #0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d007      	beq.n	800581e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800581c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a25      	ldr	r2, [pc, #148]	@ (80058b8 <HAL_TIM_PWM_Start+0x1fc>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d022      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005830:	d01d      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a26      	ldr	r2, [pc, #152]	@ (80058d0 <HAL_TIM_PWM_Start+0x214>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d018      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a24      	ldr	r2, [pc, #144]	@ (80058d4 <HAL_TIM_PWM_Start+0x218>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d013      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a23      	ldr	r2, [pc, #140]	@ (80058d8 <HAL_TIM_PWM_Start+0x21c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d00e      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a19      	ldr	r2, [pc, #100]	@ (80058bc <HAL_TIM_PWM_Start+0x200>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d009      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a18      	ldr	r2, [pc, #96]	@ (80058c0 <HAL_TIM_PWM_Start+0x204>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d004      	beq.n	800586e <HAL_TIM_PWM_Start+0x1b2>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a18      	ldr	r2, [pc, #96]	@ (80058cc <HAL_TIM_PWM_Start+0x210>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d115      	bne.n	800589a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	4b19      	ldr	r3, [pc, #100]	@ (80058dc <HAL_TIM_PWM_Start+0x220>)
 8005876:	4013      	ands	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b06      	cmp	r3, #6
 800587e:	d015      	beq.n	80058ac <HAL_TIM_PWM_Start+0x1f0>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005886:	d011      	beq.n	80058ac <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f042 0201 	orr.w	r2, r2, #1
 8005896:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005898:	e008      	b.n	80058ac <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f042 0201 	orr.w	r2, r2, #1
 80058a8:	601a      	str	r2, [r3, #0]
 80058aa:	e000      	b.n	80058ae <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40012c00 	.word	0x40012c00
 80058bc:	40013400 	.word	0x40013400
 80058c0:	40014000 	.word	0x40014000
 80058c4:	40014400 	.word	0x40014400
 80058c8:	40014800 	.word	0x40014800
 80058cc:	40015000 	.word	0x40015000
 80058d0:	40000400 	.word	0x40000400
 80058d4:	40000800 	.word	0x40000800
 80058d8:	40000c00 	.word	0x40000c00
 80058dc:	00010007 	.word	0x00010007

080058e0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d101      	bne.n	80058f4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e04c      	b.n	800598e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d111      	bne.n	8005924 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f001 fc1f 	bl	800714c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005912:	2b00      	cmp	r3, #0
 8005914:	d102      	bne.n	800591c <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a1f      	ldr	r2, [pc, #124]	@ (8005998 <HAL_TIM_OnePulse_Init+0xb8>)
 800591a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2202      	movs	r2, #2
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3304      	adds	r3, #4
 8005934:	4619      	mov	r1, r3
 8005936:	4610      	mov	r0, r2
 8005938:	f000 ff68 	bl	800680c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0208 	bic.w	r2, r2, #8
 800594a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6819      	ldr	r1, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	0800599d 	.word	0x0800599d

0800599c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059d8:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059da:	7bfb      	ldrb	r3, [r7, #15]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d108      	bne.n	80059f2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059e0:	7bbb      	ldrb	r3, [r7, #14]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d105      	bne.n	80059f2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059e6:	7b7b      	ldrb	r3, [r7, #13]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d102      	bne.n	80059f2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059ec:	7b3b      	ldrb	r3, [r7, #12]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d001      	beq.n	80059f6 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e059      	b.n	8005aaa <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2202      	movs	r2, #2
 80059fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2202      	movs	r2, #2
 8005a02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2202      	movs	r2, #2
 8005a12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f042 0202 	orr.w	r2, r2, #2
 8005a24:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f042 0204 	orr.w	r2, r2, #4
 8005a34:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f001 fb5e 	bl	8007100 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	2104      	movs	r1, #4
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f001 fb57 	bl	8007100 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a17      	ldr	r2, [pc, #92]	@ (8005ab4 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d018      	beq.n	8005a8e <HAL_TIM_OnePulse_Start_IT+0xde>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a15      	ldr	r2, [pc, #84]	@ (8005ab8 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d013      	beq.n	8005a8e <HAL_TIM_OnePulse_Start_IT+0xde>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a14      	ldr	r2, [pc, #80]	@ (8005abc <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d00e      	beq.n	8005a8e <HAL_TIM_OnePulse_Start_IT+0xde>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a12      	ldr	r2, [pc, #72]	@ (8005ac0 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d009      	beq.n	8005a8e <HAL_TIM_OnePulse_Start_IT+0xde>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a11      	ldr	r2, [pc, #68]	@ (8005ac4 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d004      	beq.n	8005a8e <HAL_TIM_OnePulse_Start_IT+0xde>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a0f      	ldr	r2, [pc, #60]	@ (8005ac8 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d101      	bne.n	8005a92 <HAL_TIM_OnePulse_Start_IT+0xe2>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e000      	b.n	8005a94 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8005a92:	2300      	movs	r3, #0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d007      	beq.n	8005aa8 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005aa6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	40012c00 	.word	0x40012c00
 8005ab8:	40013400 	.word	0x40013400
 8005abc:	40014000 	.word	0x40014000
 8005ac0:	40014400 	.word	0x40014400
 8005ac4:	40014800 	.word	0x40014800
 8005ac8:	40015000 	.word	0x40015000

08005acc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e0a2      	b.n	8005c26 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d111      	bne.n	8005b10 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f001 fb29 	bl	800714c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d102      	bne.n	8005b08 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a4a      	ldr	r2, [pc, #296]	@ (8005c30 <HAL_TIM_Encoder_Init+0x164>)
 8005b06:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	6812      	ldr	r2, [r2, #0]
 8005b22:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005b26:	f023 0307 	bic.w	r3, r3, #7
 8005b2a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	3304      	adds	r3, #4
 8005b34:	4619      	mov	r1, r3
 8005b36:	4610      	mov	r0, r2
 8005b38:	f000 fe68 	bl	800680c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b64:	f023 0303 	bic.w	r3, r3, #3
 8005b68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	689a      	ldr	r2, [r3, #8]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	021b      	lsls	r3, r3, #8
 8005b74:	4313      	orrs	r3, r2
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b82:	f023 030c 	bic.w	r3, r3, #12
 8005b86:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	68da      	ldr	r2, [r3, #12]
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	021b      	lsls	r3, r3, #8
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	011a      	lsls	r2, r3, #4
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	031b      	lsls	r3, r3, #12
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005bc0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005bc8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	011b      	lsls	r3, r3, #4
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3718      	adds	r7, #24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	08003191 	.word	0x08003191

08005c34 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c44:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c4c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c54:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c5c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d110      	bne.n	8005c86 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c64:	7bfb      	ldrb	r3, [r7, #15]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d102      	bne.n	8005c70 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c6a:	7b7b      	ldrb	r3, [r7, #13]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d001      	beq.n	8005c74 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e069      	b.n	8005d48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c84:	e031      	b.n	8005cea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	2b04      	cmp	r3, #4
 8005c8a:	d110      	bne.n	8005cae <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c8c:	7bbb      	ldrb	r3, [r7, #14]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d102      	bne.n	8005c98 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c92:	7b3b      	ldrb	r3, [r7, #12]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d001      	beq.n	8005c9c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e055      	b.n	8005d48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cac:	e01d      	b.n	8005cea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d108      	bne.n	8005cc6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cb4:	7bbb      	ldrb	r3, [r7, #14]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d105      	bne.n	8005cc6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cba:	7b7b      	ldrb	r3, [r7, #13]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d102      	bne.n	8005cc6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cc0:	7b3b      	ldrb	r3, [r7, #12]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d001      	beq.n	8005cca <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e03e      	b.n	8005d48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2202      	movs	r2, #2
 8005cce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2202      	movs	r2, #2
 8005cd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2202      	movs	r2, #2
 8005cde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d003      	beq.n	8005cf8 <HAL_TIM_Encoder_Start+0xc4>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b04      	cmp	r3, #4
 8005cf4:	d008      	beq.n	8005d08 <HAL_TIM_Encoder_Start+0xd4>
 8005cf6:	e00f      	b.n	8005d18 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f001 f9fd 	bl	8007100 <TIM_CCxChannelCmd>
      break;
 8005d06:	e016      	b.n	8005d36 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	2104      	movs	r1, #4
 8005d10:	4618      	mov	r0, r3
 8005d12:	f001 f9f5 	bl	8007100 <TIM_CCxChannelCmd>
      break;
 8005d16:	e00e      	b.n	8005d36 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	2100      	movs	r1, #0
 8005d20:	4618      	mov	r0, r3
 8005d22:	f001 f9ed 	bl	8007100 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	2104      	movs	r1, #4
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f001 f9e6 	bl	8007100 <TIM_CCxChannelCmd>
      break;
 8005d34:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0201 	orr.w	r2, r2, #1
 8005d44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d026      	beq.n	8005dc0 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f003 0302 	and.w	r3, r3, #2
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d021      	beq.n	8005dc0 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f06f 0202 	mvn.w	r2, #2
 8005d84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	f003 0303 	and.w	r3, r3, #3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	4798      	blx	r3
 8005da4:	e009      	b.n	8005dba <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f003 0304 	and.w	r3, r3, #4
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d026      	beq.n	8005e18 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f003 0304 	and.w	r3, r3, #4
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d021      	beq.n	8005e18 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f06f 0204 	mvn.w	r2, #4
 8005ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2202      	movs	r2, #2
 8005de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d005      	beq.n	8005dfe <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	4798      	blx	r3
 8005dfc:	e009      	b.n	8005e12 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d026      	beq.n	8005e70 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d021      	beq.n	8005e70 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0208 	mvn.w	r2, #8
 8005e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2204      	movs	r2, #4
 8005e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	f003 0303 	and.w	r3, r3, #3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d005      	beq.n	8005e56 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	4798      	blx	r3
 8005e54:	e009      	b.n	8005e6a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 0310 	and.w	r3, r3, #16
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d026      	beq.n	8005ec8 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f003 0310 	and.w	r3, r3, #16
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d021      	beq.n	8005ec8 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f06f 0210 	mvn.w	r2, #16
 8005e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2208      	movs	r2, #8
 8005e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	69db      	ldr	r3, [r3, #28]
 8005e9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d005      	beq.n	8005eae <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	4798      	blx	r3
 8005eac:	e009      	b.n	8005ec2 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00e      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d009      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0201 	mvn.w	r2, #1
 8005ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d104      	bne.n	8005f04 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00e      	beq.n	8005f22 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d009      	beq.n	8005f22 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00e      	beq.n	8005f4a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d009      	beq.n	8005f4a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00e      	beq.n	8005f72 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d009      	beq.n	8005f72 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	f003 0320 	and.w	r3, r3, #32
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00e      	beq.n	8005f9a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f003 0320 	and.w	r3, r3, #32
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d009      	beq.n	8005f9a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f06f 0220 	mvn.w	r2, #32
 8005f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d00e      	beq.n	8005fc2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d009      	beq.n	8005fc2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00e      	beq.n	8005fea <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d009      	beq.n	8005fea <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005fde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00e      	beq.n	8006012 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d009      	beq.n	8006012 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00e      	beq.n	800603a <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d009      	beq.n	800603a <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800602e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800603a:	bf00      	nop
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
	...

08006044 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006050:	2300      	movs	r3, #0
 8006052:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800605e:	2302      	movs	r3, #2
 8006060:	e0ff      	b.n	8006262 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b14      	cmp	r3, #20
 800606e:	f200 80f0 	bhi.w	8006252 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006072:	a201      	add	r2, pc, #4	@ (adr r2, 8006078 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006078:	080060cd 	.word	0x080060cd
 800607c:	08006253 	.word	0x08006253
 8006080:	08006253 	.word	0x08006253
 8006084:	08006253 	.word	0x08006253
 8006088:	0800610d 	.word	0x0800610d
 800608c:	08006253 	.word	0x08006253
 8006090:	08006253 	.word	0x08006253
 8006094:	08006253 	.word	0x08006253
 8006098:	0800614f 	.word	0x0800614f
 800609c:	08006253 	.word	0x08006253
 80060a0:	08006253 	.word	0x08006253
 80060a4:	08006253 	.word	0x08006253
 80060a8:	0800618f 	.word	0x0800618f
 80060ac:	08006253 	.word	0x08006253
 80060b0:	08006253 	.word	0x08006253
 80060b4:	08006253 	.word	0x08006253
 80060b8:	080061d1 	.word	0x080061d1
 80060bc:	08006253 	.word	0x08006253
 80060c0:	08006253 	.word	0x08006253
 80060c4:	08006253 	.word	0x08006253
 80060c8:	08006211 	.word	0x08006211
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68b9      	ldr	r1, [r7, #8]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f000 fc4e 	bl	8006974 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699a      	ldr	r2, [r3, #24]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0208 	orr.w	r2, r2, #8
 80060e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	699a      	ldr	r2, [r3, #24]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f022 0204 	bic.w	r2, r2, #4
 80060f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6999      	ldr	r1, [r3, #24]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	691a      	ldr	r2, [r3, #16]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	430a      	orrs	r2, r1
 8006108:	619a      	str	r2, [r3, #24]
      break;
 800610a:	e0a5      	b.n	8006258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68b9      	ldr	r1, [r7, #8]
 8006112:	4618      	mov	r0, r3
 8006114:	f000 fcc8 	bl	8006aa8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006126:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	699a      	ldr	r2, [r3, #24]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006136:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6999      	ldr	r1, [r3, #24]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	021a      	lsls	r2, r3, #8
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	430a      	orrs	r2, r1
 800614a:	619a      	str	r2, [r3, #24]
      break;
 800614c:	e084      	b.n	8006258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68b9      	ldr	r1, [r7, #8]
 8006154:	4618      	mov	r0, r3
 8006156:	f000 fd3b 	bl	8006bd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69da      	ldr	r2, [r3, #28]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f042 0208 	orr.w	r2, r2, #8
 8006168:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69da      	ldr	r2, [r3, #28]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 0204 	bic.w	r2, r2, #4
 8006178:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	69d9      	ldr	r1, [r3, #28]
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	691a      	ldr	r2, [r3, #16]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	430a      	orrs	r2, r1
 800618a:	61da      	str	r2, [r3, #28]
      break;
 800618c:	e064      	b.n	8006258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68b9      	ldr	r1, [r7, #8]
 8006194:	4618      	mov	r0, r3
 8006196:	f000 fdad 	bl	8006cf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	69da      	ldr	r2, [r3, #28]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	69da      	ldr	r2, [r3, #28]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69d9      	ldr	r1, [r3, #28]
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	021a      	lsls	r2, r3, #8
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	61da      	str	r2, [r3, #28]
      break;
 80061ce:	e043      	b.n	8006258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68b9      	ldr	r1, [r7, #8]
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 fe20 	bl	8006e1c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0208 	orr.w	r2, r2, #8
 80061ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0204 	bic.w	r2, r2, #4
 80061fa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	691a      	ldr	r2, [r3, #16]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	430a      	orrs	r2, r1
 800620c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800620e:	e023      	b.n	8006258 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68b9      	ldr	r1, [r7, #8]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fe6a 	bl	8006ef0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800622a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800623a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	021a      	lsls	r2, r3, #8
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006250:	e002      	b.n	8006258 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	75fb      	strb	r3, [r7, #23]
      break;
 8006256:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006260:	7dfb      	ldrb	r3, [r7, #23]
}
 8006262:	4618      	mov	r0, r3
 8006264:	3718      	adds	r7, #24
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop

0800626c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006276:	2300      	movs	r3, #0
 8006278:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006280:	2b01      	cmp	r3, #1
 8006282:	d101      	bne.n	8006288 <HAL_TIM_ConfigClockSource+0x1c>
 8006284:	2302      	movs	r3, #2
 8006286:	e0f6      	b.n	8006476 <HAL_TIM_ConfigClockSource+0x20a>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80062a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a6f      	ldr	r2, [pc, #444]	@ (8006480 <HAL_TIM_ConfigClockSource+0x214>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	f000 80c1 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 80062c8:	4a6d      	ldr	r2, [pc, #436]	@ (8006480 <HAL_TIM_ConfigClockSource+0x214>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	f200 80c6 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 80062d0:	4a6c      	ldr	r2, [pc, #432]	@ (8006484 <HAL_TIM_ConfigClockSource+0x218>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	f000 80b9 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 80062d8:	4a6a      	ldr	r2, [pc, #424]	@ (8006484 <HAL_TIM_ConfigClockSource+0x218>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	f200 80be 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 80062e0:	4a69      	ldr	r2, [pc, #420]	@ (8006488 <HAL_TIM_ConfigClockSource+0x21c>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	f000 80b1 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 80062e8:	4a67      	ldr	r2, [pc, #412]	@ (8006488 <HAL_TIM_ConfigClockSource+0x21c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	f200 80b6 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 80062f0:	4a66      	ldr	r2, [pc, #408]	@ (800648c <HAL_TIM_ConfigClockSource+0x220>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	f000 80a9 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 80062f8:	4a64      	ldr	r2, [pc, #400]	@ (800648c <HAL_TIM_ConfigClockSource+0x220>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	f200 80ae 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006300:	4a63      	ldr	r2, [pc, #396]	@ (8006490 <HAL_TIM_ConfigClockSource+0x224>)
 8006302:	4293      	cmp	r3, r2
 8006304:	f000 80a1 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006308:	4a61      	ldr	r2, [pc, #388]	@ (8006490 <HAL_TIM_ConfigClockSource+0x224>)
 800630a:	4293      	cmp	r3, r2
 800630c:	f200 80a6 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006310:	4a60      	ldr	r2, [pc, #384]	@ (8006494 <HAL_TIM_ConfigClockSource+0x228>)
 8006312:	4293      	cmp	r3, r2
 8006314:	f000 8099 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006318:	4a5e      	ldr	r2, [pc, #376]	@ (8006494 <HAL_TIM_ConfigClockSource+0x228>)
 800631a:	4293      	cmp	r3, r2
 800631c:	f200 809e 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006320:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006324:	f000 8091 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006328:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800632c:	f200 8096 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006330:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006334:	f000 8089 	beq.w	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006338:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800633c:	f200 808e 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006344:	d03e      	beq.n	80063c4 <HAL_TIM_ConfigClockSource+0x158>
 8006346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800634a:	f200 8087 	bhi.w	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 800634e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006352:	f000 8086 	beq.w	8006462 <HAL_TIM_ConfigClockSource+0x1f6>
 8006356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635a:	d87f      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 800635c:	2b70      	cmp	r3, #112	@ 0x70
 800635e:	d01a      	beq.n	8006396 <HAL_TIM_ConfigClockSource+0x12a>
 8006360:	2b70      	cmp	r3, #112	@ 0x70
 8006362:	d87b      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006364:	2b60      	cmp	r3, #96	@ 0x60
 8006366:	d050      	beq.n	800640a <HAL_TIM_ConfigClockSource+0x19e>
 8006368:	2b60      	cmp	r3, #96	@ 0x60
 800636a:	d877      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 800636c:	2b50      	cmp	r3, #80	@ 0x50
 800636e:	d03c      	beq.n	80063ea <HAL_TIM_ConfigClockSource+0x17e>
 8006370:	2b50      	cmp	r3, #80	@ 0x50
 8006372:	d873      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006374:	2b40      	cmp	r3, #64	@ 0x40
 8006376:	d058      	beq.n	800642a <HAL_TIM_ConfigClockSource+0x1be>
 8006378:	2b40      	cmp	r3, #64	@ 0x40
 800637a:	d86f      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 800637c:	2b30      	cmp	r3, #48	@ 0x30
 800637e:	d064      	beq.n	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006380:	2b30      	cmp	r3, #48	@ 0x30
 8006382:	d86b      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 8006384:	2b20      	cmp	r3, #32
 8006386:	d060      	beq.n	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006388:	2b20      	cmp	r3, #32
 800638a:	d867      	bhi.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
 800638c:	2b00      	cmp	r3, #0
 800638e:	d05c      	beq.n	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006390:	2b10      	cmp	r3, #16
 8006392:	d05a      	beq.n	800644a <HAL_TIM_ConfigClockSource+0x1de>
 8006394:	e062      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063a6:	f000 fe8b 	bl	80070c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	609a      	str	r2, [r3, #8]
      break;
 80063c2:	e04f      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063d4:	f000 fe74 	bl	80070c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	689a      	ldr	r2, [r3, #8]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063e6:	609a      	str	r2, [r3, #8]
      break;
 80063e8:	e03c      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f6:	461a      	mov	r2, r3
 80063f8:	f000 fde6 	bl	8006fc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2150      	movs	r1, #80	@ 0x50
 8006402:	4618      	mov	r0, r3
 8006404:	f000 fe3f 	bl	8007086 <TIM_ITRx_SetConfig>
      break;
 8006408:	e02c      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006416:	461a      	mov	r2, r3
 8006418:	f000 fe05 	bl	8007026 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2160      	movs	r1, #96	@ 0x60
 8006422:	4618      	mov	r0, r3
 8006424:	f000 fe2f 	bl	8007086 <TIM_ITRx_SetConfig>
      break;
 8006428:	e01c      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006436:	461a      	mov	r2, r3
 8006438:	f000 fdc6 	bl	8006fc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2140      	movs	r1, #64	@ 0x40
 8006442:	4618      	mov	r0, r3
 8006444:	f000 fe1f 	bl	8007086 <TIM_ITRx_SetConfig>
      break;
 8006448:	e00c      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4619      	mov	r1, r3
 8006454:	4610      	mov	r0, r2
 8006456:	f000 fe16 	bl	8007086 <TIM_ITRx_SetConfig>
      break;
 800645a:	e003      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	73fb      	strb	r3, [r7, #15]
      break;
 8006460:	e000      	b.n	8006464 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006474:	7bfb      	ldrb	r3, [r7, #15]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	00100070 	.word	0x00100070
 8006484:	00100060 	.word	0x00100060
 8006488:	00100050 	.word	0x00100050
 800648c:	00100040 	.word	0x00100040
 8006490:	00100030 	.word	0x00100030
 8006494:	00100020 	.word	0x00100020

08006498 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064c8:	bf00      	nop
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800654c:	b480      	push	{r7}
 800654e:	b087      	sub	sp, #28
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	460b      	mov	r3, r1
 8006556:	607a      	str	r2, [r7, #4]
 8006558:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800655a:	2300      	movs	r3, #0
 800655c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d101      	bne.n	8006568 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e14a      	b.n	80067fe <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800656e:	b2db      	uxtb	r3, r3
 8006570:	2b01      	cmp	r3, #1
 8006572:	f040 80dd 	bne.w	8006730 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8006576:	7afb      	ldrb	r3, [r7, #11]
 8006578:	2b1f      	cmp	r3, #31
 800657a:	f200 80d6 	bhi.w	800672a <HAL_TIM_RegisterCallback+0x1de>
 800657e:	a201      	add	r2, pc, #4	@ (adr r2, 8006584 <HAL_TIM_RegisterCallback+0x38>)
 8006580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006584:	08006605 	.word	0x08006605
 8006588:	0800660d 	.word	0x0800660d
 800658c:	08006615 	.word	0x08006615
 8006590:	0800661d 	.word	0x0800661d
 8006594:	08006625 	.word	0x08006625
 8006598:	0800662d 	.word	0x0800662d
 800659c:	08006635 	.word	0x08006635
 80065a0:	0800663d 	.word	0x0800663d
 80065a4:	08006645 	.word	0x08006645
 80065a8:	0800664d 	.word	0x0800664d
 80065ac:	08006655 	.word	0x08006655
 80065b0:	0800665d 	.word	0x0800665d
 80065b4:	08006665 	.word	0x08006665
 80065b8:	0800666d 	.word	0x0800666d
 80065bc:	08006677 	.word	0x08006677
 80065c0:	08006681 	.word	0x08006681
 80065c4:	0800668b 	.word	0x0800668b
 80065c8:	08006695 	.word	0x08006695
 80065cc:	0800669f 	.word	0x0800669f
 80065d0:	080066a9 	.word	0x080066a9
 80065d4:	080066b3 	.word	0x080066b3
 80065d8:	080066bd 	.word	0x080066bd
 80065dc:	080066c7 	.word	0x080066c7
 80065e0:	080066d1 	.word	0x080066d1
 80065e4:	080066db 	.word	0x080066db
 80065e8:	080066e5 	.word	0x080066e5
 80065ec:	080066ef 	.word	0x080066ef
 80065f0:	080066f9 	.word	0x080066f9
 80065f4:	08006703 	.word	0x08006703
 80065f8:	0800670d 	.word	0x0800670d
 80065fc:	08006717 	.word	0x08006717
 8006600:	08006721 	.word	0x08006721
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800660a:	e0f7      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006612:	e0f3      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800661a:	e0ef      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006622:	e0eb      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800662a:	e0e7      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006632:	e0e3      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800663a:	e0df      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006642:	e0db      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800664a:	e0d7      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006652:	e0d3      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800665a:	e0cf      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006662:	e0cb      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800666a:	e0c7      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006674:	e0c2      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800667e:	e0bd      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006688:	e0b8      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006692:	e0b3      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800669c:	e0ae      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80066a6:	e0a9      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80066b0:	e0a4      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80066ba:	e09f      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80066c4:	e09a      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80066ce:	e095      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80066d8:	e090      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80066e2:	e08b      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80066ec:	e086      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80066f6:	e081      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006700:	e07c      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800670a:	e077      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8006714:	e072      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800671e:	e06d      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8006728:	e068      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	75fb      	strb	r3, [r7, #23]
        break;
 800672e:	e065      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006736:	b2db      	uxtb	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d15d      	bne.n	80067f8 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800673c:	7afb      	ldrb	r3, [r7, #11]
 800673e:	2b0d      	cmp	r3, #13
 8006740:	d857      	bhi.n	80067f2 <HAL_TIM_RegisterCallback+0x2a6>
 8006742:	a201      	add	r2, pc, #4	@ (adr r2, 8006748 <HAL_TIM_RegisterCallback+0x1fc>)
 8006744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006748:	08006781 	.word	0x08006781
 800674c:	08006789 	.word	0x08006789
 8006750:	08006791 	.word	0x08006791
 8006754:	08006799 	.word	0x08006799
 8006758:	080067a1 	.word	0x080067a1
 800675c:	080067a9 	.word	0x080067a9
 8006760:	080067b1 	.word	0x080067b1
 8006764:	080067b9 	.word	0x080067b9
 8006768:	080067c1 	.word	0x080067c1
 800676c:	080067c9 	.word	0x080067c9
 8006770:	080067d1 	.word	0x080067d1
 8006774:	080067d9 	.word	0x080067d9
 8006778:	080067e1 	.word	0x080067e1
 800677c:	080067e9 	.word	0x080067e9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006786:	e039      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800678e:	e035      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006796:	e031      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800679e:	e02d      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80067a6:	e029      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80067ae:	e025      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80067b6:	e021      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80067be:	e01d      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80067c6:	e019      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80067ce:	e015      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80067d6:	e011      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80067de:	e00d      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80067e6:	e009      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80067f0:	e004      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	75fb      	strb	r3, [r7, #23]
        break;
 80067f6:	e001      	b.n	80067fc <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80067fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80067fe:	4618      	mov	r0, r3
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop

0800680c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a4c      	ldr	r2, [pc, #304]	@ (8006950 <TIM_Base_SetConfig+0x144>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d017      	beq.n	8006854 <TIM_Base_SetConfig+0x48>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800682a:	d013      	beq.n	8006854 <TIM_Base_SetConfig+0x48>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a49      	ldr	r2, [pc, #292]	@ (8006954 <TIM_Base_SetConfig+0x148>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d00f      	beq.n	8006854 <TIM_Base_SetConfig+0x48>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a48      	ldr	r2, [pc, #288]	@ (8006958 <TIM_Base_SetConfig+0x14c>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d00b      	beq.n	8006854 <TIM_Base_SetConfig+0x48>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a47      	ldr	r2, [pc, #284]	@ (800695c <TIM_Base_SetConfig+0x150>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d007      	beq.n	8006854 <TIM_Base_SetConfig+0x48>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a46      	ldr	r2, [pc, #280]	@ (8006960 <TIM_Base_SetConfig+0x154>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d003      	beq.n	8006854 <TIM_Base_SetConfig+0x48>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a45      	ldr	r2, [pc, #276]	@ (8006964 <TIM_Base_SetConfig+0x158>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d108      	bne.n	8006866 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800685a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a39      	ldr	r2, [pc, #228]	@ (8006950 <TIM_Base_SetConfig+0x144>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d023      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006874:	d01f      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a36      	ldr	r2, [pc, #216]	@ (8006954 <TIM_Base_SetConfig+0x148>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d01b      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a35      	ldr	r2, [pc, #212]	@ (8006958 <TIM_Base_SetConfig+0x14c>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d017      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a34      	ldr	r2, [pc, #208]	@ (800695c <TIM_Base_SetConfig+0x150>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d013      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a33      	ldr	r2, [pc, #204]	@ (8006960 <TIM_Base_SetConfig+0x154>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d00f      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a33      	ldr	r2, [pc, #204]	@ (8006968 <TIM_Base_SetConfig+0x15c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d00b      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a32      	ldr	r2, [pc, #200]	@ (800696c <TIM_Base_SetConfig+0x160>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d007      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a31      	ldr	r2, [pc, #196]	@ (8006970 <TIM_Base_SetConfig+0x164>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d003      	beq.n	80068b6 <TIM_Base_SetConfig+0xaa>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006964 <TIM_Base_SetConfig+0x158>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d108      	bne.n	80068c8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	689a      	ldr	r2, [r3, #8]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a18      	ldr	r2, [pc, #96]	@ (8006950 <TIM_Base_SetConfig+0x144>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d013      	beq.n	800691c <TIM_Base_SetConfig+0x110>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006960 <TIM_Base_SetConfig+0x154>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d00f      	beq.n	800691c <TIM_Base_SetConfig+0x110>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a1a      	ldr	r2, [pc, #104]	@ (8006968 <TIM_Base_SetConfig+0x15c>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d00b      	beq.n	800691c <TIM_Base_SetConfig+0x110>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a19      	ldr	r2, [pc, #100]	@ (800696c <TIM_Base_SetConfig+0x160>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d007      	beq.n	800691c <TIM_Base_SetConfig+0x110>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a18      	ldr	r2, [pc, #96]	@ (8006970 <TIM_Base_SetConfig+0x164>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d003      	beq.n	800691c <TIM_Base_SetConfig+0x110>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a13      	ldr	r2, [pc, #76]	@ (8006964 <TIM_Base_SetConfig+0x158>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d103      	bne.n	8006924 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b01      	cmp	r3, #1
 8006934:	d105      	bne.n	8006942 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	f023 0201 	bic.w	r2, r3, #1
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	611a      	str	r2, [r3, #16]
  }
}
 8006942:	bf00      	nop
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	40012c00 	.word	0x40012c00
 8006954:	40000400 	.word	0x40000400
 8006958:	40000800 	.word	0x40000800
 800695c:	40000c00 	.word	0x40000c00
 8006960:	40013400 	.word	0x40013400
 8006964:	40015000 	.word	0x40015000
 8006968:	40014000 	.word	0x40014000
 800696c:	40014400 	.word	0x40014400
 8006970:	40014800 	.word	0x40014800

08006974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a1b      	ldr	r3, [r3, #32]
 8006988:	f023 0201 	bic.w	r2, r3, #1
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f023 0303 	bic.w	r3, r3, #3
 80069ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f023 0302 	bic.w	r3, r3, #2
 80069c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a30      	ldr	r2, [pc, #192]	@ (8006a90 <TIM_OC1_SetConfig+0x11c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d013      	beq.n	80069fc <TIM_OC1_SetConfig+0x88>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a2f      	ldr	r2, [pc, #188]	@ (8006a94 <TIM_OC1_SetConfig+0x120>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d00f      	beq.n	80069fc <TIM_OC1_SetConfig+0x88>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a2e      	ldr	r2, [pc, #184]	@ (8006a98 <TIM_OC1_SetConfig+0x124>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d00b      	beq.n	80069fc <TIM_OC1_SetConfig+0x88>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a2d      	ldr	r2, [pc, #180]	@ (8006a9c <TIM_OC1_SetConfig+0x128>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d007      	beq.n	80069fc <TIM_OC1_SetConfig+0x88>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a2c      	ldr	r2, [pc, #176]	@ (8006aa0 <TIM_OC1_SetConfig+0x12c>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d003      	beq.n	80069fc <TIM_OC1_SetConfig+0x88>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a2b      	ldr	r2, [pc, #172]	@ (8006aa4 <TIM_OC1_SetConfig+0x130>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d10c      	bne.n	8006a16 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f023 0308 	bic.w	r3, r3, #8
 8006a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f023 0304 	bic.w	r3, r3, #4
 8006a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a1d      	ldr	r2, [pc, #116]	@ (8006a90 <TIM_OC1_SetConfig+0x11c>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d013      	beq.n	8006a46 <TIM_OC1_SetConfig+0xd2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a1c      	ldr	r2, [pc, #112]	@ (8006a94 <TIM_OC1_SetConfig+0x120>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d00f      	beq.n	8006a46 <TIM_OC1_SetConfig+0xd2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a1b      	ldr	r2, [pc, #108]	@ (8006a98 <TIM_OC1_SetConfig+0x124>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00b      	beq.n	8006a46 <TIM_OC1_SetConfig+0xd2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a1a      	ldr	r2, [pc, #104]	@ (8006a9c <TIM_OC1_SetConfig+0x128>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d007      	beq.n	8006a46 <TIM_OC1_SetConfig+0xd2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a19      	ldr	r2, [pc, #100]	@ (8006aa0 <TIM_OC1_SetConfig+0x12c>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d003      	beq.n	8006a46 <TIM_OC1_SetConfig+0xd2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a18      	ldr	r2, [pc, #96]	@ (8006aa4 <TIM_OC1_SetConfig+0x130>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d111      	bne.n	8006a6a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	621a      	str	r2, [r3, #32]
}
 8006a84:	bf00      	nop
 8006a86:	371c      	adds	r7, #28
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	40012c00 	.word	0x40012c00
 8006a94:	40013400 	.word	0x40013400
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	40014400 	.word	0x40014400
 8006aa0:	40014800 	.word	0x40014800
 8006aa4:	40015000 	.word	0x40015000

08006aa8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	f023 0210 	bic.w	r2, r3, #16
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ad6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	f023 0320 	bic.w	r3, r3, #32
 8006af6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a2c      	ldr	r2, [pc, #176]	@ (8006bb8 <TIM_OC2_SetConfig+0x110>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d007      	beq.n	8006b1c <TIM_OC2_SetConfig+0x74>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a2b      	ldr	r2, [pc, #172]	@ (8006bbc <TIM_OC2_SetConfig+0x114>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d003      	beq.n	8006b1c <TIM_OC2_SetConfig+0x74>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a2a      	ldr	r2, [pc, #168]	@ (8006bc0 <TIM_OC2_SetConfig+0x118>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d10d      	bne.n	8006b38 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	011b      	lsls	r3, r3, #4
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a1f      	ldr	r2, [pc, #124]	@ (8006bb8 <TIM_OC2_SetConfig+0x110>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d013      	beq.n	8006b68 <TIM_OC2_SetConfig+0xc0>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a1e      	ldr	r2, [pc, #120]	@ (8006bbc <TIM_OC2_SetConfig+0x114>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d00f      	beq.n	8006b68 <TIM_OC2_SetConfig+0xc0>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8006bc4 <TIM_OC2_SetConfig+0x11c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d00b      	beq.n	8006b68 <TIM_OC2_SetConfig+0xc0>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a1d      	ldr	r2, [pc, #116]	@ (8006bc8 <TIM_OC2_SetConfig+0x120>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d007      	beq.n	8006b68 <TIM_OC2_SetConfig+0xc0>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bcc <TIM_OC2_SetConfig+0x124>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d003      	beq.n	8006b68 <TIM_OC2_SetConfig+0xc0>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a17      	ldr	r2, [pc, #92]	@ (8006bc0 <TIM_OC2_SetConfig+0x118>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d113      	bne.n	8006b90 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	621a      	str	r2, [r3, #32]
}
 8006baa:	bf00      	nop
 8006bac:	371c      	adds	r7, #28
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	40012c00 	.word	0x40012c00
 8006bbc:	40013400 	.word	0x40013400
 8006bc0:	40015000 	.word	0x40015000
 8006bc4:	40014000 	.word	0x40014000
 8006bc8:	40014400 	.word	0x40014400
 8006bcc:	40014800 	.word	0x40014800

08006bd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b087      	sub	sp, #28
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0303 	bic.w	r3, r3, #3
 8006c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	021b      	lsls	r3, r3, #8
 8006c24:	697a      	ldr	r2, [r7, #20]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8006cdc <TIM_OC3_SetConfig+0x10c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d007      	beq.n	8006c42 <TIM_OC3_SetConfig+0x72>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a2a      	ldr	r2, [pc, #168]	@ (8006ce0 <TIM_OC3_SetConfig+0x110>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d003      	beq.n	8006c42 <TIM_OC3_SetConfig+0x72>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a29      	ldr	r2, [pc, #164]	@ (8006ce4 <TIM_OC3_SetConfig+0x114>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d10d      	bne.n	8006c5e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	021b      	lsls	r3, r3, #8
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a1e      	ldr	r2, [pc, #120]	@ (8006cdc <TIM_OC3_SetConfig+0x10c>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d013      	beq.n	8006c8e <TIM_OC3_SetConfig+0xbe>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a1d      	ldr	r2, [pc, #116]	@ (8006ce0 <TIM_OC3_SetConfig+0x110>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d00f      	beq.n	8006c8e <TIM_OC3_SetConfig+0xbe>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a1d      	ldr	r2, [pc, #116]	@ (8006ce8 <TIM_OC3_SetConfig+0x118>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d00b      	beq.n	8006c8e <TIM_OC3_SetConfig+0xbe>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a1c      	ldr	r2, [pc, #112]	@ (8006cec <TIM_OC3_SetConfig+0x11c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d007      	beq.n	8006c8e <TIM_OC3_SetConfig+0xbe>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a1b      	ldr	r2, [pc, #108]	@ (8006cf0 <TIM_OC3_SetConfig+0x120>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d003      	beq.n	8006c8e <TIM_OC3_SetConfig+0xbe>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a16      	ldr	r2, [pc, #88]	@ (8006ce4 <TIM_OC3_SetConfig+0x114>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d113      	bne.n	8006cb6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	011b      	lsls	r3, r3, #4
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	685a      	ldr	r2, [r3, #4]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	621a      	str	r2, [r3, #32]
}
 8006cd0:	bf00      	nop
 8006cd2:	371c      	adds	r7, #28
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	40012c00 	.word	0x40012c00
 8006ce0:	40013400 	.word	0x40013400
 8006ce4:	40015000 	.word	0x40015000
 8006ce8:	40014000 	.word	0x40014000
 8006cec:	40014400 	.word	0x40014400
 8006cf0:	40014800 	.word	0x40014800

08006cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a1b      	ldr	r3, [r3, #32]
 8006d08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	69db      	ldr	r3, [r3, #28]
 8006d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	021b      	lsls	r3, r3, #8
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	031b      	lsls	r3, r3, #12
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a2c      	ldr	r2, [pc, #176]	@ (8006e04 <TIM_OC4_SetConfig+0x110>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d007      	beq.n	8006d68 <TIM_OC4_SetConfig+0x74>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a2b      	ldr	r2, [pc, #172]	@ (8006e08 <TIM_OC4_SetConfig+0x114>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d003      	beq.n	8006d68 <TIM_OC4_SetConfig+0x74>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a2a      	ldr	r2, [pc, #168]	@ (8006e0c <TIM_OC4_SetConfig+0x118>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d10d      	bne.n	8006d84 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	031b      	lsls	r3, r3, #12
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a1f      	ldr	r2, [pc, #124]	@ (8006e04 <TIM_OC4_SetConfig+0x110>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d013      	beq.n	8006db4 <TIM_OC4_SetConfig+0xc0>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8006e08 <TIM_OC4_SetConfig+0x114>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d00f      	beq.n	8006db4 <TIM_OC4_SetConfig+0xc0>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a1e      	ldr	r2, [pc, #120]	@ (8006e10 <TIM_OC4_SetConfig+0x11c>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d00b      	beq.n	8006db4 <TIM_OC4_SetConfig+0xc0>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a1d      	ldr	r2, [pc, #116]	@ (8006e14 <TIM_OC4_SetConfig+0x120>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d007      	beq.n	8006db4 <TIM_OC4_SetConfig+0xc0>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a1c      	ldr	r2, [pc, #112]	@ (8006e18 <TIM_OC4_SetConfig+0x124>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d003      	beq.n	8006db4 <TIM_OC4_SetConfig+0xc0>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a17      	ldr	r2, [pc, #92]	@ (8006e0c <TIM_OC4_SetConfig+0x118>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d113      	bne.n	8006ddc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006dba:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006dc2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	695b      	ldr	r3, [r3, #20]
 8006dc8:	019b      	lsls	r3, r3, #6
 8006dca:	693a      	ldr	r2, [r7, #16]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	019b      	lsls	r3, r3, #6
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	697a      	ldr	r2, [r7, #20]
 8006df4:	621a      	str	r2, [r3, #32]
}
 8006df6:	bf00      	nop
 8006df8:	371c      	adds	r7, #28
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	40012c00 	.word	0x40012c00
 8006e08:	40013400 	.word	0x40013400
 8006e0c:	40015000 	.word	0x40015000
 8006e10:	40014000 	.word	0x40014000
 8006e14:	40014400 	.word	0x40014400
 8006e18:	40014800 	.word	0x40014800

08006e1c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b087      	sub	sp, #28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a19      	ldr	r2, [pc, #100]	@ (8006ed8 <TIM_OC5_SetConfig+0xbc>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d013      	beq.n	8006e9e <TIM_OC5_SetConfig+0x82>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a18      	ldr	r2, [pc, #96]	@ (8006edc <TIM_OC5_SetConfig+0xc0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d00f      	beq.n	8006e9e <TIM_OC5_SetConfig+0x82>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a17      	ldr	r2, [pc, #92]	@ (8006ee0 <TIM_OC5_SetConfig+0xc4>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00b      	beq.n	8006e9e <TIM_OC5_SetConfig+0x82>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a16      	ldr	r2, [pc, #88]	@ (8006ee4 <TIM_OC5_SetConfig+0xc8>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d007      	beq.n	8006e9e <TIM_OC5_SetConfig+0x82>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a15      	ldr	r2, [pc, #84]	@ (8006ee8 <TIM_OC5_SetConfig+0xcc>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d003      	beq.n	8006e9e <TIM_OC5_SetConfig+0x82>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a14      	ldr	r2, [pc, #80]	@ (8006eec <TIM_OC5_SetConfig+0xd0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d109      	bne.n	8006eb2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ea4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	021b      	lsls	r3, r3, #8
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	685a      	ldr	r2, [r3, #4]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	621a      	str	r2, [r3, #32]
}
 8006ecc:	bf00      	nop
 8006ece:	371c      	adds	r7, #28
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr
 8006ed8:	40012c00 	.word	0x40012c00
 8006edc:	40013400 	.word	0x40013400
 8006ee0:	40014000 	.word	0x40014000
 8006ee4:	40014400 	.word	0x40014400
 8006ee8:	40014800 	.word	0x40014800
 8006eec:	40015000 	.word	0x40015000

08006ef0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	021b      	lsls	r3, r3, #8
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	051b      	lsls	r3, r3, #20
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a1a      	ldr	r2, [pc, #104]	@ (8006fb0 <TIM_OC6_SetConfig+0xc0>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d013      	beq.n	8006f74 <TIM_OC6_SetConfig+0x84>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a19      	ldr	r2, [pc, #100]	@ (8006fb4 <TIM_OC6_SetConfig+0xc4>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d00f      	beq.n	8006f74 <TIM_OC6_SetConfig+0x84>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a18      	ldr	r2, [pc, #96]	@ (8006fb8 <TIM_OC6_SetConfig+0xc8>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d00b      	beq.n	8006f74 <TIM_OC6_SetConfig+0x84>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a17      	ldr	r2, [pc, #92]	@ (8006fbc <TIM_OC6_SetConfig+0xcc>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d007      	beq.n	8006f74 <TIM_OC6_SetConfig+0x84>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a16      	ldr	r2, [pc, #88]	@ (8006fc0 <TIM_OC6_SetConfig+0xd0>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d003      	beq.n	8006f74 <TIM_OC6_SetConfig+0x84>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a15      	ldr	r2, [pc, #84]	@ (8006fc4 <TIM_OC6_SetConfig+0xd4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d109      	bne.n	8006f88 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	695b      	ldr	r3, [r3, #20]
 8006f80:	029b      	lsls	r3, r3, #10
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	621a      	str	r2, [r3, #32]
}
 8006fa2:	bf00      	nop
 8006fa4:	371c      	adds	r7, #28
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	40012c00 	.word	0x40012c00
 8006fb4:	40013400 	.word	0x40013400
 8006fb8:	40014000 	.word	0x40014000
 8006fbc:	40014400 	.word	0x40014400
 8006fc0:	40014800 	.word	0x40014800
 8006fc4:	40015000 	.word	0x40015000

08006fc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b087      	sub	sp, #28
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	f023 0201 	bic.w	r2, r3, #1
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ff2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	011b      	lsls	r3, r3, #4
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	f023 030a 	bic.w	r3, r3, #10
 8007004:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	4313      	orrs	r3, r2
 800700c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	697a      	ldr	r2, [r7, #20]
 8007018:	621a      	str	r2, [r3, #32]
}
 800701a:	bf00      	nop
 800701c:	371c      	adds	r7, #28
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr

08007026 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007026:	b480      	push	{r7}
 8007028:	b087      	sub	sp, #28
 800702a:	af00      	add	r7, sp, #0
 800702c:	60f8      	str	r0, [r7, #12]
 800702e:	60b9      	str	r1, [r7, #8]
 8007030:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	f023 0210 	bic.w	r2, r3, #16
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007050:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	031b      	lsls	r3, r3, #12
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	4313      	orrs	r3, r2
 800705a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007062:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	011b      	lsls	r3, r3, #4
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	621a      	str	r2, [r3, #32]
}
 800707a:	bf00      	nop
 800707c:	371c      	adds	r7, #28
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007086:	b480      	push	{r7}
 8007088:	b085      	sub	sp, #20
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
 800708e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800709c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f043 0307 	orr.w	r3, r3, #7
 80070ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	609a      	str	r2, [r3, #8]
}
 80070b4:	bf00      	nop
 80070b6:	3714      	adds	r7, #20
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
 80070cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	021a      	lsls	r2, r3, #8
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	431a      	orrs	r2, r3
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	697a      	ldr	r2, [r7, #20]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	609a      	str	r2, [r3, #8]
}
 80070f4:	bf00      	nop
 80070f6:	371c      	adds	r7, #28
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007100:	b480      	push	{r7}
 8007102:	b087      	sub	sp, #28
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f003 031f 	and.w	r3, r3, #31
 8007112:	2201      	movs	r2, #1
 8007114:	fa02 f303 	lsl.w	r3, r2, r3
 8007118:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6a1a      	ldr	r2, [r3, #32]
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	43db      	mvns	r3, r3
 8007122:	401a      	ands	r2, r3
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6a1a      	ldr	r2, [r3, #32]
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f003 031f 	and.w	r3, r3, #31
 8007132:	6879      	ldr	r1, [r7, #4]
 8007134:	fa01 f303 	lsl.w	r3, r1, r3
 8007138:	431a      	orrs	r2, r3
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	621a      	str	r2, [r3, #32]
}
 800713e:	bf00      	nop
 8007140:	371c      	adds	r7, #28
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
	...

0800714c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a26      	ldr	r2, [pc, #152]	@ (80071f0 <TIM_ResetCallback+0xa4>)
 8007158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a25      	ldr	r2, [pc, #148]	@ (80071f4 <TIM_ResetCallback+0xa8>)
 8007160:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a24      	ldr	r2, [pc, #144]	@ (80071f8 <TIM_ResetCallback+0xac>)
 8007168:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a23      	ldr	r2, [pc, #140]	@ (80071fc <TIM_ResetCallback+0xb0>)
 8007170:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a22      	ldr	r2, [pc, #136]	@ (8007200 <TIM_ResetCallback+0xb4>)
 8007178:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a21      	ldr	r2, [pc, #132]	@ (8007204 <TIM_ResetCallback+0xb8>)
 8007180:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a20      	ldr	r2, [pc, #128]	@ (8007208 <TIM_ResetCallback+0xbc>)
 8007188:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a1f      	ldr	r2, [pc, #124]	@ (800720c <TIM_ResetCallback+0xc0>)
 8007190:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a1e      	ldr	r2, [pc, #120]	@ (8007210 <TIM_ResetCallback+0xc4>)
 8007198:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a1d      	ldr	r2, [pc, #116]	@ (8007214 <TIM_ResetCallback+0xc8>)
 80071a0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a1c      	ldr	r2, [pc, #112]	@ (8007218 <TIM_ResetCallback+0xcc>)
 80071a8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a1b      	ldr	r2, [pc, #108]	@ (800721c <TIM_ResetCallback+0xd0>)
 80071b0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a1a      	ldr	r2, [pc, #104]	@ (8007220 <TIM_ResetCallback+0xd4>)
 80071b8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a19      	ldr	r2, [pc, #100]	@ (8007224 <TIM_ResetCallback+0xd8>)
 80071c0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a18      	ldr	r2, [pc, #96]	@ (8007228 <TIM_ResetCallback+0xdc>)
 80071c8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a17      	ldr	r2, [pc, #92]	@ (800722c <TIM_ResetCallback+0xe0>)
 80071d0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a16      	ldr	r2, [pc, #88]	@ (8007230 <TIM_ResetCallback+0xe4>)
 80071d8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a15      	ldr	r2, [pc, #84]	@ (8007234 <TIM_ResetCallback+0xe8>)
 80071e0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	0800233d 	.word	0x0800233d
 80071f4:	08006499 	.word	0x08006499
 80071f8:	08006511 	.word	0x08006511
 80071fc:	08006525 	.word	0x08006525
 8007200:	080064c1 	.word	0x080064c1
 8007204:	080064d5 	.word	0x080064d5
 8007208:	080064ad 	.word	0x080064ad
 800720c:	080064e9 	.word	0x080064e9
 8007210:	080064fd 	.word	0x080064fd
 8007214:	08006539 	.word	0x08006539
 8007218:	0800748d 	.word	0x0800748d
 800721c:	080074a1 	.word	0x080074a1
 8007220:	080074b5 	.word	0x080074b5
 8007224:	080074c9 	.word	0x080074c9
 8007228:	080074dd 	.word	0x080074dd
 800722c:	080074f1 	.word	0x080074f1
 8007230:	08007505 	.word	0x08007505
 8007234:	08007519 	.word	0x08007519

08007238 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007248:	2b01      	cmp	r3, #1
 800724a:	d101      	bne.n	8007250 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800724c:	2302      	movs	r3, #2
 800724e:	e074      	b.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2202      	movs	r2, #2
 800725c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a34      	ldr	r2, [pc, #208]	@ (8007348 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d009      	beq.n	800728e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a33      	ldr	r2, [pc, #204]	@ (800734c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d004      	beq.n	800728e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a31      	ldr	r2, [pc, #196]	@ (8007350 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d108      	bne.n	80072a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007294:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	4313      	orrs	r3, r2
 800729e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80072a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a21      	ldr	r2, [pc, #132]	@ (8007348 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d022      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d0:	d01d      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a1f      	ldr	r2, [pc, #124]	@ (8007354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d018      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007358 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d013      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a1c      	ldr	r2, [pc, #112]	@ (800735c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d00e      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a15      	ldr	r2, [pc, #84]	@ (800734c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d009      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a18      	ldr	r2, [pc, #96]	@ (8007360 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d004      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a11      	ldr	r2, [pc, #68]	@ (8007350 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d10c      	bne.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	4313      	orrs	r3, r2
 800731e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	40012c00 	.word	0x40012c00
 800734c:	40013400 	.word	0x40013400
 8007350:	40015000 	.word	0x40015000
 8007354:	40000400 	.word	0x40000400
 8007358:	40000800 	.word	0x40000800
 800735c:	40000c00 	.word	0x40000c00
 8007360:	40014000 	.word	0x40014000

08007364 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800736e:	2300      	movs	r3, #0
 8007370:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007378:	2b01      	cmp	r3, #1
 800737a:	d101      	bne.n	8007380 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800737c:	2302      	movs	r3, #2
 800737e:	e078      	b.n	8007472 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	4313      	orrs	r3, r2
 8007394:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4313      	orrs	r3, r2
 80073be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	691b      	ldr	r3, [r3, #16]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	4313      	orrs	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e6:	4313      	orrs	r3, r2
 80073e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	699b      	ldr	r3, [r3, #24]
 80073f4:	041b      	lsls	r3, r3, #16
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	69db      	ldr	r3, [r3, #28]
 8007404:	4313      	orrs	r3, r2
 8007406:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a1c      	ldr	r2, [pc, #112]	@ (8007480 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d009      	beq.n	8007426 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a1b      	ldr	r2, [pc, #108]	@ (8007484 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d004      	beq.n	8007426 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a19      	ldr	r2, [pc, #100]	@ (8007488 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d11c      	bne.n	8007460 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007430:	051b      	lsls	r3, r3, #20
 8007432:	4313      	orrs	r3, r2
 8007434:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	4313      	orrs	r3, r2
 8007442:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744e:	4313      	orrs	r3, r2
 8007450:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800745c:	4313      	orrs	r3, r2
 800745e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40012c00 	.word	0x40012c00
 8007484:	40013400 	.word	0x40013400
 8007488:	40015000 	.word	0x40015000

0800748c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007494:	bf00      	nop
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80074e4:	bf00      	nop
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d101      	bne.n	800753e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	e050      	b.n	80075e0 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007544:	2b00      	cmp	r3, #0
 8007546:	d114      	bne.n	8007572 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 fdc5 	bl	80080e0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800755c:	2b00      	cmp	r3, #0
 800755e:	d103      	bne.n	8007568 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a21      	ldr	r2, [pc, #132]	@ (80075e8 <HAL_UART_Init+0xbc>)
 8007564:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2224      	movs	r2, #36	@ 0x24
 8007576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f022 0201 	bic.w	r2, r2, #1
 8007588:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800758e:	2b00      	cmp	r3, #0
 8007590:	d002      	beq.n	8007598 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f001 f8f2 	bl	800877c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 fdf3 	bl	8008184 <UART_SetConfig>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d101      	bne.n	80075a8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	e01b      	b.n	80075e0 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80075b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689a      	ldr	r2, [r3, #8]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f042 0201 	orr.w	r2, r2, #1
 80075d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f001 f971 	bl	80088c0 <UART_CheckIdleState>
 80075de:	4603      	mov	r3, r0
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3708      	adds	r7, #8
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	08003295 	.word	0x08003295

080075ec <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	460b      	mov	r3, r1
 80075f6:	607a      	str	r2, [r7, #4]
 80075f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d109      	bne.n	8007618 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800760a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e09c      	b.n	8007752 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761e:	2b20      	cmp	r3, #32
 8007620:	d16c      	bne.n	80076fc <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8007622:	7afb      	ldrb	r3, [r7, #11]
 8007624:	2b0c      	cmp	r3, #12
 8007626:	d85e      	bhi.n	80076e6 <HAL_UART_RegisterCallback+0xfa>
 8007628:	a201      	add	r2, pc, #4	@ (adr r2, 8007630 <HAL_UART_RegisterCallback+0x44>)
 800762a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800762e:	bf00      	nop
 8007630:	08007665 	.word	0x08007665
 8007634:	0800766f 	.word	0x0800766f
 8007638:	08007679 	.word	0x08007679
 800763c:	08007683 	.word	0x08007683
 8007640:	0800768d 	.word	0x0800768d
 8007644:	08007697 	.word	0x08007697
 8007648:	080076a1 	.word	0x080076a1
 800764c:	080076ab 	.word	0x080076ab
 8007650:	080076b5 	.word	0x080076b5
 8007654:	080076bf 	.word	0x080076bf
 8007658:	080076c9 	.word	0x080076c9
 800765c:	080076d3 	.word	0x080076d3
 8007660:	080076dd 	.word	0x080076dd
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800766c:	e070      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007676:	e06b      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8007680:	e066      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800768a:	e061      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007694:	e05c      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800769e:	e057      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80076a8:	e052      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80076b2:	e04d      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	687a      	ldr	r2, [r7, #4]
 80076b8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80076bc:	e048      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 80076c6:	e043      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 80076d0:	e03e      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80076da:	e039      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80076e4:	e034      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	75fb      	strb	r3, [r7, #23]
        break;
 80076fa:	e029      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007702:	2b00      	cmp	r3, #0
 8007704:	d11a      	bne.n	800773c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8007706:	7afb      	ldrb	r3, [r7, #11]
 8007708:	2b0b      	cmp	r3, #11
 800770a:	d002      	beq.n	8007712 <HAL_UART_RegisterCallback+0x126>
 800770c:	2b0c      	cmp	r3, #12
 800770e:	d005      	beq.n	800771c <HAL_UART_RegisterCallback+0x130>
 8007710:	e009      	b.n	8007726 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800771a:	e019      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007724:	e014      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800772c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	75fb      	strb	r3, [r7, #23]
        break;
 800773a:	e009      	b.n	8007750 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007742:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007750:	7dfb      	ldrb	r3, [r7, #23]
}
 8007752:	4618      	mov	r0, r3
 8007754:	371c      	adds	r7, #28
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop

08007760 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b08a      	sub	sp, #40	@ 0x28
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	4613      	mov	r3, r2
 800776c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007774:	2b20      	cmp	r3, #32
 8007776:	d167      	bne.n	8007848 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d002      	beq.n	8007784 <HAL_UART_Transmit_DMA+0x24>
 800777e:	88fb      	ldrh	r3, [r7, #6]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e060      	b.n	800784a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	88fa      	ldrh	r2, [r7, #6]
 8007792:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	88fa      	ldrh	r2, [r7, #6]
 800779a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2221      	movs	r2, #33	@ 0x21
 80077aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d028      	beq.n	8007808 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077ba:	4a26      	ldr	r2, [pc, #152]	@ (8007854 <HAL_UART_Transmit_DMA+0xf4>)
 80077bc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077c2:	4a25      	ldr	r2, [pc, #148]	@ (8007858 <HAL_UART_Transmit_DMA+0xf8>)
 80077c4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077ca:	4a24      	ldr	r2, [pc, #144]	@ (800785c <HAL_UART_Transmit_DMA+0xfc>)
 80077cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077d2:	2200      	movs	r2, #0
 80077d4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077de:	4619      	mov	r1, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3328      	adds	r3, #40	@ 0x28
 80077e6:	461a      	mov	r2, r3
 80077e8:	88fb      	ldrh	r3, [r7, #6]
 80077ea:	f7fc f90d 	bl	8003a08 <HAL_DMA_Start_IT>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d009      	beq.n	8007808 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2210      	movs	r2, #16
 80077f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2220      	movs	r2, #32
 8007800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e020      	b.n	800784a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2240      	movs	r2, #64	@ 0x40
 800780e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3308      	adds	r3, #8
 8007816:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	e853 3f00 	ldrex	r3, [r3]
 800781e:	613b      	str	r3, [r7, #16]
   return(result);
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007826:	627b      	str	r3, [r7, #36]	@ 0x24
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3308      	adds	r3, #8
 800782e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007830:	623a      	str	r2, [r7, #32]
 8007832:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	69f9      	ldr	r1, [r7, #28]
 8007836:	6a3a      	ldr	r2, [r7, #32]
 8007838:	e841 2300 	strex	r3, r2, [r1]
 800783c:	61bb      	str	r3, [r7, #24]
   return(result);
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1e5      	bne.n	8007810 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	e000      	b.n	800784a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007848:	2302      	movs	r3, #2
  }
}
 800784a:	4618      	mov	r0, r3
 800784c:	3728      	adds	r7, #40	@ 0x28
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	08008d8b 	.word	0x08008d8b
 8007858:	08008e29 	.word	0x08008e29
 800785c:	08008fc3 	.word	0x08008fc3

08007860 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b08a      	sub	sp, #40	@ 0x28
 8007864:	af00      	add	r7, sp, #0
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	4613      	mov	r3, r2
 800786c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007874:	2b20      	cmp	r3, #32
 8007876:	d137      	bne.n	80078e8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d002      	beq.n	8007884 <HAL_UART_Receive_DMA+0x24>
 800787e:	88fb      	ldrh	r3, [r7, #6]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d101      	bne.n	8007888 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e030      	b.n	80078ea <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2200      	movs	r2, #0
 800788c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a18      	ldr	r2, [pc, #96]	@ (80078f4 <HAL_UART_Receive_DMA+0x94>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d01f      	beq.n	80078d8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d018      	beq.n	80078d8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	e853 3f00 	ldrex	r3, [r3]
 80078b2:	613b      	str	r3, [r7, #16]
   return(result);
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80078ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	461a      	mov	r2, r3
 80078c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c4:	623b      	str	r3, [r7, #32]
 80078c6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c8:	69f9      	ldr	r1, [r7, #28]
 80078ca:	6a3a      	ldr	r2, [r7, #32]
 80078cc:	e841 2300 	strex	r3, r2, [r1]
 80078d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1e6      	bne.n	80078a6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80078d8:	88fb      	ldrh	r3, [r7, #6]
 80078da:	461a      	mov	r2, r3
 80078dc:	68b9      	ldr	r1, [r7, #8]
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f001 f906 	bl	8008af0 <UART_Start_Receive_DMA>
 80078e4:	4603      	mov	r3, r0
 80078e6:	e000      	b.n	80078ea <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80078e8:	2302      	movs	r3, #2
  }
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3728      	adds	r7, #40	@ 0x28
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	40008000 	.word	0x40008000

080078f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b0ba      	sub	sp, #232	@ 0xe8
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	69db      	ldr	r3, [r3, #28]
 8007906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800791e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007922:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007926:	4013      	ands	r3, r2
 8007928:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800792c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007930:	2b00      	cmp	r3, #0
 8007932:	d11b      	bne.n	800796c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007938:	f003 0320 	and.w	r3, r3, #32
 800793c:	2b00      	cmp	r3, #0
 800793e:	d015      	beq.n	800796c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007944:	f003 0320 	and.w	r3, r3, #32
 8007948:	2b00      	cmp	r3, #0
 800794a:	d105      	bne.n	8007958 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800794c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d009      	beq.n	800796c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 82f3 	beq.w	8007f48 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	4798      	blx	r3
      }
      return;
 800796a:	e2ed      	b.n	8007f48 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800796c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 8129 	beq.w	8007bc8 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007976:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800797a:	4b90      	ldr	r3, [pc, #576]	@ (8007bbc <HAL_UART_IRQHandler+0x2c4>)
 800797c:	4013      	ands	r3, r2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d106      	bne.n	8007990 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007982:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007986:	4b8e      	ldr	r3, [pc, #568]	@ (8007bc0 <HAL_UART_IRQHandler+0x2c8>)
 8007988:	4013      	ands	r3, r2
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 811c 	beq.w	8007bc8 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007990:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007994:	f003 0301 	and.w	r3, r3, #1
 8007998:	2b00      	cmp	r3, #0
 800799a:	d011      	beq.n	80079c0 <HAL_UART_IRQHandler+0xc8>
 800799c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00b      	beq.n	80079c0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2201      	movs	r2, #1
 80079ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079b6:	f043 0201 	orr.w	r2, r3, #1
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079c4:	f003 0302 	and.w	r3, r3, #2
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d011      	beq.n	80079f0 <HAL_UART_IRQHandler+0xf8>
 80079cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d00b      	beq.n	80079f0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2202      	movs	r2, #2
 80079de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079e6:	f043 0204 	orr.w	r2, r3, #4
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079f4:	f003 0304 	and.w	r3, r3, #4
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d011      	beq.n	8007a20 <HAL_UART_IRQHandler+0x128>
 80079fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00b      	beq.n	8007a20 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2204      	movs	r2, #4
 8007a0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a16:	f043 0202 	orr.w	r2, r3, #2
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a24:	f003 0308 	and.w	r3, r3, #8
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d017      	beq.n	8007a5c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a30:	f003 0320 	and.w	r3, r3, #32
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d105      	bne.n	8007a44 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a38:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a3c:	4b5f      	ldr	r3, [pc, #380]	@ (8007bbc <HAL_UART_IRQHandler+0x2c4>)
 8007a3e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2208      	movs	r2, #8
 8007a4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a52:	f043 0208 	orr.w	r2, r3, #8
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d012      	beq.n	8007a8e <HAL_UART_IRQHandler+0x196>
 8007a68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00c      	beq.n	8007a8e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a84:	f043 0220 	orr.w	r2, r3, #32
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f000 8259 	beq.w	8007f4c <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9e:	f003 0320 	and.w	r3, r3, #32
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d013      	beq.n	8007ace <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aaa:	f003 0320 	and.w	r3, r3, #32
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d105      	bne.n	8007abe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d007      	beq.n	8007ace <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d003      	beq.n	8007ace <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ad4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae2:	2b40      	cmp	r3, #64	@ 0x40
 8007ae4:	d005      	beq.n	8007af2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007aea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d058      	beq.n	8007ba4 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f001 f8e3 	bl	8008cbe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b02:	2b40      	cmp	r3, #64	@ 0x40
 8007b04:	d148      	bne.n	8007b98 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b14:	e853 3f00 	ldrex	r3, [r3]
 8007b18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3308      	adds	r3, #8
 8007b2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1d9      	bne.n	8007b06 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d017      	beq.n	8007b8c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b62:	4a18      	ldr	r2, [pc, #96]	@ (8007bc4 <HAL_UART_IRQHandler+0x2cc>)
 8007b64:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f7fc f81f 	bl	8003bb0 <HAL_DMA_Abort_IT>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d01f      	beq.n	8007bb8 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007b86:	4610      	mov	r0, r2
 8007b88:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b8a:	e015      	b.n	8007bb8 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b96:	e00f      	b.n	8007bb8 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ba2:	e009      	b.n	8007bb8 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007bb6:	e1c9      	b.n	8007f4c <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb8:	bf00      	nop
    return;
 8007bba:	e1c7      	b.n	8007f4c <HAL_UART_IRQHandler+0x654>
 8007bbc:	10000001 	.word	0x10000001
 8007bc0:	04000120 	.word	0x04000120
 8007bc4:	08009047 	.word	0x08009047

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	f040 8157 	bne.w	8007e80 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bd6:	f003 0310 	and.w	r3, r3, #16
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f000 8150 	beq.w	8007e80 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007be4:	f003 0310 	and.w	r3, r3, #16
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 8149 	beq.w	8007e80 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2210      	movs	r2, #16
 8007bf4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c00:	2b40      	cmp	r3, #64	@ 0x40
 8007c02:	f040 80bd 	bne.w	8007d80 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 8199 	beq.w	8007f50 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	f080 8191 	bcs.w	8007f50 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 0320 	and.w	r3, r3, #32
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f040 8087 	bne.w	8007d5a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c58:	e853 3f00 	ldrex	r3, [r3]
 8007c5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	461a      	mov	r2, r3
 8007c72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007c7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c86:	e841 2300 	strex	r3, r2, [r1]
 8007c8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1da      	bne.n	8007c4c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	3308      	adds	r3, #8
 8007c9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ca0:	e853 3f00 	ldrex	r3, [r3]
 8007ca4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ca6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ca8:	f023 0301 	bic.w	r3, r3, #1
 8007cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	3308      	adds	r3, #8
 8007cb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007cba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007cbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007cc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007cc6:	e841 2300 	strex	r3, r2, [r1]
 8007cca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007ccc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1e1      	bne.n	8007c96 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	3308      	adds	r3, #8
 8007cd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cdc:	e853 3f00 	ldrex	r3, [r3]
 8007ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007ce2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ce4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ce8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3308      	adds	r3, #8
 8007cf2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007cf6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007cfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e3      	bne.n	8007cd2 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d20:	e853 3f00 	ldrex	r3, [r3]
 8007d24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d28:	f023 0310 	bic.w	r3, r3, #16
 8007d2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	461a      	mov	r2, r3
 8007d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d42:	e841 2300 	strex	r3, r2, [r1]
 8007d46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1e4      	bne.n	8007d18 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7fb fed2 	bl	8003afe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2202      	movs	r2, #2
 8007d5e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8007d72:	b292      	uxth	r2, r2
 8007d74:	1a8a      	subs	r2, r1, r2
 8007d76:	b292      	uxth	r2, r2
 8007d78:	4611      	mov	r1, r2
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d7e:	e0e7      	b.n	8007f50 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	1ad3      	subs	r3, r2, r3
 8007d90:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	f000 80d9 	beq.w	8007f54 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8007da2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f000 80d4 	beq.w	8007f54 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db4:	e853 3f00 	ldrex	r3, [r3]
 8007db8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	461a      	mov	r2, r3
 8007dca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007dce:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dd0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dd6:	e841 2300 	strex	r3, r2, [r1]
 8007dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1e4      	bne.n	8007dac <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3308      	adds	r3, #8
 8007de8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	e853 3f00 	ldrex	r3, [r3]
 8007df0:	623b      	str	r3, [r7, #32]
   return(result);
 8007df2:	6a3b      	ldr	r3, [r7, #32]
 8007df4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007df8:	f023 0301 	bic.w	r3, r3, #1
 8007dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	3308      	adds	r3, #8
 8007e06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e12:	e841 2300 	strex	r3, r2, [r1]
 8007e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1e1      	bne.n	8007de2 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2220      	movs	r2, #32
 8007e22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	e853 3f00 	ldrex	r3, [r3]
 8007e3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f023 0310 	bic.w	r3, r3, #16
 8007e46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e54:	61fb      	str	r3, [r7, #28]
 8007e56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e58:	69b9      	ldr	r1, [r7, #24]
 8007e5a:	69fa      	ldr	r2, [r7, #28]
 8007e5c:	e841 2300 	strex	r3, r2, [r1]
 8007e60:	617b      	str	r3, [r7, #20]
   return(result);
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1e4      	bne.n	8007e32 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007e74:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007e78:	4611      	mov	r1, r2
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007e7e:	e069      	b.n	8007f54 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007e80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d010      	beq.n	8007eae <HAL_UART_IRQHandler+0x5b6>
 8007e8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00a      	beq.n	8007eae <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ea0:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007eac:	e055      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d014      	beq.n	8007ee4 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d105      	bne.n	8007ed2 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007eca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d008      	beq.n	8007ee4 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d03e      	beq.n	8007f58 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	4798      	blx	r3
    }
    return;
 8007ee2:	e039      	b.n	8007f58 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d009      	beq.n	8007f04 <HAL_UART_IRQHandler+0x60c>
 8007ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d003      	beq.n	8007f04 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f001 f8ba 	bl	8009076 <UART_EndTransmit_IT>
    return;
 8007f02:	e02a      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00b      	beq.n	8007f28 <HAL_UART_IRQHandler+0x630>
 8007f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d005      	beq.n	8007f28 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f26:	e018      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d012      	beq.n	8007f5a <HAL_UART_IRQHandler+0x662>
 8007f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	da0e      	bge.n	8007f5a <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f46:	e008      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
      return;
 8007f48:	bf00      	nop
 8007f4a:	e006      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
    return;
 8007f4c:	bf00      	nop
 8007f4e:	e004      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
      return;
 8007f50:	bf00      	nop
 8007f52:	e002      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
      return;
 8007f54:	bf00      	nop
 8007f56:	e000      	b.n	8007f5a <HAL_UART_IRQHandler+0x662>
    return;
 8007f58:	bf00      	nop
  }
}
 8007f5a:	37e8      	adds	r7, #232	@ 0xe8
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007f7c:	bf00      	nop
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007ff4:	bf00      	nop
 8007ff6:	370c      	adds	r7, #12
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008000:	b480      	push	{r7}
 8008002:	b083      	sub	sp, #12
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	460b      	mov	r3, r1
 800800a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a09      	ldr	r2, [pc, #36]	@ (800804c <HAL_UART_ReceiverTimeout_Config+0x34>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d009      	beq.n	8008040 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	430a      	orrs	r2, r1
 800803e:	615a      	str	r2, [r3, #20]
  }
}
 8008040:	bf00      	nop
 8008042:	370c      	adds	r7, #12
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr
 800804c:	40008000 	.word	0x40008000

08008050 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a18      	ldr	r2, [pc, #96]	@ (80080c0 <HAL_UART_EnableReceiverTimeout+0x70>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d027      	beq.n	80080b2 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008068:	2b20      	cmp	r3, #32
 800806a:	d120      	bne.n	80080ae <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008072:	2b01      	cmp	r3, #1
 8008074:	d101      	bne.n	800807a <HAL_UART_EnableReceiverTimeout+0x2a>
 8008076:	2302      	movs	r3, #2
 8008078:	e01c      	b.n	80080b4 <HAL_UART_EnableReceiverTimeout+0x64>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2224      	movs	r2, #36	@ 0x24
 8008086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8008098:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2220      	movs	r2, #32
 800809e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	e002      	b.n	80080b4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 80080ae:	2302      	movs	r3, #2
 80080b0:	e000      	b.n	80080b4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
  }
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	40008000 	.word	0x40008000

080080c4 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	370c      	adds	r7, #12
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
	...

080080e0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b083      	sub	sp, #12
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a1a      	ldr	r2, [pc, #104]	@ (8008154 <UART_InitCallbacksToDefault+0x74>)
 80080ec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a19      	ldr	r2, [pc, #100]	@ (8008158 <UART_InitCallbacksToDefault+0x78>)
 80080f4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a18      	ldr	r2, [pc, #96]	@ (800815c <UART_InitCallbacksToDefault+0x7c>)
 80080fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a17      	ldr	r2, [pc, #92]	@ (8008160 <UART_InitCallbacksToDefault+0x80>)
 8008104:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a16      	ldr	r2, [pc, #88]	@ (8008164 <UART_InitCallbacksToDefault+0x84>)
 800810c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a15      	ldr	r2, [pc, #84]	@ (8008168 <UART_InitCallbacksToDefault+0x88>)
 8008114:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4a14      	ldr	r2, [pc, #80]	@ (800816c <UART_InitCallbacksToDefault+0x8c>)
 800811c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a13      	ldr	r2, [pc, #76]	@ (8008170 <UART_InitCallbacksToDefault+0x90>)
 8008124:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a12      	ldr	r2, [pc, #72]	@ (8008174 <UART_InitCallbacksToDefault+0x94>)
 800812c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a11      	ldr	r2, [pc, #68]	@ (8008178 <UART_InitCallbacksToDefault+0x98>)
 8008134:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a10      	ldr	r2, [pc, #64]	@ (800817c <UART_InitCallbacksToDefault+0x9c>)
 800813c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a0f      	ldr	r2, [pc, #60]	@ (8008180 <UART_InitCallbacksToDefault+0xa0>)
 8008144:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008148:	bf00      	nop
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr
 8008154:	08007f75 	.word	0x08007f75
 8008158:	08007f61 	.word	0x08007f61
 800815c:	08007f9d 	.word	0x08007f9d
 8008160:	08007f89 	.word	0x08007f89
 8008164:	08007fb1 	.word	0x08007fb1
 8008168:	08007fc5 	.word	0x08007fc5
 800816c:	08007fd9 	.word	0x08007fd9
 8008170:	08007fed 	.word	0x08007fed
 8008174:	080090d1 	.word	0x080090d1
 8008178:	080090e5 	.word	0x080090e5
 800817c:	080090f9 	.word	0x080090f9
 8008180:	08008001 	.word	0x08008001

08008184 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008188:	b08c      	sub	sp, #48	@ 0x30
 800818a:	af00      	add	r7, sp, #0
 800818c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800818e:	2300      	movs	r3, #0
 8008190:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	689a      	ldr	r2, [r3, #8]
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	431a      	orrs	r2, r3
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	431a      	orrs	r2, r3
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	69db      	ldr	r3, [r3, #28]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	4baa      	ldr	r3, [pc, #680]	@ (800845c <UART_SetConfig+0x2d8>)
 80081b4:	4013      	ands	r3, r2
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	6812      	ldr	r2, [r2, #0]
 80081ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081bc:	430b      	orrs	r3, r1
 80081be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	68da      	ldr	r2, [r3, #12]
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	430a      	orrs	r2, r1
 80081d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	699b      	ldr	r3, [r3, #24]
 80081da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a9f      	ldr	r2, [pc, #636]	@ (8008460 <UART_SetConfig+0x2dc>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d004      	beq.n	80081f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081ec:	4313      	orrs	r3, r2
 80081ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80081fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80081fe:	697a      	ldr	r2, [r7, #20]
 8008200:	6812      	ldr	r2, [r2, #0]
 8008202:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008204:	430b      	orrs	r3, r1
 8008206:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800820e:	f023 010f 	bic.w	r1, r3, #15
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	430a      	orrs	r2, r1
 800821c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a90      	ldr	r2, [pc, #576]	@ (8008464 <UART_SetConfig+0x2e0>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d125      	bne.n	8008274 <UART_SetConfig+0xf0>
 8008228:	4b8f      	ldr	r3, [pc, #572]	@ (8008468 <UART_SetConfig+0x2e4>)
 800822a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800822e:	f003 0303 	and.w	r3, r3, #3
 8008232:	2b03      	cmp	r3, #3
 8008234:	d81a      	bhi.n	800826c <UART_SetConfig+0xe8>
 8008236:	a201      	add	r2, pc, #4	@ (adr r2, 800823c <UART_SetConfig+0xb8>)
 8008238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800823c:	0800824d 	.word	0x0800824d
 8008240:	0800825d 	.word	0x0800825d
 8008244:	08008255 	.word	0x08008255
 8008248:	08008265 	.word	0x08008265
 800824c:	2301      	movs	r3, #1
 800824e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008252:	e116      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008254:	2302      	movs	r3, #2
 8008256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800825a:	e112      	b.n	8008482 <UART_SetConfig+0x2fe>
 800825c:	2304      	movs	r3, #4
 800825e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008262:	e10e      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008264:	2308      	movs	r3, #8
 8008266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800826a:	e10a      	b.n	8008482 <UART_SetConfig+0x2fe>
 800826c:	2310      	movs	r3, #16
 800826e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008272:	e106      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a7c      	ldr	r2, [pc, #496]	@ (800846c <UART_SetConfig+0x2e8>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d138      	bne.n	80082f0 <UART_SetConfig+0x16c>
 800827e:	4b7a      	ldr	r3, [pc, #488]	@ (8008468 <UART_SetConfig+0x2e4>)
 8008280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008284:	f003 030c 	and.w	r3, r3, #12
 8008288:	2b0c      	cmp	r3, #12
 800828a:	d82d      	bhi.n	80082e8 <UART_SetConfig+0x164>
 800828c:	a201      	add	r2, pc, #4	@ (adr r2, 8008294 <UART_SetConfig+0x110>)
 800828e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008292:	bf00      	nop
 8008294:	080082c9 	.word	0x080082c9
 8008298:	080082e9 	.word	0x080082e9
 800829c:	080082e9 	.word	0x080082e9
 80082a0:	080082e9 	.word	0x080082e9
 80082a4:	080082d9 	.word	0x080082d9
 80082a8:	080082e9 	.word	0x080082e9
 80082ac:	080082e9 	.word	0x080082e9
 80082b0:	080082e9 	.word	0x080082e9
 80082b4:	080082d1 	.word	0x080082d1
 80082b8:	080082e9 	.word	0x080082e9
 80082bc:	080082e9 	.word	0x080082e9
 80082c0:	080082e9 	.word	0x080082e9
 80082c4:	080082e1 	.word	0x080082e1
 80082c8:	2300      	movs	r3, #0
 80082ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ce:	e0d8      	b.n	8008482 <UART_SetConfig+0x2fe>
 80082d0:	2302      	movs	r3, #2
 80082d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082d6:	e0d4      	b.n	8008482 <UART_SetConfig+0x2fe>
 80082d8:	2304      	movs	r3, #4
 80082da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082de:	e0d0      	b.n	8008482 <UART_SetConfig+0x2fe>
 80082e0:	2308      	movs	r3, #8
 80082e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e6:	e0cc      	b.n	8008482 <UART_SetConfig+0x2fe>
 80082e8:	2310      	movs	r3, #16
 80082ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ee:	e0c8      	b.n	8008482 <UART_SetConfig+0x2fe>
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a5e      	ldr	r2, [pc, #376]	@ (8008470 <UART_SetConfig+0x2ec>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d125      	bne.n	8008346 <UART_SetConfig+0x1c2>
 80082fa:	4b5b      	ldr	r3, [pc, #364]	@ (8008468 <UART_SetConfig+0x2e4>)
 80082fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008300:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008304:	2b30      	cmp	r3, #48	@ 0x30
 8008306:	d016      	beq.n	8008336 <UART_SetConfig+0x1b2>
 8008308:	2b30      	cmp	r3, #48	@ 0x30
 800830a:	d818      	bhi.n	800833e <UART_SetConfig+0x1ba>
 800830c:	2b20      	cmp	r3, #32
 800830e:	d00a      	beq.n	8008326 <UART_SetConfig+0x1a2>
 8008310:	2b20      	cmp	r3, #32
 8008312:	d814      	bhi.n	800833e <UART_SetConfig+0x1ba>
 8008314:	2b00      	cmp	r3, #0
 8008316:	d002      	beq.n	800831e <UART_SetConfig+0x19a>
 8008318:	2b10      	cmp	r3, #16
 800831a:	d008      	beq.n	800832e <UART_SetConfig+0x1aa>
 800831c:	e00f      	b.n	800833e <UART_SetConfig+0x1ba>
 800831e:	2300      	movs	r3, #0
 8008320:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008324:	e0ad      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008326:	2302      	movs	r3, #2
 8008328:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800832c:	e0a9      	b.n	8008482 <UART_SetConfig+0x2fe>
 800832e:	2304      	movs	r3, #4
 8008330:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008334:	e0a5      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008336:	2308      	movs	r3, #8
 8008338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800833c:	e0a1      	b.n	8008482 <UART_SetConfig+0x2fe>
 800833e:	2310      	movs	r3, #16
 8008340:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008344:	e09d      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a4a      	ldr	r2, [pc, #296]	@ (8008474 <UART_SetConfig+0x2f0>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d125      	bne.n	800839c <UART_SetConfig+0x218>
 8008350:	4b45      	ldr	r3, [pc, #276]	@ (8008468 <UART_SetConfig+0x2e4>)
 8008352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008356:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800835a:	2bc0      	cmp	r3, #192	@ 0xc0
 800835c:	d016      	beq.n	800838c <UART_SetConfig+0x208>
 800835e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008360:	d818      	bhi.n	8008394 <UART_SetConfig+0x210>
 8008362:	2b80      	cmp	r3, #128	@ 0x80
 8008364:	d00a      	beq.n	800837c <UART_SetConfig+0x1f8>
 8008366:	2b80      	cmp	r3, #128	@ 0x80
 8008368:	d814      	bhi.n	8008394 <UART_SetConfig+0x210>
 800836a:	2b00      	cmp	r3, #0
 800836c:	d002      	beq.n	8008374 <UART_SetConfig+0x1f0>
 800836e:	2b40      	cmp	r3, #64	@ 0x40
 8008370:	d008      	beq.n	8008384 <UART_SetConfig+0x200>
 8008372:	e00f      	b.n	8008394 <UART_SetConfig+0x210>
 8008374:	2300      	movs	r3, #0
 8008376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800837a:	e082      	b.n	8008482 <UART_SetConfig+0x2fe>
 800837c:	2302      	movs	r3, #2
 800837e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008382:	e07e      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008384:	2304      	movs	r3, #4
 8008386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800838a:	e07a      	b.n	8008482 <UART_SetConfig+0x2fe>
 800838c:	2308      	movs	r3, #8
 800838e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008392:	e076      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008394:	2310      	movs	r3, #16
 8008396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800839a:	e072      	b.n	8008482 <UART_SetConfig+0x2fe>
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a35      	ldr	r2, [pc, #212]	@ (8008478 <UART_SetConfig+0x2f4>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d12a      	bne.n	80083fc <UART_SetConfig+0x278>
 80083a6:	4b30      	ldr	r3, [pc, #192]	@ (8008468 <UART_SetConfig+0x2e4>)
 80083a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083b4:	d01a      	beq.n	80083ec <UART_SetConfig+0x268>
 80083b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083ba:	d81b      	bhi.n	80083f4 <UART_SetConfig+0x270>
 80083bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083c0:	d00c      	beq.n	80083dc <UART_SetConfig+0x258>
 80083c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083c6:	d815      	bhi.n	80083f4 <UART_SetConfig+0x270>
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d003      	beq.n	80083d4 <UART_SetConfig+0x250>
 80083cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083d0:	d008      	beq.n	80083e4 <UART_SetConfig+0x260>
 80083d2:	e00f      	b.n	80083f4 <UART_SetConfig+0x270>
 80083d4:	2300      	movs	r3, #0
 80083d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083da:	e052      	b.n	8008482 <UART_SetConfig+0x2fe>
 80083dc:	2302      	movs	r3, #2
 80083de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083e2:	e04e      	b.n	8008482 <UART_SetConfig+0x2fe>
 80083e4:	2304      	movs	r3, #4
 80083e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ea:	e04a      	b.n	8008482 <UART_SetConfig+0x2fe>
 80083ec:	2308      	movs	r3, #8
 80083ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083f2:	e046      	b.n	8008482 <UART_SetConfig+0x2fe>
 80083f4:	2310      	movs	r3, #16
 80083f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083fa:	e042      	b.n	8008482 <UART_SetConfig+0x2fe>
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a17      	ldr	r2, [pc, #92]	@ (8008460 <UART_SetConfig+0x2dc>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d13a      	bne.n	800847c <UART_SetConfig+0x2f8>
 8008406:	4b18      	ldr	r3, [pc, #96]	@ (8008468 <UART_SetConfig+0x2e4>)
 8008408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800840c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008410:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008414:	d01a      	beq.n	800844c <UART_SetConfig+0x2c8>
 8008416:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800841a:	d81b      	bhi.n	8008454 <UART_SetConfig+0x2d0>
 800841c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008420:	d00c      	beq.n	800843c <UART_SetConfig+0x2b8>
 8008422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008426:	d815      	bhi.n	8008454 <UART_SetConfig+0x2d0>
 8008428:	2b00      	cmp	r3, #0
 800842a:	d003      	beq.n	8008434 <UART_SetConfig+0x2b0>
 800842c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008430:	d008      	beq.n	8008444 <UART_SetConfig+0x2c0>
 8008432:	e00f      	b.n	8008454 <UART_SetConfig+0x2d0>
 8008434:	2300      	movs	r3, #0
 8008436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800843a:	e022      	b.n	8008482 <UART_SetConfig+0x2fe>
 800843c:	2302      	movs	r3, #2
 800843e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008442:	e01e      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008444:	2304      	movs	r3, #4
 8008446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800844a:	e01a      	b.n	8008482 <UART_SetConfig+0x2fe>
 800844c:	2308      	movs	r3, #8
 800844e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008452:	e016      	b.n	8008482 <UART_SetConfig+0x2fe>
 8008454:	2310      	movs	r3, #16
 8008456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800845a:	e012      	b.n	8008482 <UART_SetConfig+0x2fe>
 800845c:	cfff69f3 	.word	0xcfff69f3
 8008460:	40008000 	.word	0x40008000
 8008464:	40013800 	.word	0x40013800
 8008468:	40021000 	.word	0x40021000
 800846c:	40004400 	.word	0x40004400
 8008470:	40004800 	.word	0x40004800
 8008474:	40004c00 	.word	0x40004c00
 8008478:	40005000 	.word	0x40005000
 800847c:	2310      	movs	r3, #16
 800847e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4aae      	ldr	r2, [pc, #696]	@ (8008740 <UART_SetConfig+0x5bc>)
 8008488:	4293      	cmp	r3, r2
 800848a:	f040 8097 	bne.w	80085bc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800848e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008492:	2b08      	cmp	r3, #8
 8008494:	d823      	bhi.n	80084de <UART_SetConfig+0x35a>
 8008496:	a201      	add	r2, pc, #4	@ (adr r2, 800849c <UART_SetConfig+0x318>)
 8008498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800849c:	080084c1 	.word	0x080084c1
 80084a0:	080084df 	.word	0x080084df
 80084a4:	080084c9 	.word	0x080084c9
 80084a8:	080084df 	.word	0x080084df
 80084ac:	080084cf 	.word	0x080084cf
 80084b0:	080084df 	.word	0x080084df
 80084b4:	080084df 	.word	0x080084df
 80084b8:	080084df 	.word	0x080084df
 80084bc:	080084d7 	.word	0x080084d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084c0:	f7fc fc8c 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 80084c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084c6:	e010      	b.n	80084ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084c8:	4b9e      	ldr	r3, [pc, #632]	@ (8008744 <UART_SetConfig+0x5c0>)
 80084ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084cc:	e00d      	b.n	80084ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084ce:	f7fc fc17 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 80084d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084d4:	e009      	b.n	80084ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80084dc:	e005      	b.n	80084ea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80084de:	2300      	movs	r3, #0
 80084e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80084e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 8130 	beq.w	8008752 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f6:	4a94      	ldr	r2, [pc, #592]	@ (8008748 <UART_SetConfig+0x5c4>)
 80084f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084fc:	461a      	mov	r2, r3
 80084fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008500:	fbb3 f3f2 	udiv	r3, r3, r2
 8008504:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	685a      	ldr	r2, [r3, #4]
 800850a:	4613      	mov	r3, r2
 800850c:	005b      	lsls	r3, r3, #1
 800850e:	4413      	add	r3, r2
 8008510:	69ba      	ldr	r2, [r7, #24]
 8008512:	429a      	cmp	r2, r3
 8008514:	d305      	bcc.n	8008522 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800851c:	69ba      	ldr	r2, [r7, #24]
 800851e:	429a      	cmp	r2, r3
 8008520:	d903      	bls.n	800852a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008528:	e113      	b.n	8008752 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800852a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852c:	2200      	movs	r2, #0
 800852e:	60bb      	str	r3, [r7, #8]
 8008530:	60fa      	str	r2, [r7, #12]
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008536:	4a84      	ldr	r2, [pc, #528]	@ (8008748 <UART_SetConfig+0x5c4>)
 8008538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800853c:	b29b      	uxth	r3, r3
 800853e:	2200      	movs	r2, #0
 8008540:	603b      	str	r3, [r7, #0]
 8008542:	607a      	str	r2, [r7, #4]
 8008544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008548:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800854c:	f7f8 fb52 	bl	8000bf4 <__aeabi_uldivmod>
 8008550:	4602      	mov	r2, r0
 8008552:	460b      	mov	r3, r1
 8008554:	4610      	mov	r0, r2
 8008556:	4619      	mov	r1, r3
 8008558:	f04f 0200 	mov.w	r2, #0
 800855c:	f04f 0300 	mov.w	r3, #0
 8008560:	020b      	lsls	r3, r1, #8
 8008562:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008566:	0202      	lsls	r2, r0, #8
 8008568:	6979      	ldr	r1, [r7, #20]
 800856a:	6849      	ldr	r1, [r1, #4]
 800856c:	0849      	lsrs	r1, r1, #1
 800856e:	2000      	movs	r0, #0
 8008570:	460c      	mov	r4, r1
 8008572:	4605      	mov	r5, r0
 8008574:	eb12 0804 	adds.w	r8, r2, r4
 8008578:	eb43 0905 	adc.w	r9, r3, r5
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	469a      	mov	sl, r3
 8008584:	4693      	mov	fp, r2
 8008586:	4652      	mov	r2, sl
 8008588:	465b      	mov	r3, fp
 800858a:	4640      	mov	r0, r8
 800858c:	4649      	mov	r1, r9
 800858e:	f7f8 fb31 	bl	8000bf4 <__aeabi_uldivmod>
 8008592:	4602      	mov	r2, r0
 8008594:	460b      	mov	r3, r1
 8008596:	4613      	mov	r3, r2
 8008598:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800859a:	6a3b      	ldr	r3, [r7, #32]
 800859c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085a0:	d308      	bcc.n	80085b4 <UART_SetConfig+0x430>
 80085a2:	6a3b      	ldr	r3, [r7, #32]
 80085a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085a8:	d204      	bcs.n	80085b4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	6a3a      	ldr	r2, [r7, #32]
 80085b0:	60da      	str	r2, [r3, #12]
 80085b2:	e0ce      	b.n	8008752 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80085ba:	e0ca      	b.n	8008752 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	69db      	ldr	r3, [r3, #28]
 80085c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085c4:	d166      	bne.n	8008694 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80085c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085ca:	2b08      	cmp	r3, #8
 80085cc:	d827      	bhi.n	800861e <UART_SetConfig+0x49a>
 80085ce:	a201      	add	r2, pc, #4	@ (adr r2, 80085d4 <UART_SetConfig+0x450>)
 80085d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d4:	080085f9 	.word	0x080085f9
 80085d8:	08008601 	.word	0x08008601
 80085dc:	08008609 	.word	0x08008609
 80085e0:	0800861f 	.word	0x0800861f
 80085e4:	0800860f 	.word	0x0800860f
 80085e8:	0800861f 	.word	0x0800861f
 80085ec:	0800861f 	.word	0x0800861f
 80085f0:	0800861f 	.word	0x0800861f
 80085f4:	08008617 	.word	0x08008617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085f8:	f7fc fbf0 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 80085fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085fe:	e014      	b.n	800862a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008600:	f7fc fc02 	bl	8004e08 <HAL_RCC_GetPCLK2Freq>
 8008604:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008606:	e010      	b.n	800862a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008608:	4b4e      	ldr	r3, [pc, #312]	@ (8008744 <UART_SetConfig+0x5c0>)
 800860a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800860c:	e00d      	b.n	800862a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800860e:	f7fc fb77 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8008612:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008614:	e009      	b.n	800862a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800861a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800861c:	e005      	b.n	800862a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800861e:	2300      	movs	r3, #0
 8008620:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800862a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862c:	2b00      	cmp	r3, #0
 800862e:	f000 8090 	beq.w	8008752 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008636:	4a44      	ldr	r2, [pc, #272]	@ (8008748 <UART_SetConfig+0x5c4>)
 8008638:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800863c:	461a      	mov	r2, r3
 800863e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008640:	fbb3 f3f2 	udiv	r3, r3, r2
 8008644:	005a      	lsls	r2, r3, #1
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	085b      	lsrs	r3, r3, #1
 800864c:	441a      	add	r2, r3
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	fbb2 f3f3 	udiv	r3, r2, r3
 8008656:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008658:	6a3b      	ldr	r3, [r7, #32]
 800865a:	2b0f      	cmp	r3, #15
 800865c:	d916      	bls.n	800868c <UART_SetConfig+0x508>
 800865e:	6a3b      	ldr	r3, [r7, #32]
 8008660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008664:	d212      	bcs.n	800868c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008666:	6a3b      	ldr	r3, [r7, #32]
 8008668:	b29b      	uxth	r3, r3
 800866a:	f023 030f 	bic.w	r3, r3, #15
 800866e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008670:	6a3b      	ldr	r3, [r7, #32]
 8008672:	085b      	lsrs	r3, r3, #1
 8008674:	b29b      	uxth	r3, r3
 8008676:	f003 0307 	and.w	r3, r3, #7
 800867a:	b29a      	uxth	r2, r3
 800867c:	8bfb      	ldrh	r3, [r7, #30]
 800867e:	4313      	orrs	r3, r2
 8008680:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	8bfa      	ldrh	r2, [r7, #30]
 8008688:	60da      	str	r2, [r3, #12]
 800868a:	e062      	b.n	8008752 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008692:	e05e      	b.n	8008752 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008694:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008698:	2b08      	cmp	r3, #8
 800869a:	d828      	bhi.n	80086ee <UART_SetConfig+0x56a>
 800869c:	a201      	add	r2, pc, #4	@ (adr r2, 80086a4 <UART_SetConfig+0x520>)
 800869e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a2:	bf00      	nop
 80086a4:	080086c9 	.word	0x080086c9
 80086a8:	080086d1 	.word	0x080086d1
 80086ac:	080086d9 	.word	0x080086d9
 80086b0:	080086ef 	.word	0x080086ef
 80086b4:	080086df 	.word	0x080086df
 80086b8:	080086ef 	.word	0x080086ef
 80086bc:	080086ef 	.word	0x080086ef
 80086c0:	080086ef 	.word	0x080086ef
 80086c4:	080086e7 	.word	0x080086e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086c8:	f7fc fb88 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 80086cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086ce:	e014      	b.n	80086fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086d0:	f7fc fb9a 	bl	8004e08 <HAL_RCC_GetPCLK2Freq>
 80086d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086d6:	e010      	b.n	80086fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008744 <UART_SetConfig+0x5c0>)
 80086da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086dc:	e00d      	b.n	80086fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086de:	f7fc fb0f 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 80086e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086e4:	e009      	b.n	80086fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086ec:	e005      	b.n	80086fa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80086ee:	2300      	movs	r3, #0
 80086f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086f8:	bf00      	nop
    }

    if (pclk != 0U)
 80086fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d028      	beq.n	8008752 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008704:	4a10      	ldr	r2, [pc, #64]	@ (8008748 <UART_SetConfig+0x5c4>)
 8008706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800870a:	461a      	mov	r2, r3
 800870c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	085b      	lsrs	r3, r3, #1
 8008718:	441a      	add	r2, r3
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008722:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008724:	6a3b      	ldr	r3, [r7, #32]
 8008726:	2b0f      	cmp	r3, #15
 8008728:	d910      	bls.n	800874c <UART_SetConfig+0x5c8>
 800872a:	6a3b      	ldr	r3, [r7, #32]
 800872c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008730:	d20c      	bcs.n	800874c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008732:	6a3b      	ldr	r3, [r7, #32]
 8008734:	b29a      	uxth	r2, r3
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60da      	str	r2, [r3, #12]
 800873c:	e009      	b.n	8008752 <UART_SetConfig+0x5ce>
 800873e:	bf00      	nop
 8008740:	40008000 	.word	0x40008000
 8008744:	00f42400 	.word	0x00f42400
 8008748:	080093b8 	.word	0x080093b8
      }
      else
      {
        ret = HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	2201      	movs	r2, #1
 8008756:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	2201      	movs	r2, #1
 800875e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	2200      	movs	r2, #0
 8008766:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	2200      	movs	r2, #0
 800876c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800876e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008772:	4618      	mov	r0, r3
 8008774:	3730      	adds	r7, #48	@ 0x30
 8008776:	46bd      	mov	sp, r7
 8008778:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800877c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800877c:	b480      	push	{r7}
 800877e:	b083      	sub	sp, #12
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008788:	f003 0308 	and.w	r3, r3, #8
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00a      	beq.n	80087a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	430a      	orrs	r2, r1
 80087a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00a      	beq.n	80087c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	430a      	orrs	r2, r1
 80087c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087cc:	f003 0302 	and.w	r3, r3, #2
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00a      	beq.n	80087ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	430a      	orrs	r2, r1
 80087e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ee:	f003 0304 	and.w	r3, r3, #4
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d00a      	beq.n	800880c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	430a      	orrs	r2, r1
 800880a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008810:	f003 0310 	and.w	r3, r3, #16
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00a      	beq.n	800882e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	430a      	orrs	r2, r1
 800882c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008832:	f003 0320 	and.w	r3, r3, #32
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00a      	beq.n	8008850 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	430a      	orrs	r2, r1
 800884e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008858:	2b00      	cmp	r3, #0
 800885a:	d01a      	beq.n	8008892 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	430a      	orrs	r2, r1
 8008870:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008876:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800887a:	d10a      	bne.n	8008892 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00a      	beq.n	80088b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	430a      	orrs	r2, r1
 80088b2:	605a      	str	r2, [r3, #4]
  }
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b098      	sub	sp, #96	@ 0x60
 80088c4:	af02      	add	r7, sp, #8
 80088c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088d0:	f7fa feb4 	bl	800363c <HAL_GetTick>
 80088d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0308 	and.w	r3, r3, #8
 80088e0:	2b08      	cmp	r3, #8
 80088e2:	d12f      	bne.n	8008944 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088ec:	2200      	movs	r2, #0
 80088ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 f88e 	bl	8008a14 <UART_WaitOnFlagUntilTimeout>
 80088f8:	4603      	mov	r3, r0
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d022      	beq.n	8008944 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008906:	e853 3f00 	ldrex	r3, [r3]
 800890a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800890c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800890e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008912:	653b      	str	r3, [r7, #80]	@ 0x50
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	461a      	mov	r2, r3
 800891a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800891c:	647b      	str	r3, [r7, #68]	@ 0x44
 800891e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008924:	e841 2300 	strex	r3, r2, [r1]
 8008928:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800892a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1e6      	bne.n	80088fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2220      	movs	r2, #32
 8008934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2200      	movs	r2, #0
 800893c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	e063      	b.n	8008a0c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f003 0304 	and.w	r3, r3, #4
 800894e:	2b04      	cmp	r3, #4
 8008950:	d149      	bne.n	80089e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008952:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800895a:	2200      	movs	r2, #0
 800895c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 f857 	bl	8008a14 <UART_WaitOnFlagUntilTimeout>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d03c      	beq.n	80089e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008974:	e853 3f00 	ldrex	r3, [r3]
 8008978:	623b      	str	r3, [r7, #32]
   return(result);
 800897a:	6a3b      	ldr	r3, [r7, #32]
 800897c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008980:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	461a      	mov	r2, r3
 8008988:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800898a:	633b      	str	r3, [r7, #48]	@ 0x30
 800898c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008990:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008992:	e841 2300 	strex	r3, r2, [r1]
 8008996:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1e6      	bne.n	800896c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	3308      	adds	r3, #8
 80089a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	e853 3f00 	ldrex	r3, [r3]
 80089ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f023 0301 	bic.w	r3, r3, #1
 80089b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	3308      	adds	r3, #8
 80089bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089be:	61fa      	str	r2, [r7, #28]
 80089c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c2:	69b9      	ldr	r1, [r7, #24]
 80089c4:	69fa      	ldr	r2, [r7, #28]
 80089c6:	e841 2300 	strex	r3, r2, [r1]
 80089ca:	617b      	str	r3, [r7, #20]
   return(result);
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1e5      	bne.n	800899e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e012      	b.n	8008a0c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2220      	movs	r2, #32
 80089ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2220      	movs	r2, #32
 80089f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2200      	movs	r2, #0
 80089fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3758      	adds	r7, #88	@ 0x58
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	603b      	str	r3, [r7, #0]
 8008a20:	4613      	mov	r3, r2
 8008a22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a24:	e04f      	b.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2c:	d04b      	beq.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a2e:	f7fa fe05 	bl	800363c <HAL_GetTick>
 8008a32:	4602      	mov	r2, r0
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	1ad3      	subs	r3, r2, r3
 8008a38:	69ba      	ldr	r2, [r7, #24]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d302      	bcc.n	8008a44 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a3e:	69bb      	ldr	r3, [r7, #24]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d101      	bne.n	8008a48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a44:	2303      	movs	r3, #3
 8008a46:	e04e      	b.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f003 0304 	and.w	r3, r3, #4
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d037      	beq.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	2b80      	cmp	r3, #128	@ 0x80
 8008a5a:	d034      	beq.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	2b40      	cmp	r3, #64	@ 0x40
 8008a60:	d031      	beq.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	69db      	ldr	r3, [r3, #28]
 8008a68:	f003 0308 	and.w	r3, r3, #8
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d110      	bne.n	8008a92 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2208      	movs	r2, #8
 8008a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f000 f920 	bl	8008cbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2208      	movs	r2, #8
 8008a82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e029      	b.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	69db      	ldr	r3, [r3, #28]
 8008a98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008aa0:	d111      	bne.n	8008ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008aaa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008aac:	68f8      	ldr	r0, [r7, #12]
 8008aae:	f000 f906 	bl	8008cbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2220      	movs	r2, #32
 8008ab6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	e00f      	b.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	69da      	ldr	r2, [r3, #28]
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	4013      	ands	r3, r2
 8008ad0:	68ba      	ldr	r2, [r7, #8]
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	bf0c      	ite	eq
 8008ad6:	2301      	moveq	r3, #1
 8008ad8:	2300      	movne	r3, #0
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	461a      	mov	r2, r3
 8008ade:	79fb      	ldrb	r3, [r7, #7]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d0a0      	beq.n	8008a26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
	...

08008af0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b096      	sub	sp, #88	@ 0x58
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	60b9      	str	r1, [r7, #8]
 8008afa:	4613      	mov	r3, r2
 8008afc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	68ba      	ldr	r2, [r7, #8]
 8008b02:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	88fa      	ldrh	r2, [r7, #6]
 8008b08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2222      	movs	r2, #34	@ 0x22
 8008b18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d02d      	beq.n	8008b82 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b2c:	4a40      	ldr	r2, [pc, #256]	@ (8008c30 <UART_Start_Receive_DMA+0x140>)
 8008b2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b36:	4a3f      	ldr	r2, [pc, #252]	@ (8008c34 <UART_Start_Receive_DMA+0x144>)
 8008b38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b40:	4a3d      	ldr	r2, [pc, #244]	@ (8008c38 <UART_Start_Receive_DMA+0x148>)
 8008b42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	3324      	adds	r3, #36	@ 0x24
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b60:	461a      	mov	r2, r3
 8008b62:	88fb      	ldrh	r3, [r7, #6]
 8008b64:	f7fa ff50 	bl	8003a08 <HAL_DMA_Start_IT>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d009      	beq.n	8008b82 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2210      	movs	r2, #16
 8008b72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2220      	movs	r2, #32
 8008b7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e051      	b.n	8008c26 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d018      	beq.n	8008bbc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b92:	e853 3f00 	ldrex	r3, [r3]
 8008b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008baa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008bae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bb0:	e841 2300 	strex	r3, r2, [r1]
 8008bb4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d1e6      	bne.n	8008b8a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc6:	e853 3f00 	ldrex	r3, [r3]
 8008bca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bce:	f043 0301 	orr.w	r3, r3, #1
 8008bd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	3308      	adds	r3, #8
 8008bda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008bdc:	637a      	str	r2, [r7, #52]	@ 0x34
 8008bde:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008be2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008be4:	e841 2300 	strex	r3, r2, [r1]
 8008be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d1e5      	bne.n	8008bbc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	3308      	adds	r3, #8
 8008bf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	e853 3f00 	ldrex	r3, [r3]
 8008bfe:	613b      	str	r3, [r7, #16]
   return(result);
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3308      	adds	r3, #8
 8008c0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c10:	623a      	str	r2, [r7, #32]
 8008c12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c14:	69f9      	ldr	r1, [r7, #28]
 8008c16:	6a3a      	ldr	r2, [r7, #32]
 8008c18:	e841 2300 	strex	r3, r2, [r1]
 8008c1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1e5      	bne.n	8008bf0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3758      	adds	r7, #88	@ 0x58
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
 8008c2e:	bf00      	nop
 8008c30:	08008e49 	.word	0x08008e49
 8008c34:	08008f7d 	.word	0x08008f7d
 8008c38:	08008fc3 	.word	0x08008fc3

08008c3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b08f      	sub	sp, #60	@ 0x3c
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4a:	6a3b      	ldr	r3, [r7, #32]
 8008c4c:	e853 3f00 	ldrex	r3, [r3]
 8008c50:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008c58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c64:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c6a:	e841 2300 	strex	r3, r2, [r1]
 8008c6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1e6      	bne.n	8008c44 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	3308      	adds	r3, #8
 8008c7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	e853 3f00 	ldrex	r3, [r3]
 8008c84:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008c8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3308      	adds	r3, #8
 8008c94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c96:	61ba      	str	r2, [r7, #24]
 8008c98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9a:	6979      	ldr	r1, [r7, #20]
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	e841 2300 	strex	r3, r2, [r1]
 8008ca2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1e5      	bne.n	8008c76 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2220      	movs	r2, #32
 8008cae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008cb2:	bf00      	nop
 8008cb4:	373c      	adds	r7, #60	@ 0x3c
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr

08008cbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b095      	sub	sp, #84	@ 0x54
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cce:	e853 3f00 	ldrex	r3, [r3]
 8008cd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ce4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ce6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cec:	e841 2300 	strex	r3, r2, [r1]
 8008cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1e6      	bne.n	8008cc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d00:	6a3b      	ldr	r3, [r7, #32]
 8008d02:	e853 3f00 	ldrex	r3, [r3]
 8008d06:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d0e:	f023 0301 	bic.w	r3, r3, #1
 8008d12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3308      	adds	r3, #8
 8008d1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d24:	e841 2300 	strex	r3, r2, [r1]
 8008d28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d1e3      	bne.n	8008cf8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d118      	bne.n	8008d6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f023 0310 	bic.w	r3, r3, #16
 8008d4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d56:	61bb      	str	r3, [r7, #24]
 8008d58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5a:	6979      	ldr	r1, [r7, #20]
 8008d5c:	69ba      	ldr	r2, [r7, #24]
 8008d5e:	e841 2300 	strex	r3, r2, [r1]
 8008d62:	613b      	str	r3, [r7, #16]
   return(result);
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1e6      	bne.n	8008d38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2220      	movs	r2, #32
 8008d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008d7e:	bf00      	nop
 8008d80:	3754      	adds	r7, #84	@ 0x54
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b090      	sub	sp, #64	@ 0x40
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d96:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0320 	and.w	r3, r3, #32
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d137      	bne.n	8008e16 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008da8:	2200      	movs	r2, #0
 8008daa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	3308      	adds	r3, #8
 8008db4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db8:	e853 3f00 	ldrex	r3, [r3]
 8008dbc:	623b      	str	r3, [r7, #32]
   return(result);
 8008dbe:	6a3b      	ldr	r3, [r7, #32]
 8008dc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	3308      	adds	r3, #8
 8008dcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008dce:	633a      	str	r2, [r7, #48]	@ 0x30
 8008dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dd6:	e841 2300 	strex	r3, r2, [r1]
 8008dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1e5      	bne.n	8008dae <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	e853 3f00 	ldrex	r3, [r3]
 8008dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e00:	61fb      	str	r3, [r7, #28]
 8008e02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e04:	69b9      	ldr	r1, [r7, #24]
 8008e06:	69fa      	ldr	r2, [r7, #28]
 8008e08:	e841 2300 	strex	r3, r2, [r1]
 8008e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1e6      	bne.n	8008de2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e14:	e004      	b.n	8008e20 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 8008e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008e1c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008e1e:	4798      	blx	r3
}
 8008e20:	bf00      	nop
 8008e22:	3740      	adds	r7, #64	@ 0x40
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e34:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e40:	bf00      	nop
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b09c      	sub	sp, #112	@ 0x70
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e54:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f003 0320 	and.w	r3, r3, #32
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d171      	bne.n	8008f48 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008e64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e66:	2200      	movs	r2, #0
 8008e68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e74:	e853 3f00 	ldrex	r3, [r3]
 8008e78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	461a      	mov	r2, r3
 8008e88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e92:	e841 2300 	strex	r3, r2, [r1]
 8008e96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1e6      	bne.n	8008e6c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	3308      	adds	r3, #8
 8008ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea8:	e853 3f00 	ldrex	r3, [r3]
 8008eac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eb0:	f023 0301 	bic.w	r3, r3, #1
 8008eb4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	3308      	adds	r3, #8
 8008ebc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008ebe:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ec0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ec4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e5      	bne.n	8008e9e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3308      	adds	r3, #8
 8008ed8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	e853 3f00 	ldrex	r3, [r3]
 8008ee0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ee2:	6a3b      	ldr	r3, [r7, #32]
 8008ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ee8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3308      	adds	r3, #8
 8008ef0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ef2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ef8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008efa:	e841 2300 	strex	r3, r2, [r1]
 8008efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1e5      	bne.n	8008ed2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f08:	2220      	movs	r2, #32
 8008f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d118      	bne.n	8008f48 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	e853 3f00 	ldrex	r3, [r3]
 8008f22:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f023 0310 	bic.w	r3, r3, #16
 8008f2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	461a      	mov	r2, r3
 8008f32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f34:	61fb      	str	r3, [r7, #28]
 8008f36:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f38:	69b9      	ldr	r1, [r7, #24]
 8008f3a:	69fa      	ldr	r2, [r7, #28]
 8008f3c:	e841 2300 	strex	r3, r2, [r1]
 8008f40:	617b      	str	r3, [r7, #20]
   return(result);
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d1e6      	bne.n	8008f16 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d109      	bne.n	8008f6a <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8008f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008f5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f5e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008f62:	4611      	mov	r1, r2
 8008f64:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008f66:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f68:	e004      	b.n	8008f74 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 8008f6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008f70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008f72:	4798      	blx	r3
}
 8008f74:	bf00      	nop
 8008f76:	3770      	adds	r7, #112	@ 0x70
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f88:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d10b      	bne.n	8008fb0 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008fa4:	0852      	lsrs	r2, r2, #1
 8008fa6:	b292      	uxth	r2, r2
 8008fa8:	4611      	mov	r1, r2
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fae:	e004      	b.n	8008fba <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008fb6:	68f8      	ldr	r0, [r7, #12]
 8008fb8:	4798      	blx	r3
}
 8008fba:	bf00      	nop
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b086      	sub	sp, #24
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fce:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fd6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fde:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fea:	2b80      	cmp	r3, #128	@ 0x80
 8008fec:	d109      	bne.n	8009002 <UART_DMAError+0x40>
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	2b21      	cmp	r3, #33	@ 0x21
 8008ff2:	d106      	bne.n	8009002 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008ffc:	6978      	ldr	r0, [r7, #20]
 8008ffe:	f7ff fe1d 	bl	8008c3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	689b      	ldr	r3, [r3, #8]
 8009008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800900c:	2b40      	cmp	r3, #64	@ 0x40
 800900e:	d109      	bne.n	8009024 <UART_DMAError+0x62>
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2b22      	cmp	r3, #34	@ 0x22
 8009014:	d106      	bne.n	8009024 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	2200      	movs	r2, #0
 800901a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800901e:	6978      	ldr	r0, [r7, #20]
 8009020:	f7ff fe4d 	bl	8008cbe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800902a:	f043 0210 	orr.w	r2, r3, #16
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800903a:	6978      	ldr	r0, [r7, #20]
 800903c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800903e:	bf00      	nop
 8009040:	3718      	adds	r7, #24
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009046:	b580      	push	{r7, lr}
 8009048:	b084      	sub	sp, #16
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009052:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2200      	movs	r2, #0
 8009060:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800906e:	bf00      	nop
 8009070:	3710      	adds	r7, #16
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009076:	b580      	push	{r7, lr}
 8009078:	b088      	sub	sp, #32
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	e853 3f00 	ldrex	r3, [r3]
 800908a:	60bb      	str	r3, [r7, #8]
   return(result);
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009092:	61fb      	str	r3, [r7, #28]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	461a      	mov	r2, r3
 800909a:	69fb      	ldr	r3, [r7, #28]
 800909c:	61bb      	str	r3, [r7, #24]
 800909e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a0:	6979      	ldr	r1, [r7, #20]
 80090a2:	69ba      	ldr	r2, [r7, #24]
 80090a4:	e841 2300 	strex	r3, r2, [r1]
 80090a8:	613b      	str	r3, [r7, #16]
   return(result);
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d1e6      	bne.n	800907e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2220      	movs	r2, #32
 80090b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090c8:	bf00      	nop
 80090ca:	3720      	adds	r7, #32
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80090ec:	bf00      	nop
 80090ee:	370c      	adds	r7, #12
 80090f0:	46bd      	mov	sp, r7
 80090f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f6:	4770      	bx	lr

080090f8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800910c:	b480      	push	{r7}
 800910e:	b085      	sub	sp, #20
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800911a:	2b01      	cmp	r3, #1
 800911c:	d101      	bne.n	8009122 <HAL_UARTEx_DisableFifoMode+0x16>
 800911e:	2302      	movs	r3, #2
 8009120:	e027      	b.n	8009172 <HAL_UARTEx_DisableFifoMode+0x66>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2201      	movs	r2, #1
 8009126:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2224      	movs	r2, #36	@ 0x24
 800912e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	681a      	ldr	r2, [r3, #0]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f022 0201 	bic.w	r2, r2, #1
 8009148:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009150:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2220      	movs	r2, #32
 8009164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3714      	adds	r7, #20
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr

0800917e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800917e:	b580      	push	{r7, lr}
 8009180:	b084      	sub	sp, #16
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
 8009186:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800918e:	2b01      	cmp	r3, #1
 8009190:	d101      	bne.n	8009196 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009192:	2302      	movs	r3, #2
 8009194:	e02d      	b.n	80091f2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2201      	movs	r2, #1
 800919a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2224      	movs	r2, #36	@ 0x24
 80091a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f022 0201 	bic.w	r2, r2, #1
 80091bc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	430a      	orrs	r2, r1
 80091d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f000 f850 	bl	8009278 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2220      	movs	r2, #32
 80091e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80091f0:	2300      	movs	r3, #0
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b084      	sub	sp, #16
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800920a:	2b01      	cmp	r3, #1
 800920c:	d101      	bne.n	8009212 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800920e:	2302      	movs	r3, #2
 8009210:	e02d      	b.n	800926e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2201      	movs	r2, #1
 8009216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2224      	movs	r2, #36	@ 0x24
 800921e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f022 0201 	bic.w	r2, r2, #1
 8009238:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	683a      	ldr	r2, [r7, #0]
 800924a:	430a      	orrs	r2, r1
 800924c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f812 	bl	8009278 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2220      	movs	r2, #32
 8009260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3710      	adds	r7, #16
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
	...

08009278 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009284:	2b00      	cmp	r3, #0
 8009286:	d108      	bne.n	800929a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009298:	e031      	b.n	80092fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800929a:	2308      	movs	r3, #8
 800929c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800929e:	2308      	movs	r3, #8
 80092a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	0e5b      	lsrs	r3, r3, #25
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	f003 0307 	and.w	r3, r3, #7
 80092b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	0f5b      	lsrs	r3, r3, #29
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	f003 0307 	and.w	r3, r3, #7
 80092c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092c2:	7bbb      	ldrb	r3, [r7, #14]
 80092c4:	7b3a      	ldrb	r2, [r7, #12]
 80092c6:	4911      	ldr	r1, [pc, #68]	@ (800930c <UARTEx_SetNbDataToProcess+0x94>)
 80092c8:	5c8a      	ldrb	r2, [r1, r2]
 80092ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80092ce:	7b3a      	ldrb	r2, [r7, #12]
 80092d0:	490f      	ldr	r1, [pc, #60]	@ (8009310 <UARTEx_SetNbDataToProcess+0x98>)
 80092d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80092d8:	b29a      	uxth	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092e0:	7bfb      	ldrb	r3, [r7, #15]
 80092e2:	7b7a      	ldrb	r2, [r7, #13]
 80092e4:	4909      	ldr	r1, [pc, #36]	@ (800930c <UARTEx_SetNbDataToProcess+0x94>)
 80092e6:	5c8a      	ldrb	r2, [r1, r2]
 80092e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80092ec:	7b7a      	ldrb	r2, [r7, #13]
 80092ee:	4908      	ldr	r1, [pc, #32]	@ (8009310 <UARTEx_SetNbDataToProcess+0x98>)
 80092f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80092fe:	bf00      	nop
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	080093d0 	.word	0x080093d0
 8009310:	080093d8 	.word	0x080093d8

08009314 <memset>:
 8009314:	4402      	add	r2, r0
 8009316:	4603      	mov	r3, r0
 8009318:	4293      	cmp	r3, r2
 800931a:	d100      	bne.n	800931e <memset+0xa>
 800931c:	4770      	bx	lr
 800931e:	f803 1b01 	strb.w	r1, [r3], #1
 8009322:	e7f9      	b.n	8009318 <memset+0x4>

08009324 <__libc_init_array>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	4d0d      	ldr	r5, [pc, #52]	@ (800935c <__libc_init_array+0x38>)
 8009328:	4c0d      	ldr	r4, [pc, #52]	@ (8009360 <__libc_init_array+0x3c>)
 800932a:	1b64      	subs	r4, r4, r5
 800932c:	10a4      	asrs	r4, r4, #2
 800932e:	2600      	movs	r6, #0
 8009330:	42a6      	cmp	r6, r4
 8009332:	d109      	bne.n	8009348 <__libc_init_array+0x24>
 8009334:	4d0b      	ldr	r5, [pc, #44]	@ (8009364 <__libc_init_array+0x40>)
 8009336:	4c0c      	ldr	r4, [pc, #48]	@ (8009368 <__libc_init_array+0x44>)
 8009338:	f000 f826 	bl	8009388 <_init>
 800933c:	1b64      	subs	r4, r4, r5
 800933e:	10a4      	asrs	r4, r4, #2
 8009340:	2600      	movs	r6, #0
 8009342:	42a6      	cmp	r6, r4
 8009344:	d105      	bne.n	8009352 <__libc_init_array+0x2e>
 8009346:	bd70      	pop	{r4, r5, r6, pc}
 8009348:	f855 3b04 	ldr.w	r3, [r5], #4
 800934c:	4798      	blx	r3
 800934e:	3601      	adds	r6, #1
 8009350:	e7ee      	b.n	8009330 <__libc_init_array+0xc>
 8009352:	f855 3b04 	ldr.w	r3, [r5], #4
 8009356:	4798      	blx	r3
 8009358:	3601      	adds	r6, #1
 800935a:	e7f2      	b.n	8009342 <__libc_init_array+0x1e>
 800935c:	080093e8 	.word	0x080093e8
 8009360:	080093e8 	.word	0x080093e8
 8009364:	080093e8 	.word	0x080093e8
 8009368:	080093ec 	.word	0x080093ec

0800936c <memcpy>:
 800936c:	440a      	add	r2, r1
 800936e:	4291      	cmp	r1, r2
 8009370:	f100 33ff 	add.w	r3, r0, #4294967295
 8009374:	d100      	bne.n	8009378 <memcpy+0xc>
 8009376:	4770      	bx	lr
 8009378:	b510      	push	{r4, lr}
 800937a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800937e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009382:	4291      	cmp	r1, r2
 8009384:	d1f9      	bne.n	800937a <memcpy+0xe>
 8009386:	bd10      	pop	{r4, pc}

08009388 <_init>:
 8009388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800938a:	bf00      	nop
 800938c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800938e:	bc08      	pop	{r3}
 8009390:	469e      	mov	lr, r3
 8009392:	4770      	bx	lr

08009394 <_fini>:
 8009394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009396:	bf00      	nop
 8009398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800939a:	bc08      	pop	{r3}
 800939c:	469e      	mov	lr, r3
 800939e:	4770      	bx	lr
