<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="vtf_emif_test_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="vtf_emif_test" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3023334fs"></ZoomStartTime>
      <ZoomEndTime time="4443335fs"></ZoomEndTime>
      <Cursor1Time time="3381334fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="146"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject fp_name="/vtf_emif_test/sys_clk" type="logic">
      <obj_property name="ElementShortName">sys_clk</obj_property>
      <obj_property name="ObjectShortName">sys_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/sys_rst_n" type="logic">
      <obj_property name="ElementShortName">sys_rst_n</obj_property>
      <obj_property name="ObjectShortName">sys_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/emif_ce" type="logic">
      <obj_property name="ElementShortName">emif_ce</obj_property>
      <obj_property name="ObjectShortName">emif_ce</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/emif_we" type="logic">
      <obj_property name="ElementShortName">emif_we</obj_property>
      <obj_property name="ObjectShortName">emif_we</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/emif_re" type="logic">
      <obj_property name="ElementShortName">emif_re</obj_property>
      <obj_property name="ObjectShortName">emif_re</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/emif_clk_in" type="logic">
      <obj_property name="ElementShortName">emif_clk_in</obj_property>
      <obj_property name="ObjectShortName">emif_clk_in</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/emif_data" type="array">
      <obj_property name="ElementShortName">emif_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">emif_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/data" type="array">
      <obj_property name="ElementShortName">data[15:0]</obj_property>
      <obj_property name="ObjectShortName">data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/uut/U1_sync/clk_out" type="logic">
      <obj_property name="ElementShortName">clk_out</obj_property>
      <obj_property name="ObjectShortName">clk_out</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/uut/U2_control/data_wren" type="logic">
      <obj_property name="ElementShortName">data_wren</obj_property>
      <obj_property name="ObjectShortName">data_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/uut/U3_emif_read/read_done_out" type="logic">
      <obj_property name="ElementShortName">read_done_out</obj_property>
      <obj_property name="ObjectShortName">read_done_out</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/uut/U3_emif_read/fpga_read" type="array">
      <obj_property name="ElementShortName">fpga_read[31:0]</obj_property>
      <obj_property name="ObjectShortName">fpga_read[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/uut/U2_control/data_rden" type="logic">
      <obj_property name="ElementShortName">data_rden</obj_property>
      <obj_property name="ObjectShortName">data_rden</obj_property>
   </wvobject>
   <wvobject fp_name="/vtf_emif_test/uut/U4_emif_write/fpga_write" type="array">
      <obj_property name="ElementShortName">fpga_write[15:0]</obj_property>
      <obj_property name="ObjectShortName">fpga_write[15:0]</obj_property>
   </wvobject>
</wave_config>
