/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 *//*
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"


#include "sleep.h"
#include "xtime_l.h"
#include "xparameters.h"
#include "xil_types.h"
#include "xpseudo_asm.h"
#include "xreg_cortexa9.h"
#include "xparameters_ps.h"
#include "airbus_yuv422.h"
#include "axi_hdmi_1080p.h"
#include "xil_cache.h"
#include "xil_mem.h"


#if defined (SLEEP_TIMER_BASEADDR)
#include "xil_sleeptimer.h"
#endif


#if defined (SLEEP_TIMER_BASEADDR)
#define COUNTS_PER_USECOND (SLEEP_TIMER_FREQUENCY / 1000000)
#else

#define COUNTS_PER_USECOND  (XPAR_CPU_CORTEXA9_CORE_CLOCK_FREQ_HZ / (2U*1000000U))
#endif

int usleep_A9(unsigned long useconds)
{
#if defined (SLEEP_TIMER_BASEADDR)
	Xil_SleepTTCCommon(useconds, COUNTS_PER_USECOND);
#else
	XTime tEnd, tCur;

	XTime_GetTime(&tCur);
	tEnd = tCur + (((XTime) useconds) * COUNTS_PER_USECOND);
	do
	{
		XTime_GetTime(&tCur);
	} while (tCur < tEnd);
#endif

	return 0;
}

#define DDR_BASEARDDR      0x10000000
//unsigned int *DDR_BASEADDR = (unsigned int *) 0x00100000;
unsigned int *GPIO_BASEADDR = (unsigned int *) 0x41200000;
int DDR_OFF = 0;
u32 DATA =0xff80ff80;
#define index 1080
int main()
{
    init_platform();
//    usleep(1000000);
   // for(int i=0;i<=1000;i++)xil_printf("%d delay\n\r",i);
    //print("Hello World\n\r");
    while(1){
    	for(int i=0;i<1080/index;i++){

    	//Xil_Out32(DDR_BASEARDDR+i*4,((i%960==240)||((i>=960*270)&&(i<960*271))||(i%960==i/960))?0x00800080:airbus[i+960*1080]);
    	Xil_MemCpy(DDR_BASEARDDR+i*2*1920*index,airbus+i*960*index,1920*2*index);
    	Xil_DCacheFlush();
    	}
    	usleep(3000000);
    	for(int i=0;i<1080/index;i++){

    	    	//Xil_Out32(DDR_BASEARDDR+i*4,((i%960==240)||((i>=960*270)&&(i<960*271))||(i%960==i/960))?0x00800080:airbus[i+960*1080]);
    	    	Xil_MemCpy(DDR_BASEARDDR+i*2*1920*index,airbus+i*960*index+960*1080,1920*2*index);
    	    	Xil_DCacheFlush();
    	}
    	usleep(3000000);
    }

    cleanup_platform();
    return 0;
}
*/
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
/***************************** Include Files *********************************/

#include "sleep.h"
#include "xtime_l.h"
#include "xparameters.h"
#include "xil_types.h"
#include "xpseudo_asm.h"
#include "xreg_cortexa9.h"
#include "xparameters_ps.h"
#include "airbus_yuv422.h"
#include "axi_hdmi_1080p.h"
#include "xil_cache.h"
#include "xil_mem.h"


#if defined (SLEEP_TIMER_BASEADDR)
#include "xil_sleeptimer.h"
#endif

/****************************  Constant Definitions  ************************/
#if defined (SLEEP_TIMER_BASEADDR)
#define COUNTS_PER_USECOND (SLEEP_TIMER_FREQUENCY / 1000000)
#else
/**< Global Timer is always clocked at half of the CPU frequency */
#define COUNTS_PER_USECOND  (XPAR_CPU_CORTEXA9_CORE_CLOCK_FREQ_HZ / (2U*1000000U))
#endif

int usleep_A9(unsigned long useconds)
{
#if defined (SLEEP_TIMER_BASEADDR)
	Xil_SleepTTCCommon(useconds, COUNTS_PER_USECOND);
#else
	XTime tEnd, tCur;

	XTime_GetTime(&tCur);
	tEnd = tCur + (((XTime) useconds) * COUNTS_PER_USECOND);
	do
	{
		XTime_GetTime(&tCur);
	} while (tCur < tEnd);
#endif

	return 0;
}

#define DDR_BASEARDDR      0x10000000
//unsigned int *DDR_BASEADDR = (unsigned int *) 0x00100000;
unsigned int *GPIO_BASEADDR = (unsigned int *) 0x41200000;
int DDR_OFF = 0;
u32 DATA =0xff80ff80;
#define index 1080
#define BALL_R 30
#define REFRESH_R (32+max(delta_x,delta_y))
int main()
{
    init_platform();
	/*
    while(1){
    	for(int i=0;i<1080/index;i++){

    	Xil_MemCpy(DDR_BASEARDDR+i*2*1920*index,airbus+i*960*index,1920*2*index);
    	Xil_DCacheFlush();
    	}
    	usleep(3000000);
    	for(int i=0;i<1080/index;i++){
    	    	Xil_MemCpy(DDR_BASEARDDR+i*2*1920*index,airbus+i*960*index+960*1080,1920*2*index);
    	    	Xil_DCacheFlush();
    	}
    	usleep(3000000);
    }
	*/
	int ball_x=960,ball_y=540;
	int delta_x = 4,delta_y = 6;
	int i=0,j=0;
	int change_buffer[REFRESH_R];//32*R,2R pixel wide
	int bounce_addr;
	//init
		while(i<=2*REFRESH_R){
		change_buffer[i] = 0xE194E100;
		i++;
		}
		i=0;
		while(i<1920*1080){
			Xil_MemCpy(DDR_BASEARDDR+i,change_buffer,REFRESH_R*4);
			i+=REFRESH_R*4;//indicate pixel count
		}


	//bounce ball
		while(1){
			ball_x += delta_x£»
			ball_y+= delta_y£»
		if((ball_x<=BALL_R)||(ball_x>=1920-BALL_R))delta_x = -delta_x;
		if((ball_y<=BALL_R)||(ball_y>=1080-BALL_R))delta_y = -delta_y;
		for(i=0;i<=REFRESH_R*2;i++){
			for(j=0;j<=REFRESH_R;j++){
				change_buffer[j] = ((((i-REFRESH_R+BALL_R)*(i-REFRESH_R+BALL_R)+(j*2-REFRESH_R+BALL_R)*(j*2-REFRESH_R+BALL_R))<=BALL_R*BALL_R )&&((i-REFRESH_R+ball_y)>=0&&(i-REFRESH_R+ball_y)<=1920&&(j*2-REFRESH_R+ball_x)>=0&&(j*2-REFRESH_R+ball_x)<=1920))?0x4CFF4C54:0xE194E100;
			}
			bounce_addr = (i+ball_y-REFRESH_R)*960+ball_x-REFRESH_R ;
			if(bounce_addr>=0)Xil_MemCpy(DDR_BASEARDDR+bounce_addr,change_buffer,REFRESH_R*4);
		}
		}


    cleanup_platform();
    return 0;
}
