<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<?xml-stylesheet type="text/xsl" href="style2.xsl"?>
<!DOCTYPE dramspec SYSTEM "dramspec.dtd">
<dramspec type="ddr2" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:noNamespaceSchemaLocation="schema2.xsd">
	<timing>
		<datarate>800000000</datarate>
		<clockGranularity>2</clockGranularity>
		<channels>1</channels>
		<channelWidth>8</channelWidth>
		<!--burgerBase, closePageBaseline, intel845g, sdramBase, sdramClosePage, sdramHiperf-->
		<physicalAddressMappingPolicy>closePageBaseline</physicalAddressMappingPolicy>
		<rowBufferPolicy>closePage</rowBufferPolicy>
		<ranks>4</ranks>
		<banks>8</banks>
		<rows>16384</rows>
		<rowSize>16</rowSize>
		<!-- columns * columnSize = pageSize -->
		<columns>1024</columns>
		<columnSize>16</columnSize>
		<tBufferDelay>6</tBufferDelay>
		<tBurst>8</tBurst>
		<tCAS>5</tCAS>
		<tCMD>2</tCMD>
		<tCWD>8</tCWD>
		<tFAW>28</tFAW>
		<!--time between a row access and data restoration in the data array-->
		<tRAS>36</tRAS>
		<!--minimum activate-to-activate timing (same bank), tRC = tRAS + tRP-->
		<tRC>46</tRC>
		<tRCD>10</tRCD>
		<!--minimum refresh-to-refresh cycle time-->
		<tRFC>102</tRFC>
		<!--minimum activate-to-activate timing (different bank)-->
		<tRRD>6</tRRD>
		<tRP>10</tRP>
		<tRTP>6</tRTP>
		<tRTRS>2</tRTRS>
		<tWR>12</tWR>
		<tWTR>6</tWTR>
		<postedCAS>true</postedCAS>
		<!--additive latency, the dram device may buffer a command for up to this length of time to allow it to be transferred and help until timing parameters are met, see Micron doc TN4710-->
		<tAL>10</tAL>
		<!--may be none, refreshOneChanAllRankAllBank, etc.-->
		<autoRefreshPolicy>none</autoRefreshPolicy>
		<!--given in us-->
		<refreshTime>64000</refreshTime>
		<!--average periodic refresh time-->
		<tREFI>6240</tREFI>
		<commandOrderingAlgorithm>strict</commandOrderingAlgorithm>
		<!--may be 'strict' or 'RIFF'-->
		<transactionOrderingAlgorithm>strict</transactionOrderingAlgorithm>
		<perBankQueueDepth>8</perBankQueueDepth>
		<!--sets FBD mode otherwise-->
		<systemConfigurationType>baseline</systemConfigurationType>
		<cacheLineSize>64</cacheLineSize>
		<historyQueueDepth>16</historyQueueDepth>
		<completionQueueDepth>32</completionQueueDepth>
		<transactionQueueDepth>8</transactionQueueDepth>
		<eventQueueDepth>8</eventQueueDepth>
		<refreshQueueDepth>8</refreshQueueDepth>
		<seniorityAgeLimit>256</seniorityAgeLimit>
		<readWriteGrouping>false</readWriteGrouping>
		<!--able to issue CAS+Pre commands, effective with close page-->
		<autoPrecharge>true</autoPrecharge>
	</timing>
	<power>
		<!--all in terms of mW-->
		<PdqRD>1.1</PdqRD>
		<PdqWR>8.2</PdqWR>
		<PdqRDoth>0</PdqRDoth>
		<PdqWRoth>0</PdqWRoth>
		<!--pins on the dram devices-->
		<DQperDRAM>16</DQperDRAM>
		<DQSperDRAM>4</DQSperDRAM>
		<DMperDRAM>2</DMperDRAM>
		<frequencySpec>600000000</frequencySpec>
		<maxVCC>1.9</maxVCC>
		<systemVDD>1.8</systemVDD>
		<!--all are in mA-->
		<!--maximum active precharge current-->
		<IDD0>150</IDD0>
		<!--maximum precharge power-down standby current-->
		<IDD2P>7</IDD2P>
		<!--maximum precharge standby current-->
		<IDD2N>80</IDD2N>
		<!--maximum active power-down standby current-->
		<IDD3P>10</IDD3P>
		<!--maximum active standby current-->
		<IDD3N>85</IDD3N>
		<!--maximum read burst current-->
		<IDD4R>320</IDD4R>
		<!--maximum write burst current-->
		<IDD4W>315</IDD4W>
		<!--maximum burst refresh current-->
		<IDD5A>280</IDD5A>
	</power>
	<simulationParameters>
		<shortBurstRatio>.50</shortBurstRatio>
		<readPercentage>.5</readPercentage>
		<!-- type may be gz, bz, cout, uncompressed, none -->
		<outFile type="gz">standardOutFile.gz</outFile>
		<requestCount>990000000</requestCount>
		<!--may be "mase","k6","mapped","random"-->
		<inputFile type="mase" />
	</simulationParameters>
</dramspec>
