#-----------------------------------------------------------
# Vivado v2017.3_AR70218 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Mar  6 07:44:55 2018
# Process ID: 7312
# Current directory: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12680 C:\Pentek\IP\2017.3\wip\px_axis_chirp_gen\px_axis_chirp_gen.xpr
# Log file: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/vivado.log
# Journal file: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Rich/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
101 Beta devices matching pattern found, 54 enabled.
start_gui
open_project C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axil_csr_tsig/px_axil_csr_tsig.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axis_chirp_gen_dds/px_axis_chirp_gen_dds.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pentek/IP/2017.3/pentek'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/patches/AR70218/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.578 ; gain = 321.551
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axil_csr_chrpg/sim/px_axil_csr_chrpg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axil_csr_chrpg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axil_csr_chrpg/sim_1/new/tb_px_axil_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axil_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axis_chrpgen_dds/sim/px_axis_chrpgen_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chrpgen_dds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axis_chrpgen_dds/demo_tb/tb_px_axis_chrpgen_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chrpgen_dds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axis_chrpgen_gainoffset/sim/px_axis_chrpgen_gainoffset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chrpgen_gainoffset
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_chrpgen_dsp48acc/sim/px_chrpgen_dsp48acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chrpgen_dsp48acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axis_chirp_gen_rmult/sim/px_axis_chirp_gen_rmult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chirp_gen_rmult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chrpgen_phase_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chrpgen_phase_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chirp_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chirp_gen_chrpgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chirp_gen_chrpgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_axis_chirp_gen_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chirp_gen_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice 4 is already covered [C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_axis_chirp_gen.vhd:477]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1079.578 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/ip/px_axis_chrpgen_dds/demo_tb/tb_px_axis_chrpgen_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chrpgen_dds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chirp_gen
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [px_chirp_gen_plsgen_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [px_chrpgen_phase_acc_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [px_chirp_gen_chrpgen_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1079.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_px_axis_chirp_gen_behav -key {Behavioral:sim_1:Functional:tb_px_axis_chirp_gen} -tclbatch {tb_px_axis_chirp_gen.tcl} -view {C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/tb_px_axis_chirp_gen_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/tb_px_axis_chirp_gen_behav.wcfg
source tb_px_axis_chirp_gen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_px_axis_chirp_gen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1079.578 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7629 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7629 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7629 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7629 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7633 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7633 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7633 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7633 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.578 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=256...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [px_axis_chirp_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1079.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1079.578 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1079.578 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000282 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.547 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=256...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [px_axis_chirp_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1204.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1204.547 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1204.547 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chirp_gen_plsgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chirp_gen_plsgen
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.297 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=256...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [px_axis_chirp_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1207.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1207.297 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.297 ; gain = 0.230
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chrpgen_phase_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chrpgen_phase_acc
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.063 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=256...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [px_axis_chirp_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1222.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1222.063 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1222.063 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p4_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p5_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p6_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_8/p7_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chrpgen_phase_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chrpgen_phase_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.063 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [px_chirp_gen_plsgen_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=128...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [px_chrpgen_phase_acc_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [px_chirp_gen_chrpgen_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.063 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1222.063 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chrpgen_phase_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chrpgen_phase_acc
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.164 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [px_chirp_gen_plsgen_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=128...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [px_chrpgen_phase_acc_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [px_chirp_gen_chrpgen_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.164 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1222.164 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p2_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p3_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p2_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_4/p3_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_chrpgen_phase_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_chrpgen_phase_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.781 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,areg=2,b_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="kintexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture px_axis_chirp_gen_rmult_arch of entity xil_defaultlib.px_axis_chirp_gen_rmult [px_axis_chirp_gen_rmult_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=64,...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1223.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1223.781 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (64), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (3) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. tb_px_axis_chirp_gen.uut.chrpgen_inst.ph_acc_inst.gen_calcs_2.mf_rom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_2/mf_rom_inst/xpm_memory_base_inst/Initial270_8  File: /wrk/2017.3/nightly/2017_10_04_2018833/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1223.781 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_2/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_2/p1_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_2/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_2/p1_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.781 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1223.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1223.781 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1223.781 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_axis_chirp_gen_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chirp_gen_csr
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.867 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=4,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1228.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1228.867 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.867 ; gain = 0.000
run 10 us
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7649 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accy/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0U01100 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7653 ns  Iteration: 4  Process: /tb_px_axis_chirp_gen/uut/chrpgen_inst/ph_acc_inst/gen_calcs_1/p0_accx/U0/i_synth/i_baseip/i_xbip_accum/dsp48_implementation/use_usecase/i_xbip_dsp48_acc/i_synth_option/i_synth_model/opt_vx5/i_uniwrap/i_primitive/D1/prcs_opmode_drc  File: C:\Xilinx\Vivado\2017.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_chirp_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_chirp_gen_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_chirp_gen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sources_1/new/px_axis_chirp_gen_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_chirp_gen_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_chirp_gen
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.270 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c1207eff3baf477b8533a13a9be7d704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_14 -L xbip_dsp48_macro_v3_0_15 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_chirp_gen_behav xil_defaultlib.tb_px_axis_chirp_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv_comp
Compiling package dds_compiler_v6_0_14.pkg_dds_compiler_v6_0_14
Compiling package dds_compiler_v6_0_14.dds_compiler_v6_0_14_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_14.pkg_betas
Compiling package dds_compiler_v6_0_14.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_plsgen [\px_chirp_gen_plsgen(samples_per...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture px_chrpgen_dsp48acc_arch of entity xil_defaultlib.px_chrpgen_dsp48acc [px_chrpgen_dsp48acc_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chrpgen_phase_acc [\px_chrpgen_phase_acc(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_rdy [\dds_compiler_v6_0_14_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.pipe_add [\pipe_add(c_width=32,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.accum [\accum(c_xdevicefamily="kintexup...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4_viv [\xbip_dsp48_multadd_v3_0_4_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_eff [\dds_compiler_v6_0_14_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_core [\dds_compiler_v6_0_14_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14_viv [\dds_compiler_v6_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_14.dds_compiler_v6_0_14 [\dds_compiler_v6_0_14(c_xdevicef...]
Compiling architecture px_axis_chrpgen_dds_arch of entity xil_defaultlib.px_axis_chrpgen_dds [px_axis_chrpgen_dds_default]
Compiling architecture behavioral of entity xil_defaultlib.px_chirp_gen_chrpgen [\px_chirp_gen_chrpgen(samples_pe...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(amultsel="AD",bcascreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture px_axis_chrpgen_gainoffset_arch of entity xil_defaultlib.px_axis_chrpgen_gainoffset [px_axis_chrpgen_gainoffset_defau...]
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=5,num_...]
Compiling architecture px_axil_csr_chrpg_arch of entity xil_defaultlib.px_axil_csr_chrpg [px_axil_csr_chrpg_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen_csr [px_axis_chirp_gen_csr_default]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_chirp_gen [\px_axis_chirp_gen(samples_per_c...]
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_chirp_gen
Built simulation snapshot tb_px_axis_chirp_gen_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.270 ; gain = 0.000
Vivado Simulator 2017.3
Time resolution is 1 ps
Note: Writing to Control Register. Start Time = 442000 ps
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000082 to Address: x0000
Time: 442 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 17000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Start Frequency Register. Start Time = 459000 ps
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000000 to Address: x0004
Time: 459 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Start Frequency Register. End Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 37000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Frequency Rate Register. Start Time = 479000 ps
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000001 to Address: x000C
Time: 479 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Frequency Rate Register. End Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 57000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Pulse Width Register. Start Time = 499000 ps
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x00000200 to Address: x0010
Time: 499 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Pulse Width Register. End Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 77000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing to Control Register. Start Time = 519000 ps
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Writing x80000280 to Address: x0000
Time: 519 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Write completed at time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Finished Writing to Sect1 Control Register. End Time = 539000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
Note: Total Time = 97000 ps
Time: 539 ns  Iteration: 0  Process: /tb_px_axis_chirp_gen/test_process  File: C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs/sim_1/new/tb_px_axis_chirp_gen.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.270 ; gain = 0.000
run 10 us
save_wave_config {C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/tb_px_axis_chirp_gen_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file {C:\Pentek\IP\2017.3\wip\px_axis_chirp_gen\px_axis_chirp_gen.srcs\component.xml}
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_axil_csr_chrpg/px_axil_csr_chrpg.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_axis_chrpgen_dds/px_axis_chrpgen_dds.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_axis_chrpgen_gainoffset/px_axis_chrpgen_gainoffset.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/px_chrpgen_dsp48acc/px_chrpgen_dsp48acc.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_axil_csr_chrpg/px_axil_csr_chrpg.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_axis_chrpgen_dds/px_axis_chrpgen_dds.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_axis_chrpgen_gainoffset/px_axis_chrpgen_gainoffset.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/px_chrpgen_dsp48acc/px_chrpgen_dsp48acc.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/tb_px_axis_chirp_gen_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/tb_px_axis_chirp_gen_behav.wcfg [ipx::get_file_groups xilinx_vhdltestbench -of_objects [ipx::current_core]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'samples_per_cycle' has its value changed from '1' to '8'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property value 1 [ipx::get_user_parameters samples_per_cycle -of_objects [ipx::current_core]]
set_property value 1 [ipx::get_hdl_parameters samples_per_cycle -of_objects [ipx::current_core]]
set_property value_validation_list {1 2 4 8} [ipx::get_user_parameters samples_per_cycle -of_objects [ipx::current_core]]
set_property value s_axis_ptctl:m_axis_pd [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces s_axis_aclk -of_objects [ipx::current_core]]]
ipx::remove_file C:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/tb_px_axis_chirp_gen_behav.wcfg [ipx::get_file_groups xilinx_vhdltestbench -of_objects [ipx::current_core]]
set_property core_revision 32 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Pentek/IP/2017.3/wip/px_axis_chirp_gen/px_axis_chirp_gen.srcs'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 13:08:10 2018...
