<stg><name>compress</name>


<trans_list>

<trans id="3693" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3720" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3721" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3725" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3728" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3729" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3730" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3732" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3733" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3734" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:15 %ctx_addr_30 = getelementptr i64 %ctx, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_addr_30"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:16 %ctx_load_20 = load i4 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="ctx_load_20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:16 %ctx_load_20 = load i4 %ctx_addr_30

]]></Node>
<StgValue><ssdm name="ctx_load_20"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:17 %trunc_ln49_8 = trunc i64 %ctx_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln49_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:18 %trunc_ln49_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:19 %trunc_ln49_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:20 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:22 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:23 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:24 %trunc_ln49_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:25 %trunc_ln49_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_20, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:39 %ctx_addr_32 = getelementptr i64 %ctx, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_addr_32"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:40 %ctx_load_22 = load i4 %ctx_addr_32

]]></Node>
<StgValue><ssdm name="ctx_load_22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:40 %ctx_load_22 = load i4 %ctx_addr_32

]]></Node>
<StgValue><ssdm name="ctx_load_22"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:41 %trunc_ln49_14 = trunc i64 %ctx_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln49_14"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:42 %trunc_ln49_15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln49_15"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:43 %trunc_ln49_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_16"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:44 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:46 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:47 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:48 %trunc_ln49_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_17"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:49 %trunc_ln49_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_22, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_18"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:63 %ctx_addr_34 = getelementptr i64 %ctx, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_addr_34"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:64 %ctx_load_24 = load i4 %ctx_addr_34

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:3 %ctx_addr = getelementptr i64 %ctx, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:4 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:64 %ctx_load_24 = load i4 %ctx_addr_34

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:65 %trunc_ln49_24 = trunc i64 %ctx_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln49_24"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:66 %trunc_ln49_25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln49_25"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:67 %trunc_ln49_26 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_26"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:68 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:70 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:71 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:72 %trunc_ln49_27 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_27"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:73 %trunc_ln49_28 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_24, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_28"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:87 %ctx_addr_36 = getelementptr i64 %ctx, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_addr_36"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:88 %ctx_load_26 = load i4 %ctx_addr_36

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:4 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:5 %trunc_ln49 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:6 %trunc_ln49_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln49_s"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:7 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:8 %trunc_ln49_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:10 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:11 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:12 %trunc_ln49_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_6"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:13 %trunc_ln49_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:27 %ctx_addr_31 = getelementptr i64 %ctx, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_addr_31"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:28 %ctx_load_21 = load i4 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="ctx_load_21"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:88 %ctx_load_26 = load i4 %ctx_addr_36

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:89 %trunc_ln49_34 = trunc i64 %ctx_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln49_34"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:90 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:91 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:92 %trunc_ln49_35 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_35"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:94 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:95 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:96 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:97 %trunc_ln49_36 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_26, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_36"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:99 %tmp_26 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_26, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:100 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_26, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="7">
<![CDATA[
.lr.ph:101 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7, i1 %tmp_5, i8 %tmp_22, i8 %trunc_ln49_35, i8 %trunc_ln49_34, i7 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:102 %tmp_27 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_26, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:103 %tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %ctx_load_26, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="5">
<![CDATA[
.lr.ph:104 %or_ln51_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %tmp_28, i8 %tmp_22, i8 %trunc_ln49_35, i8 %trunc_ln49_34, i5 %tmp_27

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:105 %tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_26, i32 18, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="22" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
.lr.ph:106 %lshr_ln51_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6, i8 %trunc_ln49_34, i8 %tmp_4, i6 %tmp_29

]]></Node>
<StgValue><ssdm name="lshr_ln51_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:107 %zext_ln51 = zext i22 %lshr_ln51_2

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:108 %xor_ln51 = xor i32 %zext_ln51, i32 %or_ln51_1

]]></Node>
<StgValue><ssdm name="xor_ln51"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:109 %xor_ln51_1 = xor i32 %xor_ln51, i32 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln51_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:110 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load, i32 63

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:111 %tmp_31 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:112 %or_ln51_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_31, i8 %tmp_7, i8 %tmp_8, i8 %trunc_ln49_6, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:113 %tmp_32 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:114 %tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:115 %or_ln51_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_33, i8 %trunc_ln49_6, i8 %trunc_ln49_7, i8 %tmp_7, i6 %tmp_32

]]></Node>
<StgValue><ssdm name="or_ln51_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:116 %tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:117 %lshr_ln51_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_7, i8 %tmp_8, i8 %trunc_ln49_6, i5 %tmp_34

]]></Node>
<StgValue><ssdm name="lshr_ln51_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:118 %zext_ln51_1 = zext i29 %lshr_ln51_5

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:119 %xor_ln51_2 = xor i32 %zext_ln51_1, i32 %or_ln51_3

]]></Node>
<StgValue><ssdm name="xor_ln51_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:120 %xor_ln51_3 = xor i32 %xor_ln51_2, i32 %or_ln51_2

]]></Node>
<StgValue><ssdm name="xor_ln51_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:122 %add_ln51_1 = add i32 %xor_ln51_3, i32 %xor_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:124 %tmp_35 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_26, i32 41, i32 47

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:125 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="7">
<![CDATA[
.lr.ph:126 %or_ln51_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7, i1 %tmp_36, i8 %tmp_25, i8 %trunc_ln49_36, i8 %tmp_23, i7 %tmp_35

]]></Node>
<StgValue><ssdm name="or_ln51_4"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:127 %tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_26, i32 43, i32 47

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:128 %tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %ctx_load_26, i32 40, i32 42

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="5">
<![CDATA[
.lr.ph:129 %or_ln51_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %tmp_38, i8 %tmp_25, i8 %trunc_ln49_36, i8 %tmp_23, i5 %tmp_37

]]></Node>
<StgValue><ssdm name="or_ln51_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:130 %tmp_39 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_26, i32 50, i32 55

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="22" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
.lr.ph:131 %lshr_ln51_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6, i8 %tmp_23, i8 %tmp_24, i6 %tmp_39

]]></Node>
<StgValue><ssdm name="lshr_ln51_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:132 %zext_ln51_2 = zext i22 %lshr_ln51_8

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:133 %xor_ln51_4 = xor i32 %zext_ln51_2, i32 %or_ln51_5

]]></Node>
<StgValue><ssdm name="xor_ln51_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:134 %xor_ln51_5 = xor i32 %xor_ln51_4, i32 %or_ln51_4

]]></Node>
<StgValue><ssdm name="xor_ln51_5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:135 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_20, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:136 %tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_20, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:137 %or_ln51_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_41, i8 %trunc_ln49_8, i8 %tmp_6, i8 %trunc_ln49_1, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="or_ln51_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:138 %tmp_42 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_20, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:139 %tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_20, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:140 %or_ln51_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_43, i8 %trunc_ln49_1, i8 %trunc_ln49_2, i8 %trunc_ln49_8, i6 %tmp_42

]]></Node>
<StgValue><ssdm name="or_ln51_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:141 %tmp_44 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_20, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:142 %lshr_ln51_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_8, i8 %tmp_6, i8 %trunc_ln49_1, i5 %tmp_44

]]></Node>
<StgValue><ssdm name="lshr_ln51_s"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:143 %zext_ln51_3 = zext i29 %lshr_ln51_s

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:144 %xor_ln51_6 = xor i32 %zext_ln51_3, i32 %or_ln51_7

]]></Node>
<StgValue><ssdm name="xor_ln51_6"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:145 %xor_ln51_7 = xor i32 %xor_ln51_6, i32 %or_ln51_6

]]></Node>
<StgValue><ssdm name="xor_ln51_7"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:147 %add_ln51_4 = add i32 %xor_ln51_7, i32 %xor_ln51_5

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:14 %m_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_7, i8 %tmp_8, i8 %trunc_ln49_6, i8 %trunc_ln49_7

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:28 %ctx_load_21 = load i4 %ctx_addr_31

]]></Node>
<StgValue><ssdm name="ctx_load_21"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:29 %trunc_ln49_9 = trunc i64 %ctx_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln49_9"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:30 %trunc_ln49_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln49_10"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:31 %trunc_ln49_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_11"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:32 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:34 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:35 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:36 %trunc_ln49_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_12"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:37 %trunc_ln49_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_21, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_13"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:51 %ctx_addr_33 = getelementptr i64 %ctx, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_addr_33"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:52 %ctx_load_23 = load i4 %ctx_addr_33

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:69 %m_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_24, i8 %tmp_2, i8 %trunc_ln49_25, i8 %trunc_ln49_26

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:146 %add_ln51_3 = add i32 %m_1, i32 %m_10

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:148 %m_17 = add i32 %add_ln51_4, i32 %add_ln51_3

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:173 %lshr_ln51_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_17, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_7"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:174 %trunc_ln51_2 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:175 %or_ln51_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_2, i15 %lshr_ln51_7

]]></Node>
<StgValue><ssdm name="or_ln51_11"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:176 %lshr_ln51_9 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_17, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_9"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:177 %trunc_ln51_3 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:178 %or_ln51_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_3, i13 %lshr_ln51_9

]]></Node>
<StgValue><ssdm name="or_ln51_12"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:179 %lshr_ln51_10 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_17, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_10"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:180 %zext_ln51_6 = zext i22 %lshr_ln51_10

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:181 %xor_ln51_12 = xor i32 %zext_ln51_6, i32 %or_ln51_12

]]></Node>
<StgValue><ssdm name="xor_ln51_12"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:182 %xor_ln51_13 = xor i32 %xor_ln51_12, i32 %or_ln51_11

]]></Node>
<StgValue><ssdm name="xor_ln51_13"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:183 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:184 %tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_21, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:185 %or_ln51_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_51, i8 %trunc_ln49_9, i8 %tmp_9, i8 %trunc_ln49_10, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="or_ln51_13"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:186 %tmp_52 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_21, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:187 %tmp_53 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_21, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:188 %or_ln51_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_53, i8 %trunc_ln49_10, i8 %trunc_ln49_11, i8 %trunc_ln49_9, i6 %tmp_52

]]></Node>
<StgValue><ssdm name="or_ln51_14"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:189 %tmp_54 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_21, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:190 %lshr_ln51_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_9, i8 %tmp_9, i8 %trunc_ln49_10, i5 %tmp_54

]]></Node>
<StgValue><ssdm name="lshr_ln51_11"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:191 %zext_ln51_7 = zext i29 %lshr_ln51_11

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:192 %xor_ln51_14 = xor i32 %zext_ln51_7, i32 %or_ln51_14

]]></Node>
<StgValue><ssdm name="xor_ln51_14"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:193 %xor_ln51_15 = xor i32 %xor_ln51_14, i32 %or_ln51_13

]]></Node>
<StgValue><ssdm name="xor_ln51_15"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:195 %add_ln51_10 = add i32 %xor_ln51_15, i32 %xor_ln51_13

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:9 %m = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49, i8 %trunc_ln49_s, i8 %tmp, i8 %trunc_ln49_3

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:21 %m_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_8, i8 %tmp_6, i8 %trunc_ln49_1, i8 %trunc_ln49_2

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:52 %ctx_load_23 = load i4 %ctx_addr_33

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:53 %trunc_ln49_19 = trunc i64 %ctx_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln49_19"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:54 %trunc_ln49_20 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln49_20"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:55 %trunc_ln49_21 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_21"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:56 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:58 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:59 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:60 %trunc_ln49_22 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_22"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:61 %trunc_ln49_23 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_23, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_23"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:62 %m_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_16, i8 %tmp_17, i8 %trunc_ln49_22, i8 %trunc_ln49_23

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:74 %m_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_18, i8 %tmp_19, i8 %trunc_ln49_27, i8 %trunc_ln49_28

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:75 %ctx_addr_35 = getelementptr i64 %ctx, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_addr_35"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:76 %ctx_load_25 = load i4 %ctx_addr_35

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:121 %add_ln51 = add i32 %m, i32 %m_9

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:123 %m_16 = add i32 %add_ln51_1, i32 %add_ln51

]]></Node>
<StgValue><ssdm name="m_16"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:149 %lshr_ln51_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_16, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:150 %trunc_ln51 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:151 %or_ln51_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51, i15 %lshr_ln51_1

]]></Node>
<StgValue><ssdm name="or_ln51_8"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:152 %lshr_ln51_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_16, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_3"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:153 %trunc_ln51_1 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:154 %or_ln51_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_1, i13 %lshr_ln51_3

]]></Node>
<StgValue><ssdm name="or_ln51_9"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:155 %lshr_ln51_4 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_16, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_4"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:156 %zext_ln51_4 = zext i22 %lshr_ln51_4

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:157 %xor_ln51_8 = xor i32 %zext_ln51_4, i32 %or_ln51_9

]]></Node>
<StgValue><ssdm name="xor_ln51_8"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:158 %xor_ln51_9 = xor i32 %xor_ln51_8, i32 %or_ln51_8

]]></Node>
<StgValue><ssdm name="xor_ln51_9"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:159 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_20, i32 63

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:160 %tmp_46 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_20, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:161 %or_ln51_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_46, i8 %tmp_10, i8 %tmp_11, i8 %trunc_ln49_4, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="or_ln51_s"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:162 %tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_20, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:163 %tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_20, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:164 %or_ln51_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_48, i8 %trunc_ln49_4, i8 %trunc_ln49_5, i8 %tmp_10, i6 %tmp_47

]]></Node>
<StgValue><ssdm name="or_ln51_10"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:165 %tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_20, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:166 %lshr_ln51_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_10, i8 %tmp_11, i8 %trunc_ln49_4, i5 %tmp_49

]]></Node>
<StgValue><ssdm name="lshr_ln51_6"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:167 %zext_ln51_5 = zext i29 %lshr_ln51_6

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:168 %xor_ln51_10 = xor i32 %zext_ln51_5, i32 %or_ln51_10

]]></Node>
<StgValue><ssdm name="xor_ln51_10"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:169 %xor_ln51_11 = xor i32 %xor_ln51_10, i32 %or_ln51_s

]]></Node>
<StgValue><ssdm name="xor_ln51_11"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:170 %add_ln51_6 = add i32 %m_2, i32 %m_11

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:171 %add_ln51_7 = add i32 %xor_ln51_11, i32 %xor_ln51_9

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:172 %m_18 = add i32 %add_ln51_7, i32 %add_ln51_6

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:197 %lshr_ln51_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_18, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_12"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:198 %trunc_ln51_4 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:199 %or_ln51_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_4, i15 %lshr_ln51_12

]]></Node>
<StgValue><ssdm name="or_ln51_15"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:200 %lshr_ln51_13 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_18, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_13"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:201 %trunc_ln51_5 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln51_5"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:202 %or_ln51_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_5, i13 %lshr_ln51_13

]]></Node>
<StgValue><ssdm name="or_ln51_16"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:203 %lshr_ln51_14 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_18, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_14"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:204 %zext_ln51_8 = zext i22 %lshr_ln51_14

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:205 %xor_ln51_16 = xor i32 %zext_ln51_8, i32 %or_ln51_16

]]></Node>
<StgValue><ssdm name="xor_ln51_16"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:206 %xor_ln51_17 = xor i32 %xor_ln51_16, i32 %or_ln51_15

]]></Node>
<StgValue><ssdm name="xor_ln51_17"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:207 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:208 %tmp_56 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_21, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:209 %or_ln51_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_56, i8 %tmp_12, i8 %tmp_13, i8 %trunc_ln49_12, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="or_ln51_17"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:210 %tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_21, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:211 %tmp_58 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_21, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:212 %or_ln51_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_58, i8 %trunc_ln49_12, i8 %trunc_ln49_13, i8 %tmp_12, i6 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln51_18"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:213 %tmp_59 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_21, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:214 %lshr_ln51_15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_12, i8 %tmp_13, i8 %trunc_ln49_12, i5 %tmp_59

]]></Node>
<StgValue><ssdm name="lshr_ln51_15"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:215 %zext_ln51_9 = zext i29 %lshr_ln51_15

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:216 %xor_ln51_18 = xor i32 %zext_ln51_9, i32 %or_ln51_18

]]></Node>
<StgValue><ssdm name="xor_ln51_18"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:217 %xor_ln51_19 = xor i32 %xor_ln51_18, i32 %or_ln51_17

]]></Node>
<StgValue><ssdm name="xor_ln51_19"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:219 %add_ln51_13 = add i32 %xor_ln51_19, i32 %xor_ln51_17

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:26 %m_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_10, i8 %tmp_11, i8 %trunc_ln49_4, i8 %trunc_ln49_5

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:33 %m_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_9, i8 %tmp_9, i8 %trunc_ln49_10, i8 %trunc_ln49_11

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:38 %m_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_12, i8 %tmp_13, i8 %trunc_ln49_12, i8 %trunc_ln49_13

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:45 %m_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_14, i8 %tmp_s, i8 %trunc_ln49_15, i8 %trunc_ln49_16

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:50 %m_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_14, i8 %tmp_15, i8 %trunc_ln49_17, i8 %trunc_ln49_18

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:57 %m_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_19, i8 %tmp_1, i8 %trunc_ln49_20, i8 %trunc_ln49_21

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:76 %ctx_load_25 = load i4 %ctx_addr_35

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph:77 %trunc_ln49_29 = trunc i64 %ctx_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln49_29"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:78 %trunc_ln49_30 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln49_30"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:79 %trunc_ln49_31 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln49_31"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:80 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:81 %m_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_29, i8 %tmp_3, i8 %trunc_ln49_30, i8 %trunc_ln49_31

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:82 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:83 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:84 %trunc_ln49_32 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln49_32"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:85 %trunc_ln49_33 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ctx_load_25, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln49_33"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:86 %m_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_20, i8 %tmp_21, i8 %trunc_ln49_32, i8 %trunc_ln49_33

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:93 %m_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln49_34, i8 %tmp_4, i8 %tmp_22, i8 %trunc_ln49_35

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.lr.ph:98 %m_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_23, i8 %tmp_24, i8 %tmp_25, i8 %trunc_ln49_36

]]></Node>
<StgValue><ssdm name="m_15"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:194 %add_ln51_9 = add i32 %m_3, i32 %m_12

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:196 %m_19 = add i32 %add_ln51_10, i32 %add_ln51_9

]]></Node>
<StgValue><ssdm name="m_19"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:218 %add_ln51_12 = add i32 %m_4, i32 %m_13

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:220 %m_20 = add i32 %add_ln51_13, i32 %add_ln51_12

]]></Node>
<StgValue><ssdm name="m_20"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:221 %lshr_ln51_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_19, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_16"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:222 %trunc_ln51_6 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln51_6"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:223 %or_ln51_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_6, i15 %lshr_ln51_16

]]></Node>
<StgValue><ssdm name="or_ln51_19"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:224 %lshr_ln51_17 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_19, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_17"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:225 %trunc_ln51_7 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln51_7"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:226 %or_ln51_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_7, i13 %lshr_ln51_17

]]></Node>
<StgValue><ssdm name="or_ln51_20"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:227 %lshr_ln51_18 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_19, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_18"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:228 %zext_ln51_10 = zext i22 %lshr_ln51_18

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:229 %xor_ln51_20 = xor i32 %zext_ln51_10, i32 %or_ln51_20

]]></Node>
<StgValue><ssdm name="xor_ln51_20"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:230 %xor_ln51_21 = xor i32 %xor_ln51_20, i32 %or_ln51_19

]]></Node>
<StgValue><ssdm name="xor_ln51_21"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:231 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:232 %tmp_61 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_22, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:233 %or_ln51_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_61, i8 %trunc_ln49_14, i8 %tmp_s, i8 %trunc_ln49_15, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="or_ln51_21"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:234 %tmp_62 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_22, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:235 %tmp_63 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_22, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:236 %or_ln51_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_63, i8 %trunc_ln49_15, i8 %trunc_ln49_16, i8 %trunc_ln49_14, i6 %tmp_62

]]></Node>
<StgValue><ssdm name="or_ln51_22"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:237 %tmp_64 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_22, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:238 %lshr_ln51_19 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_14, i8 %tmp_s, i8 %trunc_ln49_15, i5 %tmp_64

]]></Node>
<StgValue><ssdm name="lshr_ln51_19"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:239 %zext_ln51_11 = zext i29 %lshr_ln51_19

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:240 %xor_ln51_22 = xor i32 %zext_ln51_11, i32 %or_ln51_22

]]></Node>
<StgValue><ssdm name="xor_ln51_22"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:241 %xor_ln51_23 = xor i32 %xor_ln51_22, i32 %or_ln51_21

]]></Node>
<StgValue><ssdm name="xor_ln51_23"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:242 %add_ln51_15 = add i32 %m_5, i32 %m_14

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:243 %add_ln51_16 = add i32 %xor_ln51_23, i32 %xor_ln51_21

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:244 %m_21 = add i32 %add_ln51_16, i32 %add_ln51_15

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:245 %lshr_ln51_20 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_20, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_20"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:246 %trunc_ln51_8 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln51_8"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:247 %or_ln51_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_8, i15 %lshr_ln51_20

]]></Node>
<StgValue><ssdm name="or_ln51_23"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:248 %lshr_ln51_21 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_20, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_21"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:249 %trunc_ln51_9 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln51_9"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:250 %or_ln51_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_9, i13 %lshr_ln51_21

]]></Node>
<StgValue><ssdm name="or_ln51_24"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:251 %lshr_ln51_22 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_20, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_22"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:252 %zext_ln51_12 = zext i22 %lshr_ln51_22

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:253 %xor_ln51_24 = xor i32 %zext_ln51_12, i32 %or_ln51_24

]]></Node>
<StgValue><ssdm name="xor_ln51_24"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:254 %xor_ln51_25 = xor i32 %xor_ln51_24, i32 %or_ln51_23

]]></Node>
<StgValue><ssdm name="xor_ln51_25"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:255 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_22, i32 63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:256 %tmp_66 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_22, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:257 %or_ln51_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_66, i8 %tmp_14, i8 %tmp_15, i8 %trunc_ln49_17, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="or_ln51_25"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:258 %tmp_67 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_22, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:259 %tmp_68 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_22, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:260 %or_ln51_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_68, i8 %trunc_ln49_17, i8 %trunc_ln49_18, i8 %tmp_14, i6 %tmp_67

]]></Node>
<StgValue><ssdm name="or_ln51_26"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:261 %tmp_69 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_22, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:262 %lshr_ln51_23 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_14, i8 %tmp_15, i8 %trunc_ln49_17, i5 %tmp_69

]]></Node>
<StgValue><ssdm name="lshr_ln51_23"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:263 %zext_ln51_13 = zext i29 %lshr_ln51_23

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:264 %xor_ln51_26 = xor i32 %zext_ln51_13, i32 %or_ln51_26

]]></Node>
<StgValue><ssdm name="xor_ln51_26"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:265 %xor_ln51_27 = xor i32 %xor_ln51_26, i32 %or_ln51_25

]]></Node>
<StgValue><ssdm name="xor_ln51_27"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:266 %add_ln51_18 = add i32 %m_6, i32 %m_15

]]></Node>
<StgValue><ssdm name="add_ln51_18"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:267 %add_ln51_19 = add i32 %xor_ln51_27, i32 %xor_ln51_25

]]></Node>
<StgValue><ssdm name="add_ln51_19"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:268 %m_22 = add i32 %add_ln51_19, i32 %add_ln51_18

]]></Node>
<StgValue><ssdm name="m_22"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:269 %lshr_ln51_24 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_21, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_24"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:270 %trunc_ln51_10 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln51_10"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:271 %or_ln51_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_10, i15 %lshr_ln51_24

]]></Node>
<StgValue><ssdm name="or_ln51_27"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:272 %lshr_ln51_25 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_21, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_25"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:273 %trunc_ln51_11 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln51_11"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:274 %or_ln51_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_11, i13 %lshr_ln51_25

]]></Node>
<StgValue><ssdm name="or_ln51_28"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:275 %lshr_ln51_26 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_21, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_26"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:276 %zext_ln51_14 = zext i22 %lshr_ln51_26

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:277 %xor_ln51_28 = xor i32 %zext_ln51_14, i32 %or_ln51_28

]]></Node>
<StgValue><ssdm name="xor_ln51_28"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:278 %xor_ln51_29 = xor i32 %xor_ln51_28, i32 %or_ln51_27

]]></Node>
<StgValue><ssdm name="xor_ln51_29"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:279 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_23, i32 31

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:280 %tmp_71 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_23, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:281 %or_ln51_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_71, i8 %trunc_ln49_19, i8 %tmp_1, i8 %trunc_ln49_20, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="or_ln51_29"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:282 %tmp_72 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_23, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:283 %tmp_73 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_23, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:284 %or_ln51_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_73, i8 %trunc_ln49_20, i8 %trunc_ln49_21, i8 %trunc_ln49_19, i6 %tmp_72

]]></Node>
<StgValue><ssdm name="or_ln51_30"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:285 %tmp_74 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_23, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:286 %lshr_ln51_27 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_19, i8 %tmp_1, i8 %trunc_ln49_20, i5 %tmp_74

]]></Node>
<StgValue><ssdm name="lshr_ln51_27"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:287 %zext_ln51_15 = zext i29 %lshr_ln51_27

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:288 %xor_ln51_30 = xor i32 %zext_ln51_15, i32 %or_ln51_30

]]></Node>
<StgValue><ssdm name="xor_ln51_30"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:289 %xor_ln51_31 = xor i32 %xor_ln51_30, i32 %or_ln51_29

]]></Node>
<StgValue><ssdm name="xor_ln51_31"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:290 %add_ln51_21 = add i32 %m_7, i32 %m_16

]]></Node>
<StgValue><ssdm name="add_ln51_21"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:291 %add_ln51_22 = add i32 %xor_ln51_31, i32 %xor_ln51_29

]]></Node>
<StgValue><ssdm name="add_ln51_22"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:292 %m_23 = add i32 %add_ln51_22, i32 %add_ln51_21

]]></Node>
<StgValue><ssdm name="m_23"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:293 %lshr_ln51_28 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_22, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_28"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:294 %trunc_ln51_12 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln51_12"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:295 %or_ln51_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_12, i15 %lshr_ln51_28

]]></Node>
<StgValue><ssdm name="or_ln51_31"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:296 %lshr_ln51_29 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_22, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_29"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:297 %trunc_ln51_13 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln51_13"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:298 %or_ln51_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_13, i13 %lshr_ln51_29

]]></Node>
<StgValue><ssdm name="or_ln51_32"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:299 %lshr_ln51_30 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_22, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_30"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:300 %zext_ln51_16 = zext i22 %lshr_ln51_30

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:301 %xor_ln51_32 = xor i32 %zext_ln51_16, i32 %or_ln51_32

]]></Node>
<StgValue><ssdm name="xor_ln51_32"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:302 %xor_ln51_33 = xor i32 %xor_ln51_32, i32 %or_ln51_31

]]></Node>
<StgValue><ssdm name="xor_ln51_33"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:303 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_23, i32 63

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:304 %tmp_76 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_23, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:305 %or_ln51_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_76, i8 %tmp_16, i8 %tmp_17, i8 %trunc_ln49_22, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="or_ln51_33"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:306 %tmp_77 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_23, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:307 %tmp_78 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_23, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:308 %or_ln51_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_78, i8 %trunc_ln49_22, i8 %trunc_ln49_23, i8 %tmp_16, i6 %tmp_77

]]></Node>
<StgValue><ssdm name="or_ln51_34"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:309 %tmp_79 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_23, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:310 %lshr_ln51_31 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_16, i8 %tmp_17, i8 %trunc_ln49_22, i5 %tmp_79

]]></Node>
<StgValue><ssdm name="lshr_ln51_31"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:311 %zext_ln51_17 = zext i29 %lshr_ln51_31

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:312 %xor_ln51_34 = xor i32 %zext_ln51_17, i32 %or_ln51_34

]]></Node>
<StgValue><ssdm name="xor_ln51_34"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:313 %xor_ln51_35 = xor i32 %xor_ln51_34, i32 %or_ln51_33

]]></Node>
<StgValue><ssdm name="xor_ln51_35"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:314 %add_ln51_24 = add i32 %m_8, i32 %m_17

]]></Node>
<StgValue><ssdm name="add_ln51_24"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:315 %add_ln51_25 = add i32 %xor_ln51_35, i32 %xor_ln51_33

]]></Node>
<StgValue><ssdm name="add_ln51_25"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:316 %m_24 = add i32 %add_ln51_25, i32 %add_ln51_24

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:317 %lshr_ln51_32 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_23, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_32"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:318 %trunc_ln51_14 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln51_14"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:319 %or_ln51_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_14, i15 %lshr_ln51_32

]]></Node>
<StgValue><ssdm name="or_ln51_35"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:320 %lshr_ln51_33 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_23, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_33"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:321 %trunc_ln51_15 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln51_15"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:322 %or_ln51_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_15, i13 %lshr_ln51_33

]]></Node>
<StgValue><ssdm name="or_ln51_36"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:323 %lshr_ln51_34 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_23, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_34"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:324 %zext_ln51_18 = zext i22 %lshr_ln51_34

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:325 %xor_ln51_36 = xor i32 %zext_ln51_18, i32 %or_ln51_36

]]></Node>
<StgValue><ssdm name="xor_ln51_36"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:326 %xor_ln51_37 = xor i32 %xor_ln51_36, i32 %or_ln51_35

]]></Node>
<StgValue><ssdm name="xor_ln51_37"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:327 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:328 %tmp_81 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_24, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:329 %or_ln51_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_81, i8 %trunc_ln49_24, i8 %tmp_2, i8 %trunc_ln49_25, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="or_ln51_37"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:330 %tmp_82 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_24, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:331 %tmp_83 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_24, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:332 %or_ln51_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_83, i8 %trunc_ln49_25, i8 %trunc_ln49_26, i8 %trunc_ln49_24, i6 %tmp_82

]]></Node>
<StgValue><ssdm name="or_ln51_38"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:333 %tmp_84 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_24, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:334 %lshr_ln51_35 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_24, i8 %tmp_2, i8 %trunc_ln49_25, i5 %tmp_84

]]></Node>
<StgValue><ssdm name="lshr_ln51_35"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:335 %zext_ln51_19 = zext i29 %lshr_ln51_35

]]></Node>
<StgValue><ssdm name="zext_ln51_19"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:336 %xor_ln51_38 = xor i32 %zext_ln51_19, i32 %or_ln51_38

]]></Node>
<StgValue><ssdm name="xor_ln51_38"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:337 %xor_ln51_39 = xor i32 %xor_ln51_38, i32 %or_ln51_37

]]></Node>
<StgValue><ssdm name="xor_ln51_39"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:339 %add_ln51_28 = add i32 %xor_ln51_39, i32 %xor_ln51_37

]]></Node>
<StgValue><ssdm name="add_ln51_28"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:341 %lshr_ln51_36 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_24, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_36"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:342 %trunc_ln51_16 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln51_16"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:343 %or_ln51_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_16, i15 %lshr_ln51_36

]]></Node>
<StgValue><ssdm name="or_ln51_39"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:344 %lshr_ln51_37 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_24, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_37"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:345 %trunc_ln51_17 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln51_17"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:346 %or_ln51_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_17, i13 %lshr_ln51_37

]]></Node>
<StgValue><ssdm name="or_ln51_40"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:347 %lshr_ln51_38 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_24, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_38"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:348 %zext_ln51_20 = zext i22 %lshr_ln51_38

]]></Node>
<StgValue><ssdm name="zext_ln51_20"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:349 %xor_ln51_40 = xor i32 %zext_ln51_20, i32 %or_ln51_40

]]></Node>
<StgValue><ssdm name="xor_ln51_40"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:350 %xor_ln51_41 = xor i32 %xor_ln51_40, i32 %or_ln51_39

]]></Node>
<StgValue><ssdm name="xor_ln51_41"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:351 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_24, i32 63

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:352 %tmp_86 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_24, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:353 %or_ln51_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_86, i8 %tmp_18, i8 %tmp_19, i8 %trunc_ln49_27, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="or_ln51_41"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:354 %tmp_87 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_24, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:355 %tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_24, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:356 %or_ln51_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_88, i8 %trunc_ln49_27, i8 %trunc_ln49_28, i8 %tmp_18, i6 %tmp_87

]]></Node>
<StgValue><ssdm name="or_ln51_42"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:357 %tmp_89 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_24, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:358 %lshr_ln51_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_18, i8 %tmp_19, i8 %trunc_ln49_27, i5 %tmp_89

]]></Node>
<StgValue><ssdm name="lshr_ln51_39"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:359 %zext_ln51_21 = zext i29 %lshr_ln51_39

]]></Node>
<StgValue><ssdm name="zext_ln51_21"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:360 %xor_ln51_42 = xor i32 %zext_ln51_21, i32 %or_ln51_42

]]></Node>
<StgValue><ssdm name="xor_ln51_42"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:361 %xor_ln51_43 = xor i32 %xor_ln51_42, i32 %or_ln51_41

]]></Node>
<StgValue><ssdm name="xor_ln51_43"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:363 %add_ln51_31 = add i32 %xor_ln51_43, i32 %xor_ln51_41

]]></Node>
<StgValue><ssdm name="add_ln51_31"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:1214 %ctx_addr_37 = getelementptr i64 %ctx, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_addr_37"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1215 %ctx_load_27 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:1218 %ctx_addr_38 = getelementptr i64 %ctx, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_addr_38"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1219 %ctx_load_28 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="414" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:338 %add_ln51_27 = add i32 %m_9, i32 %m_18

]]></Node>
<StgValue><ssdm name="add_ln51_27"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:340 %m_25 = add i32 %add_ln51_28, i32 %add_ln51_27

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:362 %add_ln51_30 = add i32 %m_10, i32 %m_19

]]></Node>
<StgValue><ssdm name="add_ln51_30"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:364 %m_26 = add i32 %add_ln51_31, i32 %add_ln51_30

]]></Node>
<StgValue><ssdm name="m_26"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:365 %lshr_ln51_40 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_25, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_40"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:366 %trunc_ln51_18 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln51_18"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:367 %or_ln51_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_18, i15 %lshr_ln51_40

]]></Node>
<StgValue><ssdm name="or_ln51_43"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:368 %lshr_ln51_41 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_25, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_41"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:369 %trunc_ln51_19 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln51_19"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:370 %or_ln51_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_19, i13 %lshr_ln51_41

]]></Node>
<StgValue><ssdm name="or_ln51_44"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:371 %lshr_ln51_42 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_25, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_42"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:372 %zext_ln51_22 = zext i22 %lshr_ln51_42

]]></Node>
<StgValue><ssdm name="zext_ln51_22"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:373 %xor_ln51_44 = xor i32 %zext_ln51_22, i32 %or_ln51_44

]]></Node>
<StgValue><ssdm name="xor_ln51_44"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:374 %xor_ln51_45 = xor i32 %xor_ln51_44, i32 %or_ln51_43

]]></Node>
<StgValue><ssdm name="xor_ln51_45"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:375 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:376 %tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_25, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:377 %or_ln51_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_91, i8 %trunc_ln49_29, i8 %tmp_3, i8 %trunc_ln49_30, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="or_ln51_45"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:378 %tmp_92 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_25, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:379 %tmp_93 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_25, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:380 %or_ln51_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_93, i8 %trunc_ln49_30, i8 %trunc_ln49_31, i8 %trunc_ln49_29, i6 %tmp_92

]]></Node>
<StgValue><ssdm name="or_ln51_46"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:381 %tmp_94 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_25, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:382 %lshr_ln51_43 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_29, i8 %tmp_3, i8 %trunc_ln49_30, i5 %tmp_94

]]></Node>
<StgValue><ssdm name="lshr_ln51_43"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:383 %zext_ln51_23 = zext i29 %lshr_ln51_43

]]></Node>
<StgValue><ssdm name="zext_ln51_23"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:384 %xor_ln51_46 = xor i32 %zext_ln51_23, i32 %or_ln51_46

]]></Node>
<StgValue><ssdm name="xor_ln51_46"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:385 %xor_ln51_47 = xor i32 %xor_ln51_46, i32 %or_ln51_45

]]></Node>
<StgValue><ssdm name="xor_ln51_47"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:386 %add_ln51_33 = add i32 %m_11, i32 %m_20

]]></Node>
<StgValue><ssdm name="add_ln51_33"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:387 %add_ln51_34 = add i32 %xor_ln51_47, i32 %xor_ln51_45

]]></Node>
<StgValue><ssdm name="add_ln51_34"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:388 %m_27 = add i32 %add_ln51_34, i32 %add_ln51_33

]]></Node>
<StgValue><ssdm name="m_27"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:389 %lshr_ln51_44 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_26, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_44"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:390 %trunc_ln51_20 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln51_20"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:391 %or_ln51_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_20, i15 %lshr_ln51_44

]]></Node>
<StgValue><ssdm name="or_ln51_47"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:392 %lshr_ln51_45 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_26, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_45"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:393 %trunc_ln51_21 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln51_21"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:394 %or_ln51_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_21, i13 %lshr_ln51_45

]]></Node>
<StgValue><ssdm name="or_ln51_48"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:395 %lshr_ln51_46 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_26, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_46"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:396 %zext_ln51_24 = zext i22 %lshr_ln51_46

]]></Node>
<StgValue><ssdm name="zext_ln51_24"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:397 %xor_ln51_48 = xor i32 %zext_ln51_24, i32 %or_ln51_48

]]></Node>
<StgValue><ssdm name="xor_ln51_48"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:398 %xor_ln51_49 = xor i32 %xor_ln51_48, i32 %or_ln51_47

]]></Node>
<StgValue><ssdm name="xor_ln51_49"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:399 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_25, i32 63

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:400 %tmp_96 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_25, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:401 %or_ln51_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_96, i8 %tmp_20, i8 %tmp_21, i8 %trunc_ln49_32, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="or_ln51_49"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:402 %tmp_97 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_25, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:403 %tmp_98 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_25, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:404 %or_ln51_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_98, i8 %trunc_ln49_32, i8 %trunc_ln49_33, i8 %tmp_20, i6 %tmp_97

]]></Node>
<StgValue><ssdm name="or_ln51_50"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:405 %tmp_99 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_25, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:406 %lshr_ln51_47 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_20, i8 %tmp_21, i8 %trunc_ln49_32, i5 %tmp_99

]]></Node>
<StgValue><ssdm name="lshr_ln51_47"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:407 %zext_ln51_25 = zext i29 %lshr_ln51_47

]]></Node>
<StgValue><ssdm name="zext_ln51_25"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:408 %xor_ln51_50 = xor i32 %zext_ln51_25, i32 %or_ln51_50

]]></Node>
<StgValue><ssdm name="xor_ln51_50"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:409 %xor_ln51_51 = xor i32 %xor_ln51_50, i32 %or_ln51_49

]]></Node>
<StgValue><ssdm name="xor_ln51_51"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:410 %add_ln51_36 = add i32 %m_12, i32 %m_21

]]></Node>
<StgValue><ssdm name="add_ln51_36"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:411 %add_ln51_37 = add i32 %xor_ln51_51, i32 %xor_ln51_49

]]></Node>
<StgValue><ssdm name="add_ln51_37"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:412 %m_28 = add i32 %add_ln51_37, i32 %add_ln51_36

]]></Node>
<StgValue><ssdm name="m_28"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:413 %lshr_ln51_48 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_27, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_48"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:414 %trunc_ln51_22 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln51_22"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:415 %or_ln51_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_22, i15 %lshr_ln51_48

]]></Node>
<StgValue><ssdm name="or_ln51_51"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:416 %lshr_ln51_49 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_27, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_49"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:417 %trunc_ln51_23 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln51_23"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:418 %or_ln51_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_23, i13 %lshr_ln51_49

]]></Node>
<StgValue><ssdm name="or_ln51_52"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:419 %lshr_ln51_50 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_27, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_50"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:420 %zext_ln51_26 = zext i22 %lshr_ln51_50

]]></Node>
<StgValue><ssdm name="zext_ln51_26"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:421 %xor_ln51_52 = xor i32 %zext_ln51_26, i32 %or_ln51_52

]]></Node>
<StgValue><ssdm name="xor_ln51_52"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:422 %xor_ln51_53 = xor i32 %xor_ln51_52, i32 %or_ln51_51

]]></Node>
<StgValue><ssdm name="xor_ln51_53"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:423 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:424 %tmp_101 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_26, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:425 %or_ln51_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_101, i8 %trunc_ln49_34, i8 %tmp_4, i8 %tmp_22, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="or_ln51_53"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:426 %tmp_102 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_26, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:427 %tmp_103 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_26, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:428 %or_ln51_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_103, i8 %tmp_22, i8 %trunc_ln49_35, i8 %trunc_ln49_34, i6 %tmp_102

]]></Node>
<StgValue><ssdm name="or_ln51_54"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:429 %tmp_104 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_26, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:430 %lshr_ln51_51 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %trunc_ln49_34, i8 %tmp_4, i8 %tmp_22, i5 %tmp_104

]]></Node>
<StgValue><ssdm name="lshr_ln51_51"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:431 %zext_ln51_27 = zext i29 %lshr_ln51_51

]]></Node>
<StgValue><ssdm name="zext_ln51_27"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:432 %xor_ln51_54 = xor i32 %zext_ln51_27, i32 %or_ln51_54

]]></Node>
<StgValue><ssdm name="xor_ln51_54"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:433 %xor_ln51_55 = xor i32 %xor_ln51_54, i32 %or_ln51_53

]]></Node>
<StgValue><ssdm name="xor_ln51_55"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:435 %add_ln51_40 = add i32 %xor_ln51_55, i32 %xor_ln51_53

]]></Node>
<StgValue><ssdm name="add_ln51_40"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:437 %lshr_ln51_52 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_28, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_52"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:438 %trunc_ln51_24 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln51_24"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:439 %or_ln51_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_24, i15 %lshr_ln51_52

]]></Node>
<StgValue><ssdm name="or_ln51_55"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:440 %lshr_ln51_53 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_28, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_53"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:441 %trunc_ln51_25 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln51_25"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:442 %or_ln51_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_25, i13 %lshr_ln51_53

]]></Node>
<StgValue><ssdm name="or_ln51_56"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:443 %lshr_ln51_54 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_28, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_54"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:444 %zext_ln51_28 = zext i22 %lshr_ln51_54

]]></Node>
<StgValue><ssdm name="zext_ln51_28"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:445 %xor_ln51_56 = xor i32 %zext_ln51_28, i32 %or_ln51_56

]]></Node>
<StgValue><ssdm name="xor_ln51_56"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:446 %xor_ln51_57 = xor i32 %xor_ln51_56, i32 %or_ln51_55

]]></Node>
<StgValue><ssdm name="xor_ln51_57"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:447 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ctx_load_26, i32 63

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:448 %tmp_106 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_26, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
.lr.ph:449 %or_ln51_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %tmp_106, i8 %tmp_23, i8 %tmp_24, i8 %tmp_25, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="or_ln51_57"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:450 %tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %ctx_load_26, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:451 %tmp_108 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %ctx_load_26, i32 40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
.lr.ph:452 %or_ln51_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %tmp_108, i8 %tmp_25, i8 %trunc_ln49_36, i8 %tmp_23, i6 %tmp_107

]]></Node>
<StgValue><ssdm name="or_ln51_58"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:453 %tmp_109 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %ctx_load_26, i32 59, i32 63

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
.lr.ph:454 %lshr_ln51_55 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %tmp_23, i8 %tmp_24, i8 %tmp_25, i5 %tmp_109

]]></Node>
<StgValue><ssdm name="lshr_ln51_55"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:455 %zext_ln51_29 = zext i29 %lshr_ln51_55

]]></Node>
<StgValue><ssdm name="zext_ln51_29"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:456 %xor_ln51_58 = xor i32 %zext_ln51_29, i32 %or_ln51_58

]]></Node>
<StgValue><ssdm name="xor_ln51_58"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:457 %xor_ln51_59 = xor i32 %xor_ln51_58, i32 %or_ln51_57

]]></Node>
<StgValue><ssdm name="xor_ln51_59"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:459 %add_ln51_43 = add i32 %xor_ln51_59, i32 %xor_ln51_57

]]></Node>
<StgValue><ssdm name="add_ln51_43"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1215 %ctx_load_27 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:1216 %a = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1217 %b_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_27, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="b_33"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1219 %ctx_load_28 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:1220 %c_33 = trunc i64 %ctx_load_28

]]></Node>
<StgValue><ssdm name="c_33"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1221 %d = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_28, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:1222 %ctx_addr_39 = getelementptr i64 %ctx, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_addr_39"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1223 %ctx_load_29 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:1226 %ctx_addr_40 = getelementptr i64 %ctx, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_addr_40"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1227 %ctx_load_30 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_30"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1249 %lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %ctx_load_27, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="2" op_0_bw="64">
<![CDATA[
.lr.ph:1250 %trunc_ln66 = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1251 %or_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66, i30 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="19" op_0_bw="19" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1252 %lshr_ln66_1 = partselect i19 @_ssdm_op_PartSelect.i19.i64.i32.i32, i64 %ctx_load_27, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_1"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="13" op_0_bw="64">
<![CDATA[
.lr.ph:1253 %trunc_ln66_1 = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1254 %or_ln66_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_1, i19 %lshr_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1255 %lshr_ln66_2 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %ctx_load_27, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_2"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="22" op_0_bw="64">
<![CDATA[
.lr.ph:1256 %trunc_ln66_2 = trunc i64 %ctx_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1257 %or_ln66_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_2, i10 %lshr_ln66_2

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1258 %xor_ln66 = xor i32 %or_ln3, i32 %or_ln66_1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1259 %xor_ln66_1 = xor i32 %xor_ln66, i32 %or_ln66_2

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="531" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1223 %ctx_load_29 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:1224 %e = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1225 %f_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_29, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="f_33"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:1227 %ctx_load_30 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_30"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:1228 %g_33 = trunc i64 %ctx_load_30

]]></Node>
<StgValue><ssdm name="g_33"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1229 %h = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_30, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1230 %lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %ctx_load_29, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="64">
<![CDATA[
.lr.ph:1231 %trunc_ln65 = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1232 %or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65, i26 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1233 %lshr_ln65_1 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %ctx_load_29, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_1"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="11" op_0_bw="64">
<![CDATA[
.lr.ph:1234 %trunc_ln65_1 = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1235 %or_ln65_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_1, i21 %lshr_ln65_1

]]></Node>
<StgValue><ssdm name="or_ln65_1"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1236 %lshr_ln65_2 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %ctx_load_29, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_2"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="25" op_0_bw="64">
<![CDATA[
.lr.ph:1237 %trunc_ln65_2 = trunc i64 %ctx_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1238 %or_ln65_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_2, i7 %lshr_ln65_2

]]></Node>
<StgValue><ssdm name="or_ln65_2"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1239 %xor_ln65 = xor i32 %or_ln2, i32 %or_ln65_1

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1240 %xor_ln65_1 = xor i32 %xor_ln65, i32 %or_ln65_2

]]></Node>
<StgValue><ssdm name="xor_ln65_1"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1241 %and_ln65 = and i32 %f_33, i32 %e

]]></Node>
<StgValue><ssdm name="and_ln65"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1242 %xor_ln65_2 = xor i32 %e, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_2"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1243 %and_ln65_1 = and i32 %g_33, i32 %xor_ln65_2

]]></Node>
<StgValue><ssdm name="and_ln65_1"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1244 %xor_ln65_3 = xor i32 %and_ln65_1, i32 %and_ln65

]]></Node>
<StgValue><ssdm name="xor_ln65_3"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1245 %add_ln65 = add i32 %xor_ln65_3, i32 %h

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1246 %add_ln65_1 = add i32 %xor_ln65_1, i32 1116352408

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1247 %add_ln65_2 = add i32 %add_ln65_1, i32 %m

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1248 %t1 = add i32 %add_ln65_2, i32 %add_ln65

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1265 %e_33 = add i32 %t1, i32 %d

]]></Node>
<StgValue><ssdm name="e_33"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1268 %lshr_ln65_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_33, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_3"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1269 %trunc_ln65_3 = trunc i32 %e_33

]]></Node>
<StgValue><ssdm name="trunc_ln65_3"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1270 %or_ln65_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_3, i26 %lshr_ln65_3

]]></Node>
<StgValue><ssdm name="or_ln65_3"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1271 %lshr_ln65_4 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_33, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_4"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1272 %trunc_ln65_4 = trunc i32 %e_33

]]></Node>
<StgValue><ssdm name="trunc_ln65_4"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1273 %or_ln65_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_4, i21 %lshr_ln65_4

]]></Node>
<StgValue><ssdm name="or_ln65_4"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1274 %lshr_ln65_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_33, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_5"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1275 %trunc_ln65_5 = trunc i32 %e_33

]]></Node>
<StgValue><ssdm name="trunc_ln65_5"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1276 %or_ln65_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_5, i7 %lshr_ln65_5

]]></Node>
<StgValue><ssdm name="or_ln65_5"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1277 %xor_ln65_4 = xor i32 %or_ln65_3, i32 %or_ln65_4

]]></Node>
<StgValue><ssdm name="xor_ln65_4"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1278 %xor_ln65_5 = xor i32 %xor_ln65_4, i32 %or_ln65_5

]]></Node>
<StgValue><ssdm name="xor_ln65_5"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1279 %and_ln65_2 = and i32 %e_33, i32 %e

]]></Node>
<StgValue><ssdm name="and_ln65_2"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1280 %xor_ln65_6 = xor i32 %e_33, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_6"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1281 %and_ln65_3 = and i32 %f_33, i32 %xor_ln65_6

]]></Node>
<StgValue><ssdm name="and_ln65_3"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1282 %xor_ln65_7 = xor i32 %and_ln65_2, i32 %and_ln65_3

]]></Node>
<StgValue><ssdm name="xor_ln65_7"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1283 %add_ln65_4 = add i32 %xor_ln65_7, i32 %g_33

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1284 %add_ln65_5 = add i32 %xor_ln65_5, i32 1899447441

]]></Node>
<StgValue><ssdm name="add_ln65_5"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1285 %add_ln65_6 = add i32 %add_ln65_5, i32 %m_1

]]></Node>
<StgValue><ssdm name="add_ln65_6"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1286 %t1_1 = add i32 %add_ln65_6, i32 %add_ln65_4

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="576" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1260 %and_ln66 = and i32 %b_33, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1261 %and_ln66_1 = and i32 %c_33, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1262 %and_ln66_2 = and i32 %c_33, i32 %b_33

]]></Node>
<StgValue><ssdm name="and_ln66_2"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1263 %xor_ln66_2 = xor i32 %and_ln66, i32 %and_ln66_2

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1264 %xor_ln66_3 = xor i32 %xor_ln66_2, i32 %and_ln66_1

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1266 %add_ln74 = add i32 %xor_ln66_1, i32 %t1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1267 %a_33 = add i32 %add_ln74, i32 %xor_ln66_3

]]></Node>
<StgValue><ssdm name="a_33"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1287 %lshr_ln66_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_33, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_3"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1288 %trunc_ln66_3 = trunc i32 %a_33

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1289 %or_ln66_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_3, i30 %lshr_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1290 %lshr_ln66_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_33, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_4"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1291 %trunc_ln66_4 = trunc i32 %a_33

]]></Node>
<StgValue><ssdm name="trunc_ln66_4"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1292 %or_ln66_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_4, i19 %lshr_ln66_4

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1293 %lshr_ln66_5 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_33, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_5"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1294 %trunc_ln66_5 = trunc i32 %a_33

]]></Node>
<StgValue><ssdm name="trunc_ln66_5"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1295 %or_ln66_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_5, i10 %lshr_ln66_5

]]></Node>
<StgValue><ssdm name="or_ln66_5"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1296 %xor_ln66_4 = xor i32 %or_ln66_3, i32 %or_ln66_4

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1297 %xor_ln66_5 = xor i32 %xor_ln66_4, i32 %or_ln66_5

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1298 %and_ln66_3 = and i32 %a_33, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1299 %and_ln66_4 = and i32 %a_33, i32 %b_33

]]></Node>
<StgValue><ssdm name="and_ln66_4"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1300 %xor_ln66_6 = xor i32 %and_ln66, i32 %and_ln66_4

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1301 %xor_ln66_7 = xor i32 %xor_ln66_6, i32 %and_ln66_3

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1302 %e_34 = add i32 %t1_1, i32 %c_33

]]></Node>
<StgValue><ssdm name="e_34"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1303 %add_ln74_2 = add i32 %xor_ln66_7, i32 %t1_1

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1304 %a_34 = add i32 %add_ln74_2, i32 %xor_ln66_5

]]></Node>
<StgValue><ssdm name="a_34"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1305 %lshr_ln65_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_34, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_6"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1306 %trunc_ln65_6 = trunc i32 %e_34

]]></Node>
<StgValue><ssdm name="trunc_ln65_6"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1307 %or_ln65_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_6, i26 %lshr_ln65_6

]]></Node>
<StgValue><ssdm name="or_ln65_6"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1308 %lshr_ln65_7 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_34, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_7"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1309 %trunc_ln65_7 = trunc i32 %e_34

]]></Node>
<StgValue><ssdm name="trunc_ln65_7"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1310 %or_ln65_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_7, i21 %lshr_ln65_7

]]></Node>
<StgValue><ssdm name="or_ln65_7"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1311 %lshr_ln65_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_34, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_8"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1312 %trunc_ln65_8 = trunc i32 %e_34

]]></Node>
<StgValue><ssdm name="trunc_ln65_8"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1313 %or_ln65_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_8, i7 %lshr_ln65_8

]]></Node>
<StgValue><ssdm name="or_ln65_8"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1314 %xor_ln65_8 = xor i32 %or_ln65_6, i32 %or_ln65_7

]]></Node>
<StgValue><ssdm name="xor_ln65_8"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1315 %xor_ln65_9 = xor i32 %xor_ln65_8, i32 %or_ln65_8

]]></Node>
<StgValue><ssdm name="xor_ln65_9"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1316 %and_ln65_4 = and i32 %e_34, i32 %e_33

]]></Node>
<StgValue><ssdm name="and_ln65_4"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1317 %xor_ln65_10 = xor i32 %e_34, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_10"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1318 %and_ln65_5 = and i32 %e, i32 %xor_ln65_10

]]></Node>
<StgValue><ssdm name="and_ln65_5"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1319 %xor_ln65_11 = xor i32 %and_ln65_4, i32 %and_ln65_5

]]></Node>
<StgValue><ssdm name="xor_ln65_11"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1320 %add_ln65_8 = add i32 %f_33, i32 %xor_ln65_11

]]></Node>
<StgValue><ssdm name="add_ln65_8"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1321 %add_ln65_9 = add i32 %m_2, i32 %xor_ln65_9

]]></Node>
<StgValue><ssdm name="add_ln65_9"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1322 %add_ln65_10 = add i32 %add_ln65_9, i32 3049323471

]]></Node>
<StgValue><ssdm name="add_ln65_10"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1323 %t1_2 = add i32 %add_ln65_10, i32 %add_ln65_8

]]></Node>
<StgValue><ssdm name="t1_2"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1324 %lshr_ln66_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_34, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_6"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1325 %trunc_ln66_6 = trunc i32 %a_34

]]></Node>
<StgValue><ssdm name="trunc_ln66_6"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1326 %or_ln66_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_6, i30 %lshr_ln66_6

]]></Node>
<StgValue><ssdm name="or_ln66_6"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1327 %lshr_ln66_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_34, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_7"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1328 %trunc_ln66_7 = trunc i32 %a_34

]]></Node>
<StgValue><ssdm name="trunc_ln66_7"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1329 %or_ln66_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_7, i19 %lshr_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_7"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1330 %lshr_ln66_8 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_34, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_8"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1331 %trunc_ln66_8 = trunc i32 %a_34

]]></Node>
<StgValue><ssdm name="trunc_ln66_8"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1332 %or_ln66_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_8, i10 %lshr_ln66_8

]]></Node>
<StgValue><ssdm name="or_ln66_8"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1333 %xor_ln66_8 = xor i32 %or_ln66_6, i32 %or_ln66_7

]]></Node>
<StgValue><ssdm name="xor_ln66_8"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1334 %xor_ln66_9 = xor i32 %xor_ln66_8, i32 %or_ln66_8

]]></Node>
<StgValue><ssdm name="xor_ln66_9"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1339 %e_35 = add i32 %t1_2, i32 %b_33

]]></Node>
<StgValue><ssdm name="e_35"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1342 %lshr_ln65_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_35, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_9"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1343 %trunc_ln65_9 = trunc i32 %e_35

]]></Node>
<StgValue><ssdm name="trunc_ln65_9"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1344 %or_ln65_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_9, i26 %lshr_ln65_9

]]></Node>
<StgValue><ssdm name="or_ln65_9"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1345 %lshr_ln65_s = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_35, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_s"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1346 %trunc_ln65_10 = trunc i32 %e_35

]]></Node>
<StgValue><ssdm name="trunc_ln65_10"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1347 %or_ln65_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_10, i21 %lshr_ln65_s

]]></Node>
<StgValue><ssdm name="or_ln65_s"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1348 %lshr_ln65_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_35, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_10"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1349 %trunc_ln65_11 = trunc i32 %e_35

]]></Node>
<StgValue><ssdm name="trunc_ln65_11"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1350 %or_ln65_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_11, i7 %lshr_ln65_10

]]></Node>
<StgValue><ssdm name="or_ln65_10"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1351 %xor_ln65_12 = xor i32 %or_ln65_9, i32 %or_ln65_s

]]></Node>
<StgValue><ssdm name="xor_ln65_12"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1352 %xor_ln65_13 = xor i32 %xor_ln65_12, i32 %or_ln65_10

]]></Node>
<StgValue><ssdm name="xor_ln65_13"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1353 %and_ln65_6 = and i32 %e_35, i32 %e_34

]]></Node>
<StgValue><ssdm name="and_ln65_6"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1354 %xor_ln65_14 = xor i32 %e_35, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_14"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1355 %and_ln65_7 = and i32 %e_33, i32 %xor_ln65_14

]]></Node>
<StgValue><ssdm name="and_ln65_7"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1356 %xor_ln65_15 = xor i32 %and_ln65_6, i32 %and_ln65_7

]]></Node>
<StgValue><ssdm name="xor_ln65_15"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1357 %add_ln65_12 = add i32 %xor_ln65_15, i32 %e

]]></Node>
<StgValue><ssdm name="add_ln65_12"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1358 %add_ln65_13 = add i32 %xor_ln65_13, i32 3921009573

]]></Node>
<StgValue><ssdm name="add_ln65_13"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1359 %add_ln65_14 = add i32 %add_ln65_13, i32 %m_3

]]></Node>
<StgValue><ssdm name="add_ln65_14"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1360 %t1_3 = add i32 %add_ln65_14, i32 %add_ln65_12

]]></Node>
<StgValue><ssdm name="t1_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="651" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1335 %and_ln66_5 = and i32 %a_34, i32 %a_33

]]></Node>
<StgValue><ssdm name="and_ln66_5"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1336 %and_ln66_6 = and i32 %a_34, i32 %a

]]></Node>
<StgValue><ssdm name="and_ln66_6"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1337 %xor_ln66_10 = xor i32 %and_ln66_3, i32 %and_ln66_6

]]></Node>
<StgValue><ssdm name="xor_ln66_10"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1338 %xor_ln66_11 = xor i32 %xor_ln66_10, i32 %and_ln66_5

]]></Node>
<StgValue><ssdm name="xor_ln66_11"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1340 %add_ln74_4 = add i32 %xor_ln66_11, i32 %t1_2

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1341 %a_35 = add i32 %add_ln74_4, i32 %xor_ln66_9

]]></Node>
<StgValue><ssdm name="a_35"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1361 %lshr_ln66_9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_35, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_9"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1362 %trunc_ln66_9 = trunc i32 %a_35

]]></Node>
<StgValue><ssdm name="trunc_ln66_9"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1363 %or_ln66_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_9, i30 %lshr_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66_9"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1364 %lshr_ln66_s = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_35, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_s"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1365 %trunc_ln66_10 = trunc i32 %a_35

]]></Node>
<StgValue><ssdm name="trunc_ln66_10"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1366 %or_ln66_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_10, i19 %lshr_ln66_s

]]></Node>
<StgValue><ssdm name="or_ln66_s"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1367 %lshr_ln66_10 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_35, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_10"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1368 %trunc_ln66_11 = trunc i32 %a_35

]]></Node>
<StgValue><ssdm name="trunc_ln66_11"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1369 %or_ln66_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_11, i10 %lshr_ln66_10

]]></Node>
<StgValue><ssdm name="or_ln66_10"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1370 %xor_ln66_12 = xor i32 %or_ln66_9, i32 %or_ln66_s

]]></Node>
<StgValue><ssdm name="xor_ln66_12"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1371 %xor_ln66_13 = xor i32 %xor_ln66_12, i32 %or_ln66_10

]]></Node>
<StgValue><ssdm name="xor_ln66_13"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1372 %and_ln66_7 = and i32 %a_35, i32 %a_34

]]></Node>
<StgValue><ssdm name="and_ln66_7"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1373 %and_ln66_8 = and i32 %a_35, i32 %a_33

]]></Node>
<StgValue><ssdm name="and_ln66_8"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1374 %xor_ln66_14 = xor i32 %and_ln66_5, i32 %and_ln66_8

]]></Node>
<StgValue><ssdm name="xor_ln66_14"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1375 %xor_ln66_15 = xor i32 %xor_ln66_14, i32 %and_ln66_7

]]></Node>
<StgValue><ssdm name="xor_ln66_15"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1376 %e_36 = add i32 %t1_3, i32 %a

]]></Node>
<StgValue><ssdm name="e_36"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1377 %add_ln74_6 = add i32 %xor_ln66_15, i32 %t1_3

]]></Node>
<StgValue><ssdm name="add_ln74_6"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1378 %a_36 = add i32 %add_ln74_6, i32 %xor_ln66_13

]]></Node>
<StgValue><ssdm name="a_36"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1379 %lshr_ln65_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_36, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_11"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1380 %trunc_ln65_12 = trunc i32 %e_36

]]></Node>
<StgValue><ssdm name="trunc_ln65_12"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1381 %or_ln65_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_12, i26 %lshr_ln65_11

]]></Node>
<StgValue><ssdm name="or_ln65_11"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1382 %lshr_ln65_12 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_36, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_12"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1383 %trunc_ln65_13 = trunc i32 %e_36

]]></Node>
<StgValue><ssdm name="trunc_ln65_13"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1384 %or_ln65_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_13, i21 %lshr_ln65_12

]]></Node>
<StgValue><ssdm name="or_ln65_12"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1385 %lshr_ln65_13 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_36, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_13"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1386 %trunc_ln65_14 = trunc i32 %e_36

]]></Node>
<StgValue><ssdm name="trunc_ln65_14"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1387 %or_ln65_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_14, i7 %lshr_ln65_13

]]></Node>
<StgValue><ssdm name="or_ln65_13"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1388 %xor_ln65_16 = xor i32 %or_ln65_11, i32 %or_ln65_12

]]></Node>
<StgValue><ssdm name="xor_ln65_16"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1389 %xor_ln65_17 = xor i32 %xor_ln65_16, i32 %or_ln65_13

]]></Node>
<StgValue><ssdm name="xor_ln65_17"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1390 %and_ln65_8 = and i32 %e_36, i32 %e_35

]]></Node>
<StgValue><ssdm name="and_ln65_8"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1391 %xor_ln65_18 = xor i32 %e_36, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_18"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1392 %and_ln65_9 = and i32 %e_34, i32 %xor_ln65_18

]]></Node>
<StgValue><ssdm name="and_ln65_9"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1393 %xor_ln65_19 = xor i32 %and_ln65_8, i32 %and_ln65_9

]]></Node>
<StgValue><ssdm name="xor_ln65_19"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1394 %add_ln65_16 = add i32 %xor_ln65_19, i32 %e_33

]]></Node>
<StgValue><ssdm name="add_ln65_16"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1395 %add_ln65_17 = add i32 %xor_ln65_17, i32 961987163

]]></Node>
<StgValue><ssdm name="add_ln65_17"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1396 %add_ln65_18 = add i32 %add_ln65_17, i32 %m_4

]]></Node>
<StgValue><ssdm name="add_ln65_18"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1397 %t1_4 = add i32 %add_ln65_18, i32 %add_ln65_16

]]></Node>
<StgValue><ssdm name="t1_4"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1398 %lshr_ln66_11 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_36, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_11"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1399 %trunc_ln66_12 = trunc i32 %a_36

]]></Node>
<StgValue><ssdm name="trunc_ln66_12"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1400 %or_ln66_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_12, i30 %lshr_ln66_11

]]></Node>
<StgValue><ssdm name="or_ln66_11"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1401 %lshr_ln66_12 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_36, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_12"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1402 %trunc_ln66_13 = trunc i32 %a_36

]]></Node>
<StgValue><ssdm name="trunc_ln66_13"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1403 %or_ln66_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_13, i19 %lshr_ln66_12

]]></Node>
<StgValue><ssdm name="or_ln66_12"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1404 %lshr_ln66_13 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_36, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_13"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1405 %trunc_ln66_14 = trunc i32 %a_36

]]></Node>
<StgValue><ssdm name="trunc_ln66_14"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1406 %or_ln66_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_14, i10 %lshr_ln66_13

]]></Node>
<StgValue><ssdm name="or_ln66_13"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1407 %xor_ln66_16 = xor i32 %or_ln66_11, i32 %or_ln66_12

]]></Node>
<StgValue><ssdm name="xor_ln66_16"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1408 %xor_ln66_17 = xor i32 %xor_ln66_16, i32 %or_ln66_13

]]></Node>
<StgValue><ssdm name="xor_ln66_17"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1413 %e_37 = add i32 %t1_4, i32 %a_33

]]></Node>
<StgValue><ssdm name="e_37"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1416 %lshr_ln65_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_37, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_14"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1417 %trunc_ln65_15 = trunc i32 %e_37

]]></Node>
<StgValue><ssdm name="trunc_ln65_15"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1418 %or_ln65_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_15, i26 %lshr_ln65_14

]]></Node>
<StgValue><ssdm name="or_ln65_14"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1419 %lshr_ln65_15 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_37, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_15"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1420 %trunc_ln65_16 = trunc i32 %e_37

]]></Node>
<StgValue><ssdm name="trunc_ln65_16"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1421 %or_ln65_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_16, i21 %lshr_ln65_15

]]></Node>
<StgValue><ssdm name="or_ln65_15"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1422 %lshr_ln65_16 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_37, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_16"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1423 %trunc_ln65_17 = trunc i32 %e_37

]]></Node>
<StgValue><ssdm name="trunc_ln65_17"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1424 %or_ln65_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_17, i7 %lshr_ln65_16

]]></Node>
<StgValue><ssdm name="or_ln65_16"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1425 %xor_ln65_20 = xor i32 %or_ln65_14, i32 %or_ln65_15

]]></Node>
<StgValue><ssdm name="xor_ln65_20"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1426 %xor_ln65_21 = xor i32 %xor_ln65_20, i32 %or_ln65_16

]]></Node>
<StgValue><ssdm name="xor_ln65_21"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1427 %and_ln65_10 = and i32 %e_37, i32 %e_36

]]></Node>
<StgValue><ssdm name="and_ln65_10"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1428 %xor_ln65_22 = xor i32 %e_37, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_22"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1429 %and_ln65_11 = and i32 %e_35, i32 %xor_ln65_22

]]></Node>
<StgValue><ssdm name="and_ln65_11"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1430 %xor_ln65_23 = xor i32 %and_ln65_10, i32 %and_ln65_11

]]></Node>
<StgValue><ssdm name="xor_ln65_23"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1431 %add_ln65_20 = add i32 %xor_ln65_23, i32 %e_34

]]></Node>
<StgValue><ssdm name="add_ln65_20"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1432 %add_ln65_21 = add i32 %xor_ln65_21, i32 1508970993

]]></Node>
<StgValue><ssdm name="add_ln65_21"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1433 %add_ln65_22 = add i32 %add_ln65_21, i32 %m_5

]]></Node>
<StgValue><ssdm name="add_ln65_22"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1434 %t1_5 = add i32 %add_ln65_22, i32 %add_ln65_20

]]></Node>
<StgValue><ssdm name="t1_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="725" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1409 %and_ln66_9 = and i32 %a_36, i32 %a_35

]]></Node>
<StgValue><ssdm name="and_ln66_9"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1410 %and_ln66_10 = and i32 %a_36, i32 %a_34

]]></Node>
<StgValue><ssdm name="and_ln66_10"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1411 %xor_ln66_18 = xor i32 %and_ln66_7, i32 %and_ln66_10

]]></Node>
<StgValue><ssdm name="xor_ln66_18"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1412 %xor_ln66_19 = xor i32 %xor_ln66_18, i32 %and_ln66_9

]]></Node>
<StgValue><ssdm name="xor_ln66_19"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1414 %add_ln74_8 = add i32 %xor_ln66_19, i32 %t1_4

]]></Node>
<StgValue><ssdm name="add_ln74_8"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1415 %a_37 = add i32 %add_ln74_8, i32 %xor_ln66_17

]]></Node>
<StgValue><ssdm name="a_37"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1435 %lshr_ln66_14 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_37, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_14"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1436 %trunc_ln66_15 = trunc i32 %a_37

]]></Node>
<StgValue><ssdm name="trunc_ln66_15"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1437 %or_ln66_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_15, i30 %lshr_ln66_14

]]></Node>
<StgValue><ssdm name="or_ln66_14"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1438 %lshr_ln66_15 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_37, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_15"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1439 %trunc_ln66_16 = trunc i32 %a_37

]]></Node>
<StgValue><ssdm name="trunc_ln66_16"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1440 %or_ln66_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_16, i19 %lshr_ln66_15

]]></Node>
<StgValue><ssdm name="or_ln66_15"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1441 %lshr_ln66_16 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_37, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_16"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1442 %trunc_ln66_17 = trunc i32 %a_37

]]></Node>
<StgValue><ssdm name="trunc_ln66_17"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1443 %or_ln66_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_17, i10 %lshr_ln66_16

]]></Node>
<StgValue><ssdm name="or_ln66_16"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1444 %xor_ln66_20 = xor i32 %or_ln66_14, i32 %or_ln66_15

]]></Node>
<StgValue><ssdm name="xor_ln66_20"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1445 %xor_ln66_21 = xor i32 %xor_ln66_20, i32 %or_ln66_16

]]></Node>
<StgValue><ssdm name="xor_ln66_21"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1446 %and_ln66_11 = and i32 %a_37, i32 %a_36

]]></Node>
<StgValue><ssdm name="and_ln66_11"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1447 %and_ln66_12 = and i32 %a_37, i32 %a_35

]]></Node>
<StgValue><ssdm name="and_ln66_12"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1448 %xor_ln66_22 = xor i32 %and_ln66_9, i32 %and_ln66_12

]]></Node>
<StgValue><ssdm name="xor_ln66_22"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1449 %xor_ln66_23 = xor i32 %xor_ln66_22, i32 %and_ln66_11

]]></Node>
<StgValue><ssdm name="xor_ln66_23"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1450 %e_38 = add i32 %t1_5, i32 %a_34

]]></Node>
<StgValue><ssdm name="e_38"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1451 %add_ln74_10 = add i32 %xor_ln66_23, i32 %t1_5

]]></Node>
<StgValue><ssdm name="add_ln74_10"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1452 %a_38 = add i32 %add_ln74_10, i32 %xor_ln66_21

]]></Node>
<StgValue><ssdm name="a_38"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1453 %lshr_ln65_17 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_38, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_17"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1454 %trunc_ln65_18 = trunc i32 %e_38

]]></Node>
<StgValue><ssdm name="trunc_ln65_18"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1455 %or_ln65_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_18, i26 %lshr_ln65_17

]]></Node>
<StgValue><ssdm name="or_ln65_17"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1456 %lshr_ln65_18 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_38, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_18"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1457 %trunc_ln65_19 = trunc i32 %e_38

]]></Node>
<StgValue><ssdm name="trunc_ln65_19"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1458 %or_ln65_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_19, i21 %lshr_ln65_18

]]></Node>
<StgValue><ssdm name="or_ln65_18"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1459 %lshr_ln65_19 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_38, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_19"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1460 %trunc_ln65_20 = trunc i32 %e_38

]]></Node>
<StgValue><ssdm name="trunc_ln65_20"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1461 %or_ln65_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_20, i7 %lshr_ln65_19

]]></Node>
<StgValue><ssdm name="or_ln65_19"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1462 %xor_ln65_24 = xor i32 %or_ln65_17, i32 %or_ln65_18

]]></Node>
<StgValue><ssdm name="xor_ln65_24"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1463 %xor_ln65_25 = xor i32 %xor_ln65_24, i32 %or_ln65_19

]]></Node>
<StgValue><ssdm name="xor_ln65_25"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1464 %and_ln65_12 = and i32 %e_38, i32 %e_37

]]></Node>
<StgValue><ssdm name="and_ln65_12"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1465 %xor_ln65_26 = xor i32 %e_38, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_26"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1466 %and_ln65_13 = and i32 %e_36, i32 %xor_ln65_26

]]></Node>
<StgValue><ssdm name="and_ln65_13"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1467 %xor_ln65_27 = xor i32 %and_ln65_12, i32 %and_ln65_13

]]></Node>
<StgValue><ssdm name="xor_ln65_27"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1468 %add_ln65_24 = add i32 %e_35, i32 %xor_ln65_27

]]></Node>
<StgValue><ssdm name="add_ln65_24"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1469 %add_ln65_25 = add i32 %m_6, i32 %xor_ln65_25

]]></Node>
<StgValue><ssdm name="add_ln65_25"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1470 %add_ln65_26 = add i32 %add_ln65_25, i32 2453635748

]]></Node>
<StgValue><ssdm name="add_ln65_26"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1471 %t1_6 = add i32 %add_ln65_26, i32 %add_ln65_24

]]></Node>
<StgValue><ssdm name="t1_6"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1472 %lshr_ln66_17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_38, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_17"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1473 %trunc_ln66_18 = trunc i32 %a_38

]]></Node>
<StgValue><ssdm name="trunc_ln66_18"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1474 %or_ln66_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_18, i30 %lshr_ln66_17

]]></Node>
<StgValue><ssdm name="or_ln66_17"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1475 %lshr_ln66_18 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_38, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_18"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1476 %trunc_ln66_19 = trunc i32 %a_38

]]></Node>
<StgValue><ssdm name="trunc_ln66_19"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1477 %or_ln66_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_19, i19 %lshr_ln66_18

]]></Node>
<StgValue><ssdm name="or_ln66_18"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1478 %lshr_ln66_19 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_38, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_19"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1479 %trunc_ln66_20 = trunc i32 %a_38

]]></Node>
<StgValue><ssdm name="trunc_ln66_20"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1480 %or_ln66_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_20, i10 %lshr_ln66_19

]]></Node>
<StgValue><ssdm name="or_ln66_19"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1481 %xor_ln66_24 = xor i32 %or_ln66_17, i32 %or_ln66_18

]]></Node>
<StgValue><ssdm name="xor_ln66_24"/></StgValue>
</operation>

<operation id="778" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1482 %xor_ln66_25 = xor i32 %xor_ln66_24, i32 %or_ln66_19

]]></Node>
<StgValue><ssdm name="xor_ln66_25"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1487 %e_39 = add i32 %t1_6, i32 %a_35

]]></Node>
<StgValue><ssdm name="e_39"/></StgValue>
</operation>

<operation id="780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1490 %lshr_ln65_20 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_39, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_20"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1491 %trunc_ln65_21 = trunc i32 %e_39

]]></Node>
<StgValue><ssdm name="trunc_ln65_21"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1492 %or_ln65_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_21, i26 %lshr_ln65_20

]]></Node>
<StgValue><ssdm name="or_ln65_20"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1493 %lshr_ln65_21 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_39, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_21"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1494 %trunc_ln65_22 = trunc i32 %e_39

]]></Node>
<StgValue><ssdm name="trunc_ln65_22"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1495 %or_ln65_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_22, i21 %lshr_ln65_21

]]></Node>
<StgValue><ssdm name="or_ln65_21"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1496 %lshr_ln65_22 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_39, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_22"/></StgValue>
</operation>

<operation id="787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1497 %trunc_ln65_23 = trunc i32 %e_39

]]></Node>
<StgValue><ssdm name="trunc_ln65_23"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1498 %or_ln65_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_23, i7 %lshr_ln65_22

]]></Node>
<StgValue><ssdm name="or_ln65_22"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1499 %xor_ln65_28 = xor i32 %or_ln65_20, i32 %or_ln65_21

]]></Node>
<StgValue><ssdm name="xor_ln65_28"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1500 %xor_ln65_29 = xor i32 %xor_ln65_28, i32 %or_ln65_22

]]></Node>
<StgValue><ssdm name="xor_ln65_29"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1501 %and_ln65_14 = and i32 %e_39, i32 %e_38

]]></Node>
<StgValue><ssdm name="and_ln65_14"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1502 %xor_ln65_30 = xor i32 %e_39, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_30"/></StgValue>
</operation>

<operation id="793" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1503 %and_ln65_15 = and i32 %e_37, i32 %xor_ln65_30

]]></Node>
<StgValue><ssdm name="and_ln65_15"/></StgValue>
</operation>

<operation id="794" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1504 %xor_ln65_31 = xor i32 %and_ln65_14, i32 %and_ln65_15

]]></Node>
<StgValue><ssdm name="xor_ln65_31"/></StgValue>
</operation>

<operation id="795" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1505 %add_ln65_28 = add i32 %e_36, i32 %xor_ln65_31

]]></Node>
<StgValue><ssdm name="add_ln65_28"/></StgValue>
</operation>

<operation id="796" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1506 %add_ln65_29 = add i32 %m_7, i32 %xor_ln65_29

]]></Node>
<StgValue><ssdm name="add_ln65_29"/></StgValue>
</operation>

<operation id="797" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1507 %add_ln65_30 = add i32 %add_ln65_29, i32 2870763221

]]></Node>
<StgValue><ssdm name="add_ln65_30"/></StgValue>
</operation>

<operation id="798" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1508 %t1_7 = add i32 %add_ln65_30, i32 %add_ln65_28

]]></Node>
<StgValue><ssdm name="t1_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="799" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1483 %and_ln66_13 = and i32 %a_38, i32 %a_37

]]></Node>
<StgValue><ssdm name="and_ln66_13"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1484 %and_ln66_14 = and i32 %a_38, i32 %a_36

]]></Node>
<StgValue><ssdm name="and_ln66_14"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1485 %xor_ln66_26 = xor i32 %and_ln66_11, i32 %and_ln66_14

]]></Node>
<StgValue><ssdm name="xor_ln66_26"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1486 %xor_ln66_27 = xor i32 %xor_ln66_26, i32 %and_ln66_13

]]></Node>
<StgValue><ssdm name="xor_ln66_27"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1488 %add_ln74_12 = add i32 %xor_ln66_27, i32 %t1_6

]]></Node>
<StgValue><ssdm name="add_ln74_12"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1489 %a_39 = add i32 %add_ln74_12, i32 %xor_ln66_25

]]></Node>
<StgValue><ssdm name="a_39"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1509 %lshr_ln66_20 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_39, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_20"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1510 %trunc_ln66_21 = trunc i32 %a_39

]]></Node>
<StgValue><ssdm name="trunc_ln66_21"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1511 %or_ln66_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_21, i30 %lshr_ln66_20

]]></Node>
<StgValue><ssdm name="or_ln66_20"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1512 %lshr_ln66_21 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_39, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_21"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1513 %trunc_ln66_22 = trunc i32 %a_39

]]></Node>
<StgValue><ssdm name="trunc_ln66_22"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1514 %or_ln66_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_22, i19 %lshr_ln66_21

]]></Node>
<StgValue><ssdm name="or_ln66_21"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1515 %lshr_ln66_22 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_39, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_22"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1516 %trunc_ln66_23 = trunc i32 %a_39

]]></Node>
<StgValue><ssdm name="trunc_ln66_23"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1517 %or_ln66_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_23, i10 %lshr_ln66_22

]]></Node>
<StgValue><ssdm name="or_ln66_22"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1518 %xor_ln66_28 = xor i32 %or_ln66_20, i32 %or_ln66_21

]]></Node>
<StgValue><ssdm name="xor_ln66_28"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1519 %xor_ln66_29 = xor i32 %xor_ln66_28, i32 %or_ln66_22

]]></Node>
<StgValue><ssdm name="xor_ln66_29"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1520 %and_ln66_15 = and i32 %a_39, i32 %a_38

]]></Node>
<StgValue><ssdm name="and_ln66_15"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1521 %and_ln66_16 = and i32 %a_39, i32 %a_37

]]></Node>
<StgValue><ssdm name="and_ln66_16"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1522 %xor_ln66_30 = xor i32 %and_ln66_13, i32 %and_ln66_16

]]></Node>
<StgValue><ssdm name="xor_ln66_30"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1523 %xor_ln66_31 = xor i32 %xor_ln66_30, i32 %and_ln66_15

]]></Node>
<StgValue><ssdm name="xor_ln66_31"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1524 %e_40 = add i32 %t1_7, i32 %a_36

]]></Node>
<StgValue><ssdm name="e_40"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1525 %add_ln74_14 = add i32 %xor_ln66_31, i32 %t1_7

]]></Node>
<StgValue><ssdm name="add_ln74_14"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1526 %a_40 = add i32 %add_ln74_14, i32 %xor_ln66_29

]]></Node>
<StgValue><ssdm name="a_40"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1527 %lshr_ln65_23 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_40, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_23"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1528 %trunc_ln65_24 = trunc i32 %e_40

]]></Node>
<StgValue><ssdm name="trunc_ln65_24"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1529 %or_ln65_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_24, i26 %lshr_ln65_23

]]></Node>
<StgValue><ssdm name="or_ln65_23"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1530 %lshr_ln65_24 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_40, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_24"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1531 %trunc_ln65_25 = trunc i32 %e_40

]]></Node>
<StgValue><ssdm name="trunc_ln65_25"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1532 %or_ln65_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_25, i21 %lshr_ln65_24

]]></Node>
<StgValue><ssdm name="or_ln65_24"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1533 %lshr_ln65_25 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_40, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_25"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1534 %trunc_ln65_26 = trunc i32 %e_40

]]></Node>
<StgValue><ssdm name="trunc_ln65_26"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1535 %or_ln65_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_26, i7 %lshr_ln65_25

]]></Node>
<StgValue><ssdm name="or_ln65_25"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1536 %xor_ln65_32 = xor i32 %or_ln65_23, i32 %or_ln65_24

]]></Node>
<StgValue><ssdm name="xor_ln65_32"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1537 %xor_ln65_33 = xor i32 %xor_ln65_32, i32 %or_ln65_25

]]></Node>
<StgValue><ssdm name="xor_ln65_33"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1538 %and_ln65_16 = and i32 %e_40, i32 %e_39

]]></Node>
<StgValue><ssdm name="and_ln65_16"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1539 %xor_ln65_34 = xor i32 %e_40, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_34"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1540 %and_ln65_17 = and i32 %e_38, i32 %xor_ln65_34

]]></Node>
<StgValue><ssdm name="and_ln65_17"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1541 %xor_ln65_35 = xor i32 %and_ln65_16, i32 %and_ln65_17

]]></Node>
<StgValue><ssdm name="xor_ln65_35"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1542 %add_ln65_32 = add i32 %xor_ln65_35, i32 %e_37

]]></Node>
<StgValue><ssdm name="add_ln65_32"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1543 %add_ln65_33 = add i32 %xor_ln65_33, i32 3624381080

]]></Node>
<StgValue><ssdm name="add_ln65_33"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1544 %add_ln65_34 = add i32 %add_ln65_33, i32 %m_8

]]></Node>
<StgValue><ssdm name="add_ln65_34"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1545 %t1_8 = add i32 %add_ln65_34, i32 %add_ln65_32

]]></Node>
<StgValue><ssdm name="t1_8"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1546 %lshr_ln66_23 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_40, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_23"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1547 %trunc_ln66_24 = trunc i32 %a_40

]]></Node>
<StgValue><ssdm name="trunc_ln66_24"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1548 %or_ln66_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_24, i30 %lshr_ln66_23

]]></Node>
<StgValue><ssdm name="or_ln66_23"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1549 %lshr_ln66_24 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_40, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_24"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1550 %trunc_ln66_25 = trunc i32 %a_40

]]></Node>
<StgValue><ssdm name="trunc_ln66_25"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1551 %or_ln66_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_25, i19 %lshr_ln66_24

]]></Node>
<StgValue><ssdm name="or_ln66_24"/></StgValue>
</operation>

<operation id="848" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1552 %lshr_ln66_25 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_40, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_25"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1553 %trunc_ln66_26 = trunc i32 %a_40

]]></Node>
<StgValue><ssdm name="trunc_ln66_26"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1554 %or_ln66_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_26, i10 %lshr_ln66_25

]]></Node>
<StgValue><ssdm name="or_ln66_25"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1555 %xor_ln66_32 = xor i32 %or_ln66_23, i32 %or_ln66_24

]]></Node>
<StgValue><ssdm name="xor_ln66_32"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1556 %xor_ln66_33 = xor i32 %xor_ln66_32, i32 %or_ln66_25

]]></Node>
<StgValue><ssdm name="xor_ln66_33"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1561 %e_41 = add i32 %t1_8, i32 %a_37

]]></Node>
<StgValue><ssdm name="e_41"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1564 %lshr_ln65_26 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_41, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_26"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1565 %trunc_ln65_27 = trunc i32 %e_41

]]></Node>
<StgValue><ssdm name="trunc_ln65_27"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1566 %or_ln65_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_27, i26 %lshr_ln65_26

]]></Node>
<StgValue><ssdm name="or_ln65_26"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1567 %lshr_ln65_27 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_41, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_27"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1568 %trunc_ln65_28 = trunc i32 %e_41

]]></Node>
<StgValue><ssdm name="trunc_ln65_28"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1569 %or_ln65_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_28, i21 %lshr_ln65_27

]]></Node>
<StgValue><ssdm name="or_ln65_27"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1570 %lshr_ln65_28 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_41, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_28"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1571 %trunc_ln65_29 = trunc i32 %e_41

]]></Node>
<StgValue><ssdm name="trunc_ln65_29"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1572 %or_ln65_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_29, i7 %lshr_ln65_28

]]></Node>
<StgValue><ssdm name="or_ln65_28"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1573 %xor_ln65_36 = xor i32 %or_ln65_26, i32 %or_ln65_27

]]></Node>
<StgValue><ssdm name="xor_ln65_36"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1574 %xor_ln65_37 = xor i32 %xor_ln65_36, i32 %or_ln65_28

]]></Node>
<StgValue><ssdm name="xor_ln65_37"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1575 %and_ln65_18 = and i32 %e_41, i32 %e_40

]]></Node>
<StgValue><ssdm name="and_ln65_18"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1576 %xor_ln65_38 = xor i32 %e_41, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_38"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1577 %and_ln65_19 = and i32 %e_39, i32 %xor_ln65_38

]]></Node>
<StgValue><ssdm name="and_ln65_19"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1578 %xor_ln65_39 = xor i32 %and_ln65_18, i32 %and_ln65_19

]]></Node>
<StgValue><ssdm name="xor_ln65_39"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1579 %add_ln65_36 = add i32 %xor_ln65_39, i32 %e_38

]]></Node>
<StgValue><ssdm name="add_ln65_36"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1580 %add_ln65_37 = add i32 %xor_ln65_37, i32 310598401

]]></Node>
<StgValue><ssdm name="add_ln65_37"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1581 %add_ln65_38 = add i32 %add_ln65_37, i32 %m_9

]]></Node>
<StgValue><ssdm name="add_ln65_38"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1582 %t1_9 = add i32 %add_ln65_38, i32 %add_ln65_36

]]></Node>
<StgValue><ssdm name="t1_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="873" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1557 %and_ln66_17 = and i32 %a_40, i32 %a_39

]]></Node>
<StgValue><ssdm name="and_ln66_17"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1558 %and_ln66_18 = and i32 %a_40, i32 %a_38

]]></Node>
<StgValue><ssdm name="and_ln66_18"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1559 %xor_ln66_34 = xor i32 %and_ln66_15, i32 %and_ln66_18

]]></Node>
<StgValue><ssdm name="xor_ln66_34"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1560 %xor_ln66_35 = xor i32 %xor_ln66_34, i32 %and_ln66_17

]]></Node>
<StgValue><ssdm name="xor_ln66_35"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1562 %add_ln74_16 = add i32 %xor_ln66_35, i32 %t1_8

]]></Node>
<StgValue><ssdm name="add_ln74_16"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1563 %a_41 = add i32 %add_ln74_16, i32 %xor_ln66_33

]]></Node>
<StgValue><ssdm name="a_41"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1583 %lshr_ln66_26 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_41, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_26"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1584 %trunc_ln66_27 = trunc i32 %a_41

]]></Node>
<StgValue><ssdm name="trunc_ln66_27"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1585 %or_ln66_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_27, i30 %lshr_ln66_26

]]></Node>
<StgValue><ssdm name="or_ln66_26"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1586 %lshr_ln66_27 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_41, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_27"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1587 %trunc_ln66_28 = trunc i32 %a_41

]]></Node>
<StgValue><ssdm name="trunc_ln66_28"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1588 %or_ln66_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_28, i19 %lshr_ln66_27

]]></Node>
<StgValue><ssdm name="or_ln66_27"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1589 %lshr_ln66_28 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_41, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_28"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1590 %trunc_ln66_29 = trunc i32 %a_41

]]></Node>
<StgValue><ssdm name="trunc_ln66_29"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1591 %or_ln66_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_29, i10 %lshr_ln66_28

]]></Node>
<StgValue><ssdm name="or_ln66_28"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1592 %xor_ln66_36 = xor i32 %or_ln66_26, i32 %or_ln66_27

]]></Node>
<StgValue><ssdm name="xor_ln66_36"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1593 %xor_ln66_37 = xor i32 %xor_ln66_36, i32 %or_ln66_28

]]></Node>
<StgValue><ssdm name="xor_ln66_37"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1594 %and_ln66_19 = and i32 %a_41, i32 %a_40

]]></Node>
<StgValue><ssdm name="and_ln66_19"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1595 %and_ln66_20 = and i32 %a_41, i32 %a_39

]]></Node>
<StgValue><ssdm name="and_ln66_20"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1596 %xor_ln66_38 = xor i32 %and_ln66_17, i32 %and_ln66_20

]]></Node>
<StgValue><ssdm name="xor_ln66_38"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1597 %xor_ln66_39 = xor i32 %xor_ln66_38, i32 %and_ln66_19

]]></Node>
<StgValue><ssdm name="xor_ln66_39"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1598 %e_42 = add i32 %t1_9, i32 %a_38

]]></Node>
<StgValue><ssdm name="e_42"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1599 %add_ln74_18 = add i32 %xor_ln66_39, i32 %t1_9

]]></Node>
<StgValue><ssdm name="add_ln74_18"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1600 %a_42 = add i32 %add_ln74_18, i32 %xor_ln66_37

]]></Node>
<StgValue><ssdm name="a_42"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1601 %lshr_ln65_29 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_42, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_29"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1602 %trunc_ln65_30 = trunc i32 %e_42

]]></Node>
<StgValue><ssdm name="trunc_ln65_30"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1603 %or_ln65_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_30, i26 %lshr_ln65_29

]]></Node>
<StgValue><ssdm name="or_ln65_29"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1604 %lshr_ln65_30 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_42, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_30"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1605 %trunc_ln65_31 = trunc i32 %e_42

]]></Node>
<StgValue><ssdm name="trunc_ln65_31"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1606 %or_ln65_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_31, i21 %lshr_ln65_30

]]></Node>
<StgValue><ssdm name="or_ln65_30"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1607 %lshr_ln65_31 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_42, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_31"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1608 %trunc_ln65_32 = trunc i32 %e_42

]]></Node>
<StgValue><ssdm name="trunc_ln65_32"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1609 %or_ln65_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_32, i7 %lshr_ln65_31

]]></Node>
<StgValue><ssdm name="or_ln65_31"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1610 %xor_ln65_40 = xor i32 %or_ln65_29, i32 %or_ln65_30

]]></Node>
<StgValue><ssdm name="xor_ln65_40"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1611 %xor_ln65_41 = xor i32 %xor_ln65_40, i32 %or_ln65_31

]]></Node>
<StgValue><ssdm name="xor_ln65_41"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1612 %and_ln65_20 = and i32 %e_42, i32 %e_41

]]></Node>
<StgValue><ssdm name="and_ln65_20"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1613 %xor_ln65_42 = xor i32 %e_42, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_42"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1614 %and_ln65_21 = and i32 %e_40, i32 %xor_ln65_42

]]></Node>
<StgValue><ssdm name="and_ln65_21"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1615 %xor_ln65_43 = xor i32 %and_ln65_20, i32 %and_ln65_21

]]></Node>
<StgValue><ssdm name="xor_ln65_43"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1616 %add_ln65_40 = add i32 %xor_ln65_43, i32 %e_39

]]></Node>
<StgValue><ssdm name="add_ln65_40"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1617 %add_ln65_41 = add i32 %xor_ln65_41, i32 607225278

]]></Node>
<StgValue><ssdm name="add_ln65_41"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1618 %add_ln65_42 = add i32 %add_ln65_41, i32 %m_10

]]></Node>
<StgValue><ssdm name="add_ln65_42"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1619 %t1_10 = add i32 %add_ln65_42, i32 %add_ln65_40

]]></Node>
<StgValue><ssdm name="t1_10"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1620 %lshr_ln66_29 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_42, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_29"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1621 %trunc_ln66_30 = trunc i32 %a_42

]]></Node>
<StgValue><ssdm name="trunc_ln66_30"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1622 %or_ln66_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_30, i30 %lshr_ln66_29

]]></Node>
<StgValue><ssdm name="or_ln66_29"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1623 %lshr_ln66_30 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_42, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_30"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1624 %trunc_ln66_31 = trunc i32 %a_42

]]></Node>
<StgValue><ssdm name="trunc_ln66_31"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1625 %or_ln66_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_31, i19 %lshr_ln66_30

]]></Node>
<StgValue><ssdm name="or_ln66_30"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1626 %lshr_ln66_31 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_42, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_31"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1627 %trunc_ln66_32 = trunc i32 %a_42

]]></Node>
<StgValue><ssdm name="trunc_ln66_32"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1628 %or_ln66_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_32, i10 %lshr_ln66_31

]]></Node>
<StgValue><ssdm name="or_ln66_31"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1629 %xor_ln66_40 = xor i32 %or_ln66_29, i32 %or_ln66_30

]]></Node>
<StgValue><ssdm name="xor_ln66_40"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1630 %xor_ln66_41 = xor i32 %xor_ln66_40, i32 %or_ln66_31

]]></Node>
<StgValue><ssdm name="xor_ln66_41"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1635 %e_43 = add i32 %t1_10, i32 %a_39

]]></Node>
<StgValue><ssdm name="e_43"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1638 %lshr_ln65_32 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_43, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_32"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1639 %trunc_ln65_33 = trunc i32 %e_43

]]></Node>
<StgValue><ssdm name="trunc_ln65_33"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1640 %or_ln65_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_33, i26 %lshr_ln65_32

]]></Node>
<StgValue><ssdm name="or_ln65_32"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1641 %lshr_ln65_33 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_43, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_33"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1642 %trunc_ln65_34 = trunc i32 %e_43

]]></Node>
<StgValue><ssdm name="trunc_ln65_34"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1643 %or_ln65_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_34, i21 %lshr_ln65_33

]]></Node>
<StgValue><ssdm name="or_ln65_33"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1644 %lshr_ln65_34 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_43, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_34"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1645 %trunc_ln65_35 = trunc i32 %e_43

]]></Node>
<StgValue><ssdm name="trunc_ln65_35"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1646 %or_ln65_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_35, i7 %lshr_ln65_34

]]></Node>
<StgValue><ssdm name="or_ln65_34"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1647 %xor_ln65_44 = xor i32 %or_ln65_32, i32 %or_ln65_33

]]></Node>
<StgValue><ssdm name="xor_ln65_44"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1648 %xor_ln65_45 = xor i32 %xor_ln65_44, i32 %or_ln65_34

]]></Node>
<StgValue><ssdm name="xor_ln65_45"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1649 %and_ln65_22 = and i32 %e_43, i32 %e_42

]]></Node>
<StgValue><ssdm name="and_ln65_22"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1650 %xor_ln65_46 = xor i32 %e_43, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_46"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1651 %and_ln65_23 = and i32 %e_41, i32 %xor_ln65_46

]]></Node>
<StgValue><ssdm name="and_ln65_23"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1652 %xor_ln65_47 = xor i32 %and_ln65_22, i32 %and_ln65_23

]]></Node>
<StgValue><ssdm name="xor_ln65_47"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1653 %add_ln65_44 = add i32 %xor_ln65_47, i32 %e_40

]]></Node>
<StgValue><ssdm name="add_ln65_44"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1654 %add_ln65_45 = add i32 %xor_ln65_45, i32 1426881987

]]></Node>
<StgValue><ssdm name="add_ln65_45"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1655 %add_ln65_46 = add i32 %add_ln65_45, i32 %m_11

]]></Node>
<StgValue><ssdm name="add_ln65_46"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1656 %t1_11 = add i32 %add_ln65_46, i32 %add_ln65_44

]]></Node>
<StgValue><ssdm name="t1_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="947" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1631 %and_ln66_21 = and i32 %a_42, i32 %a_41

]]></Node>
<StgValue><ssdm name="and_ln66_21"/></StgValue>
</operation>

<operation id="948" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1632 %and_ln66_22 = and i32 %a_42, i32 %a_40

]]></Node>
<StgValue><ssdm name="and_ln66_22"/></StgValue>
</operation>

<operation id="949" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1633 %xor_ln66_42 = xor i32 %and_ln66_19, i32 %and_ln66_22

]]></Node>
<StgValue><ssdm name="xor_ln66_42"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1634 %xor_ln66_43 = xor i32 %xor_ln66_42, i32 %and_ln66_21

]]></Node>
<StgValue><ssdm name="xor_ln66_43"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1636 %add_ln74_20 = add i32 %xor_ln66_43, i32 %t1_10

]]></Node>
<StgValue><ssdm name="add_ln74_20"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1637 %a_43 = add i32 %add_ln74_20, i32 %xor_ln66_41

]]></Node>
<StgValue><ssdm name="a_43"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1657 %lshr_ln66_32 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_43, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_32"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1658 %trunc_ln66_33 = trunc i32 %a_43

]]></Node>
<StgValue><ssdm name="trunc_ln66_33"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1659 %or_ln66_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_33, i30 %lshr_ln66_32

]]></Node>
<StgValue><ssdm name="or_ln66_32"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1660 %lshr_ln66_33 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_43, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_33"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1661 %trunc_ln66_34 = trunc i32 %a_43

]]></Node>
<StgValue><ssdm name="trunc_ln66_34"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1662 %or_ln66_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_34, i19 %lshr_ln66_33

]]></Node>
<StgValue><ssdm name="or_ln66_33"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1663 %lshr_ln66_34 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_43, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_34"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1664 %trunc_ln66_35 = trunc i32 %a_43

]]></Node>
<StgValue><ssdm name="trunc_ln66_35"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1665 %or_ln66_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_35, i10 %lshr_ln66_34

]]></Node>
<StgValue><ssdm name="or_ln66_34"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1666 %xor_ln66_44 = xor i32 %or_ln66_32, i32 %or_ln66_33

]]></Node>
<StgValue><ssdm name="xor_ln66_44"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1667 %xor_ln66_45 = xor i32 %xor_ln66_44, i32 %or_ln66_34

]]></Node>
<StgValue><ssdm name="xor_ln66_45"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1668 %and_ln66_23 = and i32 %a_43, i32 %a_42

]]></Node>
<StgValue><ssdm name="and_ln66_23"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1669 %and_ln66_24 = and i32 %a_43, i32 %a_41

]]></Node>
<StgValue><ssdm name="and_ln66_24"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1670 %xor_ln66_46 = xor i32 %and_ln66_21, i32 %and_ln66_24

]]></Node>
<StgValue><ssdm name="xor_ln66_46"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1671 %xor_ln66_47 = xor i32 %xor_ln66_46, i32 %and_ln66_23

]]></Node>
<StgValue><ssdm name="xor_ln66_47"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1672 %e_44 = add i32 %t1_11, i32 %a_40

]]></Node>
<StgValue><ssdm name="e_44"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1673 %add_ln74_22 = add i32 %xor_ln66_47, i32 %t1_11

]]></Node>
<StgValue><ssdm name="add_ln74_22"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1674 %a_44 = add i32 %add_ln74_22, i32 %xor_ln66_45

]]></Node>
<StgValue><ssdm name="a_44"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1675 %lshr_ln65_35 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_44, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_35"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1676 %trunc_ln65_36 = trunc i32 %e_44

]]></Node>
<StgValue><ssdm name="trunc_ln65_36"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1677 %or_ln65_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_36, i26 %lshr_ln65_35

]]></Node>
<StgValue><ssdm name="or_ln65_35"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1678 %lshr_ln65_36 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_44, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_36"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1679 %trunc_ln65_37 = trunc i32 %e_44

]]></Node>
<StgValue><ssdm name="trunc_ln65_37"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1680 %or_ln65_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_37, i21 %lshr_ln65_36

]]></Node>
<StgValue><ssdm name="or_ln65_36"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1681 %lshr_ln65_37 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_44, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_37"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1682 %trunc_ln65_38 = trunc i32 %e_44

]]></Node>
<StgValue><ssdm name="trunc_ln65_38"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1683 %or_ln65_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_38, i7 %lshr_ln65_37

]]></Node>
<StgValue><ssdm name="or_ln65_37"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1684 %xor_ln65_48 = xor i32 %or_ln65_35, i32 %or_ln65_36

]]></Node>
<StgValue><ssdm name="xor_ln65_48"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1685 %xor_ln65_49 = xor i32 %xor_ln65_48, i32 %or_ln65_37

]]></Node>
<StgValue><ssdm name="xor_ln65_49"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1686 %and_ln65_24 = and i32 %e_44, i32 %e_43

]]></Node>
<StgValue><ssdm name="and_ln65_24"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1687 %xor_ln65_50 = xor i32 %e_44, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_50"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1688 %and_ln65_25 = and i32 %e_42, i32 %xor_ln65_50

]]></Node>
<StgValue><ssdm name="and_ln65_25"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1689 %xor_ln65_51 = xor i32 %and_ln65_24, i32 %and_ln65_25

]]></Node>
<StgValue><ssdm name="xor_ln65_51"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1690 %add_ln65_48 = add i32 %xor_ln65_51, i32 %e_41

]]></Node>
<StgValue><ssdm name="add_ln65_48"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1691 %add_ln65_49 = add i32 %xor_ln65_49, i32 1925078388

]]></Node>
<StgValue><ssdm name="add_ln65_49"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1692 %add_ln65_50 = add i32 %add_ln65_49, i32 %m_12

]]></Node>
<StgValue><ssdm name="add_ln65_50"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1693 %t1_12 = add i32 %add_ln65_50, i32 %add_ln65_48

]]></Node>
<StgValue><ssdm name="t1_12"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1694 %lshr_ln66_35 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_44, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_35"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1695 %trunc_ln66_36 = trunc i32 %a_44

]]></Node>
<StgValue><ssdm name="trunc_ln66_36"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1696 %or_ln66_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_36, i30 %lshr_ln66_35

]]></Node>
<StgValue><ssdm name="or_ln66_35"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1697 %lshr_ln66_36 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_44, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_36"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1698 %trunc_ln66_37 = trunc i32 %a_44

]]></Node>
<StgValue><ssdm name="trunc_ln66_37"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1699 %or_ln66_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_37, i19 %lshr_ln66_36

]]></Node>
<StgValue><ssdm name="or_ln66_36"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1700 %lshr_ln66_37 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_44, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_37"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1701 %trunc_ln66_38 = trunc i32 %a_44

]]></Node>
<StgValue><ssdm name="trunc_ln66_38"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1702 %or_ln66_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_38, i10 %lshr_ln66_37

]]></Node>
<StgValue><ssdm name="or_ln66_37"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1703 %xor_ln66_48 = xor i32 %or_ln66_35, i32 %or_ln66_36

]]></Node>
<StgValue><ssdm name="xor_ln66_48"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1704 %xor_ln66_49 = xor i32 %xor_ln66_48, i32 %or_ln66_37

]]></Node>
<StgValue><ssdm name="xor_ln66_49"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1709 %e_45 = add i32 %t1_12, i32 %a_41

]]></Node>
<StgValue><ssdm name="e_45"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1712 %lshr_ln65_38 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_45, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_38"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1713 %trunc_ln65_39 = trunc i32 %e_45

]]></Node>
<StgValue><ssdm name="trunc_ln65_39"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1714 %or_ln65_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_39, i26 %lshr_ln65_38

]]></Node>
<StgValue><ssdm name="or_ln65_38"/></StgValue>
</operation>

<operation id="1005" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1715 %lshr_ln65_39 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_45, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_39"/></StgValue>
</operation>

<operation id="1006" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1716 %trunc_ln65_40 = trunc i32 %e_45

]]></Node>
<StgValue><ssdm name="trunc_ln65_40"/></StgValue>
</operation>

<operation id="1007" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1717 %or_ln65_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_40, i21 %lshr_ln65_39

]]></Node>
<StgValue><ssdm name="or_ln65_39"/></StgValue>
</operation>

<operation id="1008" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1718 %lshr_ln65_40 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_45, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_40"/></StgValue>
</operation>

<operation id="1009" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1719 %trunc_ln65_41 = trunc i32 %e_45

]]></Node>
<StgValue><ssdm name="trunc_ln65_41"/></StgValue>
</operation>

<operation id="1010" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1720 %or_ln65_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_41, i7 %lshr_ln65_40

]]></Node>
<StgValue><ssdm name="or_ln65_40"/></StgValue>
</operation>

<operation id="1011" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1721 %xor_ln65_52 = xor i32 %or_ln65_38, i32 %or_ln65_39

]]></Node>
<StgValue><ssdm name="xor_ln65_52"/></StgValue>
</operation>

<operation id="1012" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1722 %xor_ln65_53 = xor i32 %xor_ln65_52, i32 %or_ln65_40

]]></Node>
<StgValue><ssdm name="xor_ln65_53"/></StgValue>
</operation>

<operation id="1013" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1723 %and_ln65_26 = and i32 %e_45, i32 %e_44

]]></Node>
<StgValue><ssdm name="and_ln65_26"/></StgValue>
</operation>

<operation id="1014" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1724 %xor_ln65_54 = xor i32 %e_45, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_54"/></StgValue>
</operation>

<operation id="1015" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1725 %and_ln65_27 = and i32 %e_43, i32 %xor_ln65_54

]]></Node>
<StgValue><ssdm name="and_ln65_27"/></StgValue>
</operation>

<operation id="1016" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1726 %xor_ln65_55 = xor i32 %and_ln65_26, i32 %and_ln65_27

]]></Node>
<StgValue><ssdm name="xor_ln65_55"/></StgValue>
</operation>

<operation id="1017" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1727 %add_ln65_52 = add i32 %e_42, i32 %xor_ln65_55

]]></Node>
<StgValue><ssdm name="add_ln65_52"/></StgValue>
</operation>

<operation id="1018" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1728 %add_ln65_53 = add i32 %m_13, i32 %xor_ln65_53

]]></Node>
<StgValue><ssdm name="add_ln65_53"/></StgValue>
</operation>

<operation id="1019" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1729 %add_ln65_54 = add i32 %add_ln65_53, i32 2162078206

]]></Node>
<StgValue><ssdm name="add_ln65_54"/></StgValue>
</operation>

<operation id="1020" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1730 %t1_13 = add i32 %add_ln65_54, i32 %add_ln65_52

]]></Node>
<StgValue><ssdm name="t1_13"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1021" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1705 %and_ln66_25 = and i32 %a_44, i32 %a_43

]]></Node>
<StgValue><ssdm name="and_ln66_25"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1706 %and_ln66_26 = and i32 %a_44, i32 %a_42

]]></Node>
<StgValue><ssdm name="and_ln66_26"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1707 %xor_ln66_50 = xor i32 %and_ln66_23, i32 %and_ln66_26

]]></Node>
<StgValue><ssdm name="xor_ln66_50"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1708 %xor_ln66_51 = xor i32 %xor_ln66_50, i32 %and_ln66_25

]]></Node>
<StgValue><ssdm name="xor_ln66_51"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1710 %add_ln74_24 = add i32 %xor_ln66_51, i32 %t1_12

]]></Node>
<StgValue><ssdm name="add_ln74_24"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1711 %a_45 = add i32 %add_ln74_24, i32 %xor_ln66_49

]]></Node>
<StgValue><ssdm name="a_45"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1731 %lshr_ln66_38 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_45, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_38"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1732 %trunc_ln66_39 = trunc i32 %a_45

]]></Node>
<StgValue><ssdm name="trunc_ln66_39"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1733 %or_ln66_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_39, i30 %lshr_ln66_38

]]></Node>
<StgValue><ssdm name="or_ln66_38"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1734 %lshr_ln66_39 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_45, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_39"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1735 %trunc_ln66_40 = trunc i32 %a_45

]]></Node>
<StgValue><ssdm name="trunc_ln66_40"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1736 %or_ln66_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_40, i19 %lshr_ln66_39

]]></Node>
<StgValue><ssdm name="or_ln66_39"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1737 %lshr_ln66_40 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_45, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_40"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1738 %trunc_ln66_41 = trunc i32 %a_45

]]></Node>
<StgValue><ssdm name="trunc_ln66_41"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1739 %or_ln66_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_41, i10 %lshr_ln66_40

]]></Node>
<StgValue><ssdm name="or_ln66_40"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1740 %xor_ln66_52 = xor i32 %or_ln66_38, i32 %or_ln66_39

]]></Node>
<StgValue><ssdm name="xor_ln66_52"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1741 %xor_ln66_53 = xor i32 %xor_ln66_52, i32 %or_ln66_40

]]></Node>
<StgValue><ssdm name="xor_ln66_53"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1742 %and_ln66_27 = and i32 %a_45, i32 %a_44

]]></Node>
<StgValue><ssdm name="and_ln66_27"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1743 %and_ln66_28 = and i32 %a_45, i32 %a_43

]]></Node>
<StgValue><ssdm name="and_ln66_28"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1744 %xor_ln66_54 = xor i32 %and_ln66_25, i32 %and_ln66_28

]]></Node>
<StgValue><ssdm name="xor_ln66_54"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1745 %xor_ln66_55 = xor i32 %xor_ln66_54, i32 %and_ln66_27

]]></Node>
<StgValue><ssdm name="xor_ln66_55"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1746 %e_46 = add i32 %t1_13, i32 %a_42

]]></Node>
<StgValue><ssdm name="e_46"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1747 %add_ln74_26 = add i32 %xor_ln66_55, i32 %t1_13

]]></Node>
<StgValue><ssdm name="add_ln74_26"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1748 %a_46 = add i32 %add_ln74_26, i32 %xor_ln66_53

]]></Node>
<StgValue><ssdm name="a_46"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1749 %lshr_ln65_41 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_46, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_41"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1750 %trunc_ln65_42 = trunc i32 %e_46

]]></Node>
<StgValue><ssdm name="trunc_ln65_42"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1751 %or_ln65_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_42, i26 %lshr_ln65_41

]]></Node>
<StgValue><ssdm name="or_ln65_41"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1752 %lshr_ln65_42 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_46, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_42"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1753 %trunc_ln65_43 = trunc i32 %e_46

]]></Node>
<StgValue><ssdm name="trunc_ln65_43"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1754 %or_ln65_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_43, i21 %lshr_ln65_42

]]></Node>
<StgValue><ssdm name="or_ln65_42"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1755 %lshr_ln65_43 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_46, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_43"/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1756 %trunc_ln65_44 = trunc i32 %e_46

]]></Node>
<StgValue><ssdm name="trunc_ln65_44"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1757 %or_ln65_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_44, i7 %lshr_ln65_43

]]></Node>
<StgValue><ssdm name="or_ln65_43"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1758 %xor_ln65_56 = xor i32 %or_ln65_41, i32 %or_ln65_42

]]></Node>
<StgValue><ssdm name="xor_ln65_56"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1759 %xor_ln65_57 = xor i32 %xor_ln65_56, i32 %or_ln65_43

]]></Node>
<StgValue><ssdm name="xor_ln65_57"/></StgValue>
</operation>

<operation id="1056" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1760 %and_ln65_28 = and i32 %e_46, i32 %e_45

]]></Node>
<StgValue><ssdm name="and_ln65_28"/></StgValue>
</operation>

<operation id="1057" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1761 %xor_ln65_58 = xor i32 %e_46, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_58"/></StgValue>
</operation>

<operation id="1058" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1762 %and_ln65_29 = and i32 %e_44, i32 %xor_ln65_58

]]></Node>
<StgValue><ssdm name="and_ln65_29"/></StgValue>
</operation>

<operation id="1059" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1763 %xor_ln65_59 = xor i32 %and_ln65_28, i32 %and_ln65_29

]]></Node>
<StgValue><ssdm name="xor_ln65_59"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1764 %add_ln65_56 = add i32 %e_43, i32 %xor_ln65_59

]]></Node>
<StgValue><ssdm name="add_ln65_56"/></StgValue>
</operation>

<operation id="1061" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1765 %add_ln65_57 = add i32 %m_14, i32 %xor_ln65_57

]]></Node>
<StgValue><ssdm name="add_ln65_57"/></StgValue>
</operation>

<operation id="1062" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1766 %add_ln65_58 = add i32 %add_ln65_57, i32 2614888103

]]></Node>
<StgValue><ssdm name="add_ln65_58"/></StgValue>
</operation>

<operation id="1063" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1767 %t1_14 = add i32 %add_ln65_58, i32 %add_ln65_56

]]></Node>
<StgValue><ssdm name="t1_14"/></StgValue>
</operation>

<operation id="1064" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1768 %lshr_ln66_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_46, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_41"/></StgValue>
</operation>

<operation id="1065" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1769 %trunc_ln66_42 = trunc i32 %a_46

]]></Node>
<StgValue><ssdm name="trunc_ln66_42"/></StgValue>
</operation>

<operation id="1066" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1770 %or_ln66_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_42, i30 %lshr_ln66_41

]]></Node>
<StgValue><ssdm name="or_ln66_41"/></StgValue>
</operation>

<operation id="1067" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1771 %lshr_ln66_42 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_46, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_42"/></StgValue>
</operation>

<operation id="1068" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1772 %trunc_ln66_43 = trunc i32 %a_46

]]></Node>
<StgValue><ssdm name="trunc_ln66_43"/></StgValue>
</operation>

<operation id="1069" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1773 %or_ln66_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_43, i19 %lshr_ln66_42

]]></Node>
<StgValue><ssdm name="or_ln66_42"/></StgValue>
</operation>

<operation id="1070" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1774 %lshr_ln66_43 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_46, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_43"/></StgValue>
</operation>

<operation id="1071" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1775 %trunc_ln66_44 = trunc i32 %a_46

]]></Node>
<StgValue><ssdm name="trunc_ln66_44"/></StgValue>
</operation>

<operation id="1072" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1776 %or_ln66_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_44, i10 %lshr_ln66_43

]]></Node>
<StgValue><ssdm name="or_ln66_43"/></StgValue>
</operation>

<operation id="1073" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1777 %xor_ln66_56 = xor i32 %or_ln66_41, i32 %or_ln66_42

]]></Node>
<StgValue><ssdm name="xor_ln66_56"/></StgValue>
</operation>

<operation id="1074" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1778 %xor_ln66_57 = xor i32 %xor_ln66_56, i32 %or_ln66_43

]]></Node>
<StgValue><ssdm name="xor_ln66_57"/></StgValue>
</operation>

<operation id="1075" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1783 %e_47 = add i32 %t1_14, i32 %a_43

]]></Node>
<StgValue><ssdm name="e_47"/></StgValue>
</operation>

<operation id="1076" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1786 %lshr_ln65_44 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_47, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_44"/></StgValue>
</operation>

<operation id="1077" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1787 %trunc_ln65_45 = trunc i32 %e_47

]]></Node>
<StgValue><ssdm name="trunc_ln65_45"/></StgValue>
</operation>

<operation id="1078" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1788 %or_ln65_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_45, i26 %lshr_ln65_44

]]></Node>
<StgValue><ssdm name="or_ln65_44"/></StgValue>
</operation>

<operation id="1079" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1789 %lshr_ln65_45 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_47, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_45"/></StgValue>
</operation>

<operation id="1080" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1790 %trunc_ln65_46 = trunc i32 %e_47

]]></Node>
<StgValue><ssdm name="trunc_ln65_46"/></StgValue>
</operation>

<operation id="1081" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1791 %or_ln65_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_46, i21 %lshr_ln65_45

]]></Node>
<StgValue><ssdm name="or_ln65_45"/></StgValue>
</operation>

<operation id="1082" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1792 %lshr_ln65_46 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_47, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_46"/></StgValue>
</operation>

<operation id="1083" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1793 %trunc_ln65_47 = trunc i32 %e_47

]]></Node>
<StgValue><ssdm name="trunc_ln65_47"/></StgValue>
</operation>

<operation id="1084" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1794 %or_ln65_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_47, i7 %lshr_ln65_46

]]></Node>
<StgValue><ssdm name="or_ln65_46"/></StgValue>
</operation>

<operation id="1085" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1795 %xor_ln65_60 = xor i32 %or_ln65_44, i32 %or_ln65_45

]]></Node>
<StgValue><ssdm name="xor_ln65_60"/></StgValue>
</operation>

<operation id="1086" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1796 %xor_ln65_61 = xor i32 %xor_ln65_60, i32 %or_ln65_46

]]></Node>
<StgValue><ssdm name="xor_ln65_61"/></StgValue>
</operation>

<operation id="1087" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1797 %and_ln65_30 = and i32 %e_47, i32 %e_46

]]></Node>
<StgValue><ssdm name="and_ln65_30"/></StgValue>
</operation>

<operation id="1088" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1798 %xor_ln65_62 = xor i32 %e_47, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_62"/></StgValue>
</operation>

<operation id="1089" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1799 %and_ln65_31 = and i32 %e_45, i32 %xor_ln65_62

]]></Node>
<StgValue><ssdm name="and_ln65_31"/></StgValue>
</operation>

<operation id="1090" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1800 %xor_ln65_63 = xor i32 %and_ln65_30, i32 %and_ln65_31

]]></Node>
<StgValue><ssdm name="xor_ln65_63"/></StgValue>
</operation>

<operation id="1091" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1801 %add_ln65_60 = add i32 %xor_ln65_63, i32 %e_44

]]></Node>
<StgValue><ssdm name="add_ln65_60"/></StgValue>
</operation>

<operation id="1092" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1802 %add_ln65_61 = add i32 %xor_ln65_61, i32 3248222580

]]></Node>
<StgValue><ssdm name="add_ln65_61"/></StgValue>
</operation>

<operation id="1093" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1803 %add_ln65_62 = add i32 %add_ln65_61, i32 %m_15

]]></Node>
<StgValue><ssdm name="add_ln65_62"/></StgValue>
</operation>

<operation id="1094" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1804 %t1_15 = add i32 %add_ln65_62, i32 %add_ln65_60

]]></Node>
<StgValue><ssdm name="t1_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1095" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:434 %add_ln51_39 = add i32 %m_13, i32 %m_22

]]></Node>
<StgValue><ssdm name="add_ln51_39"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:436 %m_29 = add i32 %add_ln51_40, i32 %add_ln51_39

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:458 %add_ln51_42 = add i32 %m_14, i32 %m_23

]]></Node>
<StgValue><ssdm name="add_ln51_42"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:460 %m_30 = add i32 %add_ln51_43, i32 %add_ln51_42

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:461 %lshr_ln51_56 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_29, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_56"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:462 %trunc_ln51_26 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln51_26"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:463 %or_ln51_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_26, i15 %lshr_ln51_56

]]></Node>
<StgValue><ssdm name="or_ln51_59"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:464 %lshr_ln51_57 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_29, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_57"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:465 %trunc_ln51_27 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln51_27"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:466 %or_ln51_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_27, i13 %lshr_ln51_57

]]></Node>
<StgValue><ssdm name="or_ln51_60"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:467 %lshr_ln51_58 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_29, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_58"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:468 %zext_ln51_30 = zext i22 %lshr_ln51_58

]]></Node>
<StgValue><ssdm name="zext_ln51_30"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:469 %xor_ln51_60 = xor i32 %zext_ln51_30, i32 %or_ln51_60

]]></Node>
<StgValue><ssdm name="xor_ln51_60"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:470 %xor_ln51_61 = xor i32 %xor_ln51_60, i32 %or_ln51_59

]]></Node>
<StgValue><ssdm name="xor_ln51_61"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:471 %lshr_ln51_59 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_16, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_59"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:472 %trunc_ln51_28 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln51_28"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:473 %or_ln51_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_28, i25 %lshr_ln51_59

]]></Node>
<StgValue><ssdm name="or_ln51_61"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:474 %lshr_ln51_60 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_16, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_60"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:475 %trunc_ln51_29 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln51_29"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:476 %or_ln51_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_29, i14 %lshr_ln51_60

]]></Node>
<StgValue><ssdm name="or_ln51_62"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:477 %lshr_ln51_61 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_16, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_61"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:478 %zext_ln51_31 = zext i29 %lshr_ln51_61

]]></Node>
<StgValue><ssdm name="zext_ln51_31"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:479 %xor_ln51_62 = xor i32 %zext_ln51_31, i32 %or_ln51_62

]]></Node>
<StgValue><ssdm name="xor_ln51_62"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:480 %xor_ln51_63 = xor i32 %xor_ln51_62, i32 %or_ln51_61

]]></Node>
<StgValue><ssdm name="xor_ln51_63"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:481 %add_ln51_45 = add i32 %m_15, i32 %m_24

]]></Node>
<StgValue><ssdm name="add_ln51_45"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:482 %add_ln51_46 = add i32 %xor_ln51_63, i32 %xor_ln51_61

]]></Node>
<StgValue><ssdm name="add_ln51_46"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:483 %m_31 = add i32 %add_ln51_46, i32 %add_ln51_45

]]></Node>
<StgValue><ssdm name="m_31"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:484 %lshr_ln51_62 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_30, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_62"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:485 %trunc_ln51_30 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln51_30"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:486 %or_ln51_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_30, i15 %lshr_ln51_62

]]></Node>
<StgValue><ssdm name="or_ln51_63"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:487 %lshr_ln51_63 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_30, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_63"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:488 %trunc_ln51_31 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln51_31"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:489 %or_ln51_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_31, i13 %lshr_ln51_63

]]></Node>
<StgValue><ssdm name="or_ln51_64"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:490 %lshr_ln51_64 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_30, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_64"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:491 %zext_ln51_32 = zext i22 %lshr_ln51_64

]]></Node>
<StgValue><ssdm name="zext_ln51_32"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:492 %xor_ln51_64 = xor i32 %zext_ln51_32, i32 %or_ln51_64

]]></Node>
<StgValue><ssdm name="xor_ln51_64"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:493 %xor_ln51_65 = xor i32 %xor_ln51_64, i32 %or_ln51_63

]]></Node>
<StgValue><ssdm name="xor_ln51_65"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:494 %lshr_ln51_65 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_17, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_65"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:495 %trunc_ln51_32 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln51_32"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:496 %or_ln51_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_32, i25 %lshr_ln51_65

]]></Node>
<StgValue><ssdm name="or_ln51_65"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:497 %lshr_ln51_66 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_17, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_66"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:498 %trunc_ln51_33 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln51_33"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:499 %or_ln51_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_33, i14 %lshr_ln51_66

]]></Node>
<StgValue><ssdm name="or_ln51_66"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:500 %lshr_ln51_67 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_17, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_67"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:501 %zext_ln51_33 = zext i29 %lshr_ln51_67

]]></Node>
<StgValue><ssdm name="zext_ln51_33"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:502 %xor_ln51_66 = xor i32 %zext_ln51_33, i32 %or_ln51_66

]]></Node>
<StgValue><ssdm name="xor_ln51_66"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:503 %xor_ln51_67 = xor i32 %xor_ln51_66, i32 %or_ln51_65

]]></Node>
<StgValue><ssdm name="xor_ln51_67"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:505 %add_ln51_49 = add i32 %xor_ln51_67, i32 %xor_ln51_65

]]></Node>
<StgValue><ssdm name="add_ln51_49"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:507 %lshr_ln51_68 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_31, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_68"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:508 %trunc_ln51_34 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln51_34"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:509 %or_ln51_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_34, i15 %lshr_ln51_68

]]></Node>
<StgValue><ssdm name="or_ln51_67"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:510 %lshr_ln51_69 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_31, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_69"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:511 %trunc_ln51_35 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln51_35"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:512 %or_ln51_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_35, i13 %lshr_ln51_69

]]></Node>
<StgValue><ssdm name="or_ln51_68"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:513 %lshr_ln51_70 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_31, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_70"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:514 %zext_ln51_34 = zext i22 %lshr_ln51_70

]]></Node>
<StgValue><ssdm name="zext_ln51_34"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:515 %xor_ln51_68 = xor i32 %zext_ln51_34, i32 %or_ln51_68

]]></Node>
<StgValue><ssdm name="xor_ln51_68"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:516 %xor_ln51_69 = xor i32 %xor_ln51_68, i32 %or_ln51_67

]]></Node>
<StgValue><ssdm name="xor_ln51_69"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:517 %lshr_ln51_71 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_18, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_71"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:518 %trunc_ln51_36 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln51_36"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:519 %or_ln51_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_36, i25 %lshr_ln51_71

]]></Node>
<StgValue><ssdm name="or_ln51_69"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:520 %lshr_ln51_72 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_18, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_72"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:521 %trunc_ln51_37 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln51_37"/></StgValue>
</operation>

<operation id="1158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:522 %or_ln51_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_37, i14 %lshr_ln51_72

]]></Node>
<StgValue><ssdm name="or_ln51_70"/></StgValue>
</operation>

<operation id="1159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:523 %lshr_ln51_73 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_18, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_73"/></StgValue>
</operation>

<operation id="1160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:524 %zext_ln51_35 = zext i29 %lshr_ln51_73

]]></Node>
<StgValue><ssdm name="zext_ln51_35"/></StgValue>
</operation>

<operation id="1161" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:525 %xor_ln51_70 = xor i32 %zext_ln51_35, i32 %or_ln51_70

]]></Node>
<StgValue><ssdm name="xor_ln51_70"/></StgValue>
</operation>

<operation id="1162" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:526 %xor_ln51_71 = xor i32 %xor_ln51_70, i32 %or_ln51_69

]]></Node>
<StgValue><ssdm name="xor_ln51_71"/></StgValue>
</operation>

<operation id="1163" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:527 %add_ln51_51 = add i32 %m_17, i32 %m_26

]]></Node>
<StgValue><ssdm name="add_ln51_51"/></StgValue>
</operation>

<operation id="1164" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:528 %add_ln51_52 = add i32 %xor_ln51_71, i32 %xor_ln51_69

]]></Node>
<StgValue><ssdm name="add_ln51_52"/></StgValue>
</operation>

<operation id="1165" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:529 %m_33 = add i32 %add_ln51_52, i32 %add_ln51_51

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="1166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:553 %lshr_ln51_80 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_33, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_80"/></StgValue>
</operation>

<operation id="1167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:554 %trunc_ln51_42 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln51_42"/></StgValue>
</operation>

<operation id="1168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:555 %or_ln51_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_42, i15 %lshr_ln51_80

]]></Node>
<StgValue><ssdm name="or_ln51_75"/></StgValue>
</operation>

<operation id="1169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:556 %lshr_ln51_81 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_33, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_81"/></StgValue>
</operation>

<operation id="1170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:557 %trunc_ln51_43 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln51_43"/></StgValue>
</operation>

<operation id="1171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:558 %or_ln51_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_43, i13 %lshr_ln51_81

]]></Node>
<StgValue><ssdm name="or_ln51_76"/></StgValue>
</operation>

<operation id="1172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:559 %lshr_ln51_82 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_33, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_82"/></StgValue>
</operation>

<operation id="1173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:560 %zext_ln51_38 = zext i22 %lshr_ln51_82

]]></Node>
<StgValue><ssdm name="zext_ln51_38"/></StgValue>
</operation>

<operation id="1174" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:561 %xor_ln51_76 = xor i32 %zext_ln51_38, i32 %or_ln51_76

]]></Node>
<StgValue><ssdm name="xor_ln51_76"/></StgValue>
</operation>

<operation id="1175" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:562 %xor_ln51_77 = xor i32 %xor_ln51_76, i32 %or_ln51_75

]]></Node>
<StgValue><ssdm name="xor_ln51_77"/></StgValue>
</operation>

<operation id="1176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:563 %lshr_ln51_83 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_20, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_83"/></StgValue>
</operation>

<operation id="1177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:564 %trunc_ln51_44 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln51_44"/></StgValue>
</operation>

<operation id="1178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:565 %or_ln51_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_44, i25 %lshr_ln51_83

]]></Node>
<StgValue><ssdm name="or_ln51_77"/></StgValue>
</operation>

<operation id="1179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:566 %lshr_ln51_84 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_20, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_84"/></StgValue>
</operation>

<operation id="1180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:567 %trunc_ln51_45 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln51_45"/></StgValue>
</operation>

<operation id="1181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:568 %or_ln51_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_45, i14 %lshr_ln51_84

]]></Node>
<StgValue><ssdm name="or_ln51_78"/></StgValue>
</operation>

<operation id="1182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:569 %lshr_ln51_85 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_20, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_85"/></StgValue>
</operation>

<operation id="1183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:570 %zext_ln51_39 = zext i29 %lshr_ln51_85

]]></Node>
<StgValue><ssdm name="zext_ln51_39"/></StgValue>
</operation>

<operation id="1184" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:571 %xor_ln51_78 = xor i32 %zext_ln51_39, i32 %or_ln51_78

]]></Node>
<StgValue><ssdm name="xor_ln51_78"/></StgValue>
</operation>

<operation id="1185" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:572 %xor_ln51_79 = xor i32 %xor_ln51_78, i32 %or_ln51_77

]]></Node>
<StgValue><ssdm name="xor_ln51_79"/></StgValue>
</operation>

<operation id="1186" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:574 %add_ln51_58 = add i32 %xor_ln51_79, i32 %xor_ln51_77

]]></Node>
<StgValue><ssdm name="add_ln51_58"/></StgValue>
</operation>

<operation id="1187" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1779 %and_ln66_29 = and i32 %a_46, i32 %a_45

]]></Node>
<StgValue><ssdm name="and_ln66_29"/></StgValue>
</operation>

<operation id="1188" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1780 %and_ln66_30 = and i32 %a_46, i32 %a_44

]]></Node>
<StgValue><ssdm name="and_ln66_30"/></StgValue>
</operation>

<operation id="1189" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1781 %xor_ln66_58 = xor i32 %and_ln66_27, i32 %and_ln66_30

]]></Node>
<StgValue><ssdm name="xor_ln66_58"/></StgValue>
</operation>

<operation id="1190" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1782 %xor_ln66_59 = xor i32 %xor_ln66_58, i32 %and_ln66_29

]]></Node>
<StgValue><ssdm name="xor_ln66_59"/></StgValue>
</operation>

<operation id="1191" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1784 %add_ln74_28 = add i32 %xor_ln66_59, i32 %t1_14

]]></Node>
<StgValue><ssdm name="add_ln74_28"/></StgValue>
</operation>

<operation id="1192" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1785 %a_47 = add i32 %add_ln74_28, i32 %xor_ln66_57

]]></Node>
<StgValue><ssdm name="a_47"/></StgValue>
</operation>

<operation id="1193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1805 %lshr_ln66_44 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_47, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_44"/></StgValue>
</operation>

<operation id="1194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1806 %trunc_ln66_45 = trunc i32 %a_47

]]></Node>
<StgValue><ssdm name="trunc_ln66_45"/></StgValue>
</operation>

<operation id="1195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1807 %or_ln66_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_45, i30 %lshr_ln66_44

]]></Node>
<StgValue><ssdm name="or_ln66_44"/></StgValue>
</operation>

<operation id="1196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1808 %lshr_ln66_45 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_47, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_45"/></StgValue>
</operation>

<operation id="1197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1809 %trunc_ln66_46 = trunc i32 %a_47

]]></Node>
<StgValue><ssdm name="trunc_ln66_46"/></StgValue>
</operation>

<operation id="1198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1810 %or_ln66_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_46, i19 %lshr_ln66_45

]]></Node>
<StgValue><ssdm name="or_ln66_45"/></StgValue>
</operation>

<operation id="1199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1811 %lshr_ln66_46 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_47, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_46"/></StgValue>
</operation>

<operation id="1200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1812 %trunc_ln66_47 = trunc i32 %a_47

]]></Node>
<StgValue><ssdm name="trunc_ln66_47"/></StgValue>
</operation>

<operation id="1201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1813 %or_ln66_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_47, i10 %lshr_ln66_46

]]></Node>
<StgValue><ssdm name="or_ln66_46"/></StgValue>
</operation>

<operation id="1202" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1814 %xor_ln66_60 = xor i32 %or_ln66_44, i32 %or_ln66_45

]]></Node>
<StgValue><ssdm name="xor_ln66_60"/></StgValue>
</operation>

<operation id="1203" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1815 %xor_ln66_61 = xor i32 %xor_ln66_60, i32 %or_ln66_46

]]></Node>
<StgValue><ssdm name="xor_ln66_61"/></StgValue>
</operation>

<operation id="1204" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1816 %and_ln66_31 = and i32 %a_47, i32 %a_46

]]></Node>
<StgValue><ssdm name="and_ln66_31"/></StgValue>
</operation>

<operation id="1205" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1817 %and_ln66_32 = and i32 %a_47, i32 %a_45

]]></Node>
<StgValue><ssdm name="and_ln66_32"/></StgValue>
</operation>

<operation id="1206" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1818 %xor_ln66_62 = xor i32 %and_ln66_29, i32 %and_ln66_32

]]></Node>
<StgValue><ssdm name="xor_ln66_62"/></StgValue>
</operation>

<operation id="1207" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1819 %xor_ln66_63 = xor i32 %xor_ln66_62, i32 %and_ln66_31

]]></Node>
<StgValue><ssdm name="xor_ln66_63"/></StgValue>
</operation>

<operation id="1208" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1820 %e_48 = add i32 %t1_15, i32 %a_44

]]></Node>
<StgValue><ssdm name="e_48"/></StgValue>
</operation>

<operation id="1209" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1821 %add_ln74_30 = add i32 %xor_ln66_63, i32 %t1_15

]]></Node>
<StgValue><ssdm name="add_ln74_30"/></StgValue>
</operation>

<operation id="1210" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1822 %a_48 = add i32 %add_ln74_30, i32 %xor_ln66_61

]]></Node>
<StgValue><ssdm name="a_48"/></StgValue>
</operation>

<operation id="1211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1823 %lshr_ln65_47 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_48, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_47"/></StgValue>
</operation>

<operation id="1212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1824 %trunc_ln65_48 = trunc i32 %e_48

]]></Node>
<StgValue><ssdm name="trunc_ln65_48"/></StgValue>
</operation>

<operation id="1213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1825 %or_ln65_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_48, i26 %lshr_ln65_47

]]></Node>
<StgValue><ssdm name="or_ln65_47"/></StgValue>
</operation>

<operation id="1214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1826 %lshr_ln65_48 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_48, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_48"/></StgValue>
</operation>

<operation id="1215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1827 %trunc_ln65_49 = trunc i32 %e_48

]]></Node>
<StgValue><ssdm name="trunc_ln65_49"/></StgValue>
</operation>

<operation id="1216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1828 %or_ln65_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_49, i21 %lshr_ln65_48

]]></Node>
<StgValue><ssdm name="or_ln65_48"/></StgValue>
</operation>

<operation id="1217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1829 %lshr_ln65_49 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_48, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_49"/></StgValue>
</operation>

<operation id="1218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1830 %trunc_ln65_50 = trunc i32 %e_48

]]></Node>
<StgValue><ssdm name="trunc_ln65_50"/></StgValue>
</operation>

<operation id="1219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1831 %or_ln65_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_50, i7 %lshr_ln65_49

]]></Node>
<StgValue><ssdm name="or_ln65_49"/></StgValue>
</operation>

<operation id="1220" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1832 %xor_ln65_64 = xor i32 %or_ln65_47, i32 %or_ln65_48

]]></Node>
<StgValue><ssdm name="xor_ln65_64"/></StgValue>
</operation>

<operation id="1221" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1833 %xor_ln65_65 = xor i32 %xor_ln65_64, i32 %or_ln65_49

]]></Node>
<StgValue><ssdm name="xor_ln65_65"/></StgValue>
</operation>

<operation id="1222" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1834 %and_ln65_32 = and i32 %e_48, i32 %e_47

]]></Node>
<StgValue><ssdm name="and_ln65_32"/></StgValue>
</operation>

<operation id="1223" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1835 %xor_ln65_66 = xor i32 %e_48, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_66"/></StgValue>
</operation>

<operation id="1224" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1836 %and_ln65_33 = and i32 %e_46, i32 %xor_ln65_66

]]></Node>
<StgValue><ssdm name="and_ln65_33"/></StgValue>
</operation>

<operation id="1225" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1837 %xor_ln65_67 = xor i32 %and_ln65_32, i32 %and_ln65_33

]]></Node>
<StgValue><ssdm name="xor_ln65_67"/></StgValue>
</operation>

<operation id="1226" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1838 %add_ln65_64 = add i32 %xor_ln65_67, i32 %e_45

]]></Node>
<StgValue><ssdm name="add_ln65_64"/></StgValue>
</operation>

<operation id="1227" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1839 %add_ln65_65 = add i32 %xor_ln65_65, i32 3835390401

]]></Node>
<StgValue><ssdm name="add_ln65_65"/></StgValue>
</operation>

<operation id="1228" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1840 %add_ln65_66 = add i32 %add_ln65_65, i32 %m_16

]]></Node>
<StgValue><ssdm name="add_ln65_66"/></StgValue>
</operation>

<operation id="1229" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1841 %t1_16 = add i32 %add_ln65_66, i32 %add_ln65_64

]]></Node>
<StgValue><ssdm name="t1_16"/></StgValue>
</operation>

<operation id="1230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1842 %lshr_ln66_47 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_48, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_47"/></StgValue>
</operation>

<operation id="1231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1843 %trunc_ln66_48 = trunc i32 %a_48

]]></Node>
<StgValue><ssdm name="trunc_ln66_48"/></StgValue>
</operation>

<operation id="1232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1844 %or_ln66_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_48, i30 %lshr_ln66_47

]]></Node>
<StgValue><ssdm name="or_ln66_47"/></StgValue>
</operation>

<operation id="1233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1845 %lshr_ln66_48 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_48, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_48"/></StgValue>
</operation>

<operation id="1234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1846 %trunc_ln66_49 = trunc i32 %a_48

]]></Node>
<StgValue><ssdm name="trunc_ln66_49"/></StgValue>
</operation>

<operation id="1235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1847 %or_ln66_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_49, i19 %lshr_ln66_48

]]></Node>
<StgValue><ssdm name="or_ln66_48"/></StgValue>
</operation>

<operation id="1236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1848 %lshr_ln66_49 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_48, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_49"/></StgValue>
</operation>

<operation id="1237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1849 %trunc_ln66_50 = trunc i32 %a_48

]]></Node>
<StgValue><ssdm name="trunc_ln66_50"/></StgValue>
</operation>

<operation id="1238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1850 %or_ln66_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_50, i10 %lshr_ln66_49

]]></Node>
<StgValue><ssdm name="or_ln66_49"/></StgValue>
</operation>

<operation id="1239" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1851 %xor_ln66_64 = xor i32 %or_ln66_47, i32 %or_ln66_48

]]></Node>
<StgValue><ssdm name="xor_ln66_64"/></StgValue>
</operation>

<operation id="1240" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1852 %xor_ln66_65 = xor i32 %xor_ln66_64, i32 %or_ln66_49

]]></Node>
<StgValue><ssdm name="xor_ln66_65"/></StgValue>
</operation>

<operation id="1241" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1853 %and_ln66_33 = and i32 %a_48, i32 %a_47

]]></Node>
<StgValue><ssdm name="and_ln66_33"/></StgValue>
</operation>

<operation id="1242" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1854 %and_ln66_34 = and i32 %a_48, i32 %a_46

]]></Node>
<StgValue><ssdm name="and_ln66_34"/></StgValue>
</operation>

<operation id="1243" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1855 %xor_ln66_66 = xor i32 %and_ln66_31, i32 %and_ln66_34

]]></Node>
<StgValue><ssdm name="xor_ln66_66"/></StgValue>
</operation>

<operation id="1244" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1856 %xor_ln66_67 = xor i32 %xor_ln66_66, i32 %and_ln66_33

]]></Node>
<StgValue><ssdm name="xor_ln66_67"/></StgValue>
</operation>

<operation id="1245" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1857 %e_49 = add i32 %t1_16, i32 %a_45

]]></Node>
<StgValue><ssdm name="e_49"/></StgValue>
</operation>

<operation id="1246" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1858 %add_ln74_32 = add i32 %xor_ln66_67, i32 %t1_16

]]></Node>
<StgValue><ssdm name="add_ln74_32"/></StgValue>
</operation>

<operation id="1247" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1859 %a_49 = add i32 %add_ln74_32, i32 %xor_ln66_65

]]></Node>
<StgValue><ssdm name="a_49"/></StgValue>
</operation>

<operation id="1248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1860 %lshr_ln65_50 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_49, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_50"/></StgValue>
</operation>

<operation id="1249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1861 %trunc_ln65_51 = trunc i32 %e_49

]]></Node>
<StgValue><ssdm name="trunc_ln65_51"/></StgValue>
</operation>

<operation id="1250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1862 %or_ln65_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_51, i26 %lshr_ln65_50

]]></Node>
<StgValue><ssdm name="or_ln65_50"/></StgValue>
</operation>

<operation id="1251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1863 %lshr_ln65_51 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_49, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_51"/></StgValue>
</operation>

<operation id="1252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1864 %trunc_ln65_52 = trunc i32 %e_49

]]></Node>
<StgValue><ssdm name="trunc_ln65_52"/></StgValue>
</operation>

<operation id="1253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1865 %or_ln65_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_52, i21 %lshr_ln65_51

]]></Node>
<StgValue><ssdm name="or_ln65_51"/></StgValue>
</operation>

<operation id="1254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1866 %lshr_ln65_52 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_49, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_52"/></StgValue>
</operation>

<operation id="1255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1867 %trunc_ln65_53 = trunc i32 %e_49

]]></Node>
<StgValue><ssdm name="trunc_ln65_53"/></StgValue>
</operation>

<operation id="1256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1868 %or_ln65_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_53, i7 %lshr_ln65_52

]]></Node>
<StgValue><ssdm name="or_ln65_52"/></StgValue>
</operation>

<operation id="1257" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1869 %xor_ln65_68 = xor i32 %or_ln65_50, i32 %or_ln65_51

]]></Node>
<StgValue><ssdm name="xor_ln65_68"/></StgValue>
</operation>

<operation id="1258" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1870 %xor_ln65_69 = xor i32 %xor_ln65_68, i32 %or_ln65_52

]]></Node>
<StgValue><ssdm name="xor_ln65_69"/></StgValue>
</operation>

<operation id="1259" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1871 %and_ln65_34 = and i32 %e_49, i32 %e_48

]]></Node>
<StgValue><ssdm name="and_ln65_34"/></StgValue>
</operation>

<operation id="1260" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1872 %xor_ln65_70 = xor i32 %e_49, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_70"/></StgValue>
</operation>

<operation id="1261" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1873 %and_ln65_35 = and i32 %e_47, i32 %xor_ln65_70

]]></Node>
<StgValue><ssdm name="and_ln65_35"/></StgValue>
</operation>

<operation id="1262" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1874 %xor_ln65_71 = xor i32 %and_ln65_34, i32 %and_ln65_35

]]></Node>
<StgValue><ssdm name="xor_ln65_71"/></StgValue>
</operation>

<operation id="1263" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1875 %add_ln65_68 = add i32 %xor_ln65_71, i32 %e_46

]]></Node>
<StgValue><ssdm name="add_ln65_68"/></StgValue>
</operation>

<operation id="1264" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1876 %add_ln65_69 = add i32 %xor_ln65_69, i32 4022224774

]]></Node>
<StgValue><ssdm name="add_ln65_69"/></StgValue>
</operation>

<operation id="1265" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1877 %add_ln65_70 = add i32 %add_ln65_69, i32 %m_17

]]></Node>
<StgValue><ssdm name="add_ln65_70"/></StgValue>
</operation>

<operation id="1266" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1878 %t1_17 = add i32 %add_ln65_70, i32 %add_ln65_68

]]></Node>
<StgValue><ssdm name="t1_17"/></StgValue>
</operation>

<operation id="1267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1879 %lshr_ln66_50 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_49, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_50"/></StgValue>
</operation>

<operation id="1268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1880 %trunc_ln66_51 = trunc i32 %a_49

]]></Node>
<StgValue><ssdm name="trunc_ln66_51"/></StgValue>
</operation>

<operation id="1269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1881 %or_ln66_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_51, i30 %lshr_ln66_50

]]></Node>
<StgValue><ssdm name="or_ln66_50"/></StgValue>
</operation>

<operation id="1270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1882 %lshr_ln66_51 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_49, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_51"/></StgValue>
</operation>

<operation id="1271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1883 %trunc_ln66_52 = trunc i32 %a_49

]]></Node>
<StgValue><ssdm name="trunc_ln66_52"/></StgValue>
</operation>

<operation id="1272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1884 %or_ln66_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_52, i19 %lshr_ln66_51

]]></Node>
<StgValue><ssdm name="or_ln66_51"/></StgValue>
</operation>

<operation id="1273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1885 %lshr_ln66_52 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_49, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_52"/></StgValue>
</operation>

<operation id="1274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1886 %trunc_ln66_53 = trunc i32 %a_49

]]></Node>
<StgValue><ssdm name="trunc_ln66_53"/></StgValue>
</operation>

<operation id="1275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1887 %or_ln66_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_53, i10 %lshr_ln66_52

]]></Node>
<StgValue><ssdm name="or_ln66_52"/></StgValue>
</operation>

<operation id="1276" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1888 %xor_ln66_68 = xor i32 %or_ln66_50, i32 %or_ln66_51

]]></Node>
<StgValue><ssdm name="xor_ln66_68"/></StgValue>
</operation>

<operation id="1277" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1889 %xor_ln66_69 = xor i32 %xor_ln66_68, i32 %or_ln66_52

]]></Node>
<StgValue><ssdm name="xor_ln66_69"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1278" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1890 %and_ln66_35 = and i32 %a_49, i32 %a_48

]]></Node>
<StgValue><ssdm name="and_ln66_35"/></StgValue>
</operation>

<operation id="1279" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1891 %and_ln66_36 = and i32 %a_49, i32 %a_47

]]></Node>
<StgValue><ssdm name="and_ln66_36"/></StgValue>
</operation>

<operation id="1280" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1892 %xor_ln66_70 = xor i32 %and_ln66_33, i32 %and_ln66_36

]]></Node>
<StgValue><ssdm name="xor_ln66_70"/></StgValue>
</operation>

<operation id="1281" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1893 %xor_ln66_71 = xor i32 %xor_ln66_70, i32 %and_ln66_35

]]></Node>
<StgValue><ssdm name="xor_ln66_71"/></StgValue>
</operation>

<operation id="1282" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1894 %e_50 = add i32 %t1_17, i32 %a_46

]]></Node>
<StgValue><ssdm name="e_50"/></StgValue>
</operation>

<operation id="1283" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1895 %add_ln74_34 = add i32 %xor_ln66_71, i32 %t1_17

]]></Node>
<StgValue><ssdm name="add_ln74_34"/></StgValue>
</operation>

<operation id="1284" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1896 %a_50 = add i32 %add_ln74_34, i32 %xor_ln66_69

]]></Node>
<StgValue><ssdm name="a_50"/></StgValue>
</operation>

<operation id="1285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1897 %lshr_ln65_53 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_50, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_53"/></StgValue>
</operation>

<operation id="1286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1898 %trunc_ln65_54 = trunc i32 %e_50

]]></Node>
<StgValue><ssdm name="trunc_ln65_54"/></StgValue>
</operation>

<operation id="1287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1899 %or_ln65_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_54, i26 %lshr_ln65_53

]]></Node>
<StgValue><ssdm name="or_ln65_53"/></StgValue>
</operation>

<operation id="1288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1900 %lshr_ln65_54 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_50, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_54"/></StgValue>
</operation>

<operation id="1289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1901 %trunc_ln65_55 = trunc i32 %e_50

]]></Node>
<StgValue><ssdm name="trunc_ln65_55"/></StgValue>
</operation>

<operation id="1290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1902 %or_ln65_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_55, i21 %lshr_ln65_54

]]></Node>
<StgValue><ssdm name="or_ln65_54"/></StgValue>
</operation>

<operation id="1291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1903 %lshr_ln65_55 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_50, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_55"/></StgValue>
</operation>

<operation id="1292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1904 %trunc_ln65_56 = trunc i32 %e_50

]]></Node>
<StgValue><ssdm name="trunc_ln65_56"/></StgValue>
</operation>

<operation id="1293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1905 %or_ln65_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_56, i7 %lshr_ln65_55

]]></Node>
<StgValue><ssdm name="or_ln65_55"/></StgValue>
</operation>

<operation id="1294" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1906 %xor_ln65_72 = xor i32 %or_ln65_53, i32 %or_ln65_54

]]></Node>
<StgValue><ssdm name="xor_ln65_72"/></StgValue>
</operation>

<operation id="1295" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1907 %xor_ln65_73 = xor i32 %xor_ln65_72, i32 %or_ln65_55

]]></Node>
<StgValue><ssdm name="xor_ln65_73"/></StgValue>
</operation>

<operation id="1296" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1908 %and_ln65_36 = and i32 %e_50, i32 %e_49

]]></Node>
<StgValue><ssdm name="and_ln65_36"/></StgValue>
</operation>

<operation id="1297" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1909 %xor_ln65_74 = xor i32 %e_50, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_74"/></StgValue>
</operation>

<operation id="1298" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1910 %and_ln65_37 = and i32 %e_48, i32 %xor_ln65_74

]]></Node>
<StgValue><ssdm name="and_ln65_37"/></StgValue>
</operation>

<operation id="1299" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1911 %xor_ln65_75 = xor i32 %and_ln65_36, i32 %and_ln65_37

]]></Node>
<StgValue><ssdm name="xor_ln65_75"/></StgValue>
</operation>

<operation id="1300" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1912 %add_ln65_72 = add i32 %xor_ln65_75, i32 %e_47

]]></Node>
<StgValue><ssdm name="add_ln65_72"/></StgValue>
</operation>

<operation id="1301" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1913 %add_ln65_73 = add i32 %xor_ln65_73, i32 264347078

]]></Node>
<StgValue><ssdm name="add_ln65_73"/></StgValue>
</operation>

<operation id="1302" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1914 %add_ln65_74 = add i32 %add_ln65_73, i32 %m_18

]]></Node>
<StgValue><ssdm name="add_ln65_74"/></StgValue>
</operation>

<operation id="1303" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1915 %t1_18 = add i32 %add_ln65_74, i32 %add_ln65_72

]]></Node>
<StgValue><ssdm name="t1_18"/></StgValue>
</operation>

<operation id="1304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1916 %lshr_ln66_53 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_50, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_53"/></StgValue>
</operation>

<operation id="1305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1917 %trunc_ln66_54 = trunc i32 %a_50

]]></Node>
<StgValue><ssdm name="trunc_ln66_54"/></StgValue>
</operation>

<operation id="1306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1918 %or_ln66_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_54, i30 %lshr_ln66_53

]]></Node>
<StgValue><ssdm name="or_ln66_53"/></StgValue>
</operation>

<operation id="1307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1919 %lshr_ln66_54 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_50, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_54"/></StgValue>
</operation>

<operation id="1308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1920 %trunc_ln66_55 = trunc i32 %a_50

]]></Node>
<StgValue><ssdm name="trunc_ln66_55"/></StgValue>
</operation>

<operation id="1309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1921 %or_ln66_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_55, i19 %lshr_ln66_54

]]></Node>
<StgValue><ssdm name="or_ln66_54"/></StgValue>
</operation>

<operation id="1310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1922 %lshr_ln66_55 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_50, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_55"/></StgValue>
</operation>

<operation id="1311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1923 %trunc_ln66_56 = trunc i32 %a_50

]]></Node>
<StgValue><ssdm name="trunc_ln66_56"/></StgValue>
</operation>

<operation id="1312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1924 %or_ln66_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_56, i10 %lshr_ln66_55

]]></Node>
<StgValue><ssdm name="or_ln66_55"/></StgValue>
</operation>

<operation id="1313" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1925 %xor_ln66_72 = xor i32 %or_ln66_53, i32 %or_ln66_54

]]></Node>
<StgValue><ssdm name="xor_ln66_72"/></StgValue>
</operation>

<operation id="1314" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1926 %xor_ln66_73 = xor i32 %xor_ln66_72, i32 %or_ln66_55

]]></Node>
<StgValue><ssdm name="xor_ln66_73"/></StgValue>
</operation>

<operation id="1315" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1927 %and_ln66_37 = and i32 %a_50, i32 %a_49

]]></Node>
<StgValue><ssdm name="and_ln66_37"/></StgValue>
</operation>

<operation id="1316" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1928 %and_ln66_38 = and i32 %a_50, i32 %a_48

]]></Node>
<StgValue><ssdm name="and_ln66_38"/></StgValue>
</operation>

<operation id="1317" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1929 %xor_ln66_74 = xor i32 %and_ln66_35, i32 %and_ln66_38

]]></Node>
<StgValue><ssdm name="xor_ln66_74"/></StgValue>
</operation>

<operation id="1318" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1930 %xor_ln66_75 = xor i32 %xor_ln66_74, i32 %and_ln66_37

]]></Node>
<StgValue><ssdm name="xor_ln66_75"/></StgValue>
</operation>

<operation id="1319" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1931 %e_51 = add i32 %t1_18, i32 %a_47

]]></Node>
<StgValue><ssdm name="e_51"/></StgValue>
</operation>

<operation id="1320" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1932 %add_ln74_36 = add i32 %xor_ln66_75, i32 %t1_18

]]></Node>
<StgValue><ssdm name="add_ln74_36"/></StgValue>
</operation>

<operation id="1321" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1933 %a_51 = add i32 %add_ln74_36, i32 %xor_ln66_73

]]></Node>
<StgValue><ssdm name="a_51"/></StgValue>
</operation>

<operation id="1322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1934 %lshr_ln65_56 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_51, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_56"/></StgValue>
</operation>

<operation id="1323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1935 %trunc_ln65_57 = trunc i32 %e_51

]]></Node>
<StgValue><ssdm name="trunc_ln65_57"/></StgValue>
</operation>

<operation id="1324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1936 %or_ln65_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_57, i26 %lshr_ln65_56

]]></Node>
<StgValue><ssdm name="or_ln65_56"/></StgValue>
</operation>

<operation id="1325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1937 %lshr_ln65_57 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_51, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_57"/></StgValue>
</operation>

<operation id="1326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1938 %trunc_ln65_58 = trunc i32 %e_51

]]></Node>
<StgValue><ssdm name="trunc_ln65_58"/></StgValue>
</operation>

<operation id="1327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1939 %or_ln65_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_58, i21 %lshr_ln65_57

]]></Node>
<StgValue><ssdm name="or_ln65_57"/></StgValue>
</operation>

<operation id="1328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1940 %lshr_ln65_58 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_51, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_58"/></StgValue>
</operation>

<operation id="1329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1941 %trunc_ln65_59 = trunc i32 %e_51

]]></Node>
<StgValue><ssdm name="trunc_ln65_59"/></StgValue>
</operation>

<operation id="1330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1942 %or_ln65_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_59, i7 %lshr_ln65_58

]]></Node>
<StgValue><ssdm name="or_ln65_58"/></StgValue>
</operation>

<operation id="1331" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1943 %xor_ln65_76 = xor i32 %or_ln65_56, i32 %or_ln65_57

]]></Node>
<StgValue><ssdm name="xor_ln65_76"/></StgValue>
</operation>

<operation id="1332" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1944 %xor_ln65_77 = xor i32 %xor_ln65_76, i32 %or_ln65_58

]]></Node>
<StgValue><ssdm name="xor_ln65_77"/></StgValue>
</operation>

<operation id="1333" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1945 %and_ln65_38 = and i32 %e_51, i32 %e_50

]]></Node>
<StgValue><ssdm name="and_ln65_38"/></StgValue>
</operation>

<operation id="1334" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1946 %xor_ln65_78 = xor i32 %e_51, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_78"/></StgValue>
</operation>

<operation id="1335" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1947 %and_ln65_39 = and i32 %e_49, i32 %xor_ln65_78

]]></Node>
<StgValue><ssdm name="and_ln65_39"/></StgValue>
</operation>

<operation id="1336" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1948 %xor_ln65_79 = xor i32 %and_ln65_38, i32 %and_ln65_39

]]></Node>
<StgValue><ssdm name="xor_ln65_79"/></StgValue>
</operation>

<operation id="1337" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1949 %add_ln65_76 = add i32 %xor_ln65_79, i32 %e_48

]]></Node>
<StgValue><ssdm name="add_ln65_76"/></StgValue>
</operation>

<operation id="1338" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1950 %add_ln65_77 = add i32 %xor_ln65_77, i32 604807628

]]></Node>
<StgValue><ssdm name="add_ln65_77"/></StgValue>
</operation>

<operation id="1339" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1951 %add_ln65_78 = add i32 %add_ln65_77, i32 %m_19

]]></Node>
<StgValue><ssdm name="add_ln65_78"/></StgValue>
</operation>

<operation id="1340" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1952 %t1_19 = add i32 %add_ln65_78, i32 %add_ln65_76

]]></Node>
<StgValue><ssdm name="t1_19"/></StgValue>
</operation>

<operation id="1341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1953 %lshr_ln66_56 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_51, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_56"/></StgValue>
</operation>

<operation id="1342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1954 %trunc_ln66_57 = trunc i32 %a_51

]]></Node>
<StgValue><ssdm name="trunc_ln66_57"/></StgValue>
</operation>

<operation id="1343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1955 %or_ln66_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_57, i30 %lshr_ln66_56

]]></Node>
<StgValue><ssdm name="or_ln66_56"/></StgValue>
</operation>

<operation id="1344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1956 %lshr_ln66_57 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_51, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_57"/></StgValue>
</operation>

<operation id="1345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1957 %trunc_ln66_58 = trunc i32 %a_51

]]></Node>
<StgValue><ssdm name="trunc_ln66_58"/></StgValue>
</operation>

<operation id="1346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1958 %or_ln66_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_58, i19 %lshr_ln66_57

]]></Node>
<StgValue><ssdm name="or_ln66_57"/></StgValue>
</operation>

<operation id="1347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1959 %lshr_ln66_58 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_51, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_58"/></StgValue>
</operation>

<operation id="1348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1960 %trunc_ln66_59 = trunc i32 %a_51

]]></Node>
<StgValue><ssdm name="trunc_ln66_59"/></StgValue>
</operation>

<operation id="1349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1961 %or_ln66_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_59, i10 %lshr_ln66_58

]]></Node>
<StgValue><ssdm name="or_ln66_58"/></StgValue>
</operation>

<operation id="1350" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1962 %xor_ln66_76 = xor i32 %or_ln66_56, i32 %or_ln66_57

]]></Node>
<StgValue><ssdm name="xor_ln66_76"/></StgValue>
</operation>

<operation id="1351" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1963 %xor_ln66_77 = xor i32 %xor_ln66_76, i32 %or_ln66_58

]]></Node>
<StgValue><ssdm name="xor_ln66_77"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1352" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1964 %and_ln66_39 = and i32 %a_51, i32 %a_50

]]></Node>
<StgValue><ssdm name="and_ln66_39"/></StgValue>
</operation>

<operation id="1353" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1965 %and_ln66_40 = and i32 %a_51, i32 %a_49

]]></Node>
<StgValue><ssdm name="and_ln66_40"/></StgValue>
</operation>

<operation id="1354" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1966 %xor_ln66_78 = xor i32 %and_ln66_37, i32 %and_ln66_40

]]></Node>
<StgValue><ssdm name="xor_ln66_78"/></StgValue>
</operation>

<operation id="1355" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1967 %xor_ln66_79 = xor i32 %xor_ln66_78, i32 %and_ln66_39

]]></Node>
<StgValue><ssdm name="xor_ln66_79"/></StgValue>
</operation>

<operation id="1356" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1968 %e_52 = add i32 %t1_19, i32 %a_48

]]></Node>
<StgValue><ssdm name="e_52"/></StgValue>
</operation>

<operation id="1357" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1969 %add_ln74_38 = add i32 %xor_ln66_79, i32 %t1_19

]]></Node>
<StgValue><ssdm name="add_ln74_38"/></StgValue>
</operation>

<operation id="1358" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1970 %a_52 = add i32 %add_ln74_38, i32 %xor_ln66_77

]]></Node>
<StgValue><ssdm name="a_52"/></StgValue>
</operation>

<operation id="1359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1971 %lshr_ln65_59 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_52, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_59"/></StgValue>
</operation>

<operation id="1360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:1972 %trunc_ln65_60 = trunc i32 %e_52

]]></Node>
<StgValue><ssdm name="trunc_ln65_60"/></StgValue>
</operation>

<operation id="1361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:1973 %or_ln65_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_60, i26 %lshr_ln65_59

]]></Node>
<StgValue><ssdm name="or_ln65_59"/></StgValue>
</operation>

<operation id="1362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1974 %lshr_ln65_60 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_52, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_60"/></StgValue>
</operation>

<operation id="1363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:1975 %trunc_ln65_61 = trunc i32 %e_52

]]></Node>
<StgValue><ssdm name="trunc_ln65_61"/></StgValue>
</operation>

<operation id="1364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:1976 %or_ln65_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_61, i21 %lshr_ln65_60

]]></Node>
<StgValue><ssdm name="or_ln65_60"/></StgValue>
</operation>

<operation id="1365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1977 %lshr_ln65_61 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_52, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_61"/></StgValue>
</operation>

<operation id="1366" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:1978 %trunc_ln65_62 = trunc i32 %e_52

]]></Node>
<StgValue><ssdm name="trunc_ln65_62"/></StgValue>
</operation>

<operation id="1367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:1979 %or_ln65_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_62, i7 %lshr_ln65_61

]]></Node>
<StgValue><ssdm name="or_ln65_61"/></StgValue>
</operation>

<operation id="1368" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1980 %xor_ln65_80 = xor i32 %or_ln65_59, i32 %or_ln65_60

]]></Node>
<StgValue><ssdm name="xor_ln65_80"/></StgValue>
</operation>

<operation id="1369" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1981 %xor_ln65_81 = xor i32 %xor_ln65_80, i32 %or_ln65_61

]]></Node>
<StgValue><ssdm name="xor_ln65_81"/></StgValue>
</operation>

<operation id="1370" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1982 %and_ln65_40 = and i32 %e_52, i32 %e_51

]]></Node>
<StgValue><ssdm name="and_ln65_40"/></StgValue>
</operation>

<operation id="1371" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1983 %xor_ln65_82 = xor i32 %e_52, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_82"/></StgValue>
</operation>

<operation id="1372" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1984 %and_ln65_41 = and i32 %e_50, i32 %xor_ln65_82

]]></Node>
<StgValue><ssdm name="and_ln65_41"/></StgValue>
</operation>

<operation id="1373" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1985 %xor_ln65_83 = xor i32 %and_ln65_40, i32 %and_ln65_41

]]></Node>
<StgValue><ssdm name="xor_ln65_83"/></StgValue>
</operation>

<operation id="1374" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1986 %add_ln65_80 = add i32 %xor_ln65_83, i32 %e_49

]]></Node>
<StgValue><ssdm name="add_ln65_80"/></StgValue>
</operation>

<operation id="1375" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1987 %add_ln65_81 = add i32 %xor_ln65_81, i32 770255983

]]></Node>
<StgValue><ssdm name="add_ln65_81"/></StgValue>
</operation>

<operation id="1376" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1988 %add_ln65_82 = add i32 %add_ln65_81, i32 %m_20

]]></Node>
<StgValue><ssdm name="add_ln65_82"/></StgValue>
</operation>

<operation id="1377" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1989 %t1_20 = add i32 %add_ln65_82, i32 %add_ln65_80

]]></Node>
<StgValue><ssdm name="t1_20"/></StgValue>
</operation>

<operation id="1378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1990 %lshr_ln66_59 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_52, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_59"/></StgValue>
</operation>

<operation id="1379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:1991 %trunc_ln66_60 = trunc i32 %a_52

]]></Node>
<StgValue><ssdm name="trunc_ln66_60"/></StgValue>
</operation>

<operation id="1380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:1992 %or_ln66_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_60, i30 %lshr_ln66_59

]]></Node>
<StgValue><ssdm name="or_ln66_59"/></StgValue>
</operation>

<operation id="1381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1993 %lshr_ln66_60 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_52, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_60"/></StgValue>
</operation>

<operation id="1382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:1994 %trunc_ln66_61 = trunc i32 %a_52

]]></Node>
<StgValue><ssdm name="trunc_ln66_61"/></StgValue>
</operation>

<operation id="1383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:1995 %or_ln66_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_61, i19 %lshr_ln66_60

]]></Node>
<StgValue><ssdm name="or_ln66_60"/></StgValue>
</operation>

<operation id="1384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1996 %lshr_ln66_61 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_52, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_61"/></StgValue>
</operation>

<operation id="1385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:1997 %trunc_ln66_62 = trunc i32 %a_52

]]></Node>
<StgValue><ssdm name="trunc_ln66_62"/></StgValue>
</operation>

<operation id="1386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:1998 %or_ln66_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_62, i10 %lshr_ln66_61

]]></Node>
<StgValue><ssdm name="or_ln66_61"/></StgValue>
</operation>

<operation id="1387" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1999 %xor_ln66_80 = xor i32 %or_ln66_59, i32 %or_ln66_60

]]></Node>
<StgValue><ssdm name="xor_ln66_80"/></StgValue>
</operation>

<operation id="1388" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2000 %xor_ln66_81 = xor i32 %xor_ln66_80, i32 %or_ln66_61

]]></Node>
<StgValue><ssdm name="xor_ln66_81"/></StgValue>
</operation>

<operation id="1389" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2005 %e_53 = add i32 %t1_20, i32 %a_49

]]></Node>
<StgValue><ssdm name="e_53"/></StgValue>
</operation>

<operation id="1390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2008 %lshr_ln65_62 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_53, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_62"/></StgValue>
</operation>

<operation id="1391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2009 %trunc_ln65_63 = trunc i32 %e_53

]]></Node>
<StgValue><ssdm name="trunc_ln65_63"/></StgValue>
</operation>

<operation id="1392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2010 %or_ln65_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_63, i26 %lshr_ln65_62

]]></Node>
<StgValue><ssdm name="or_ln65_62"/></StgValue>
</operation>

<operation id="1393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2011 %lshr_ln65_63 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_53, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_63"/></StgValue>
</operation>

<operation id="1394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2012 %trunc_ln65_64 = trunc i32 %e_53

]]></Node>
<StgValue><ssdm name="trunc_ln65_64"/></StgValue>
</operation>

<operation id="1395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2013 %or_ln65_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_64, i21 %lshr_ln65_63

]]></Node>
<StgValue><ssdm name="or_ln65_63"/></StgValue>
</operation>

<operation id="1396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2014 %lshr_ln65_64 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_53, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_64"/></StgValue>
</operation>

<operation id="1397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2015 %trunc_ln65_65 = trunc i32 %e_53

]]></Node>
<StgValue><ssdm name="trunc_ln65_65"/></StgValue>
</operation>

<operation id="1398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2016 %or_ln65_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_65, i7 %lshr_ln65_64

]]></Node>
<StgValue><ssdm name="or_ln65_64"/></StgValue>
</operation>

<operation id="1399" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2017 %xor_ln65_84 = xor i32 %or_ln65_62, i32 %or_ln65_63

]]></Node>
<StgValue><ssdm name="xor_ln65_84"/></StgValue>
</operation>

<operation id="1400" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2018 %xor_ln65_85 = xor i32 %xor_ln65_84, i32 %or_ln65_64

]]></Node>
<StgValue><ssdm name="xor_ln65_85"/></StgValue>
</operation>

<operation id="1401" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2019 %and_ln65_42 = and i32 %e_53, i32 %e_52

]]></Node>
<StgValue><ssdm name="and_ln65_42"/></StgValue>
</operation>

<operation id="1402" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2020 %xor_ln65_86 = xor i32 %e_53, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_86"/></StgValue>
</operation>

<operation id="1403" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2021 %and_ln65_43 = and i32 %e_51, i32 %xor_ln65_86

]]></Node>
<StgValue><ssdm name="and_ln65_43"/></StgValue>
</operation>

<operation id="1404" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2022 %xor_ln65_87 = xor i32 %and_ln65_42, i32 %and_ln65_43

]]></Node>
<StgValue><ssdm name="xor_ln65_87"/></StgValue>
</operation>

<operation id="1405" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2023 %add_ln65_84 = add i32 %xor_ln65_87, i32 %e_50

]]></Node>
<StgValue><ssdm name="add_ln65_84"/></StgValue>
</operation>

<operation id="1406" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2024 %add_ln65_85 = add i32 %xor_ln65_85, i32 1249150122

]]></Node>
<StgValue><ssdm name="add_ln65_85"/></StgValue>
</operation>

<operation id="1407" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2025 %add_ln65_86 = add i32 %add_ln65_85, i32 %m_21

]]></Node>
<StgValue><ssdm name="add_ln65_86"/></StgValue>
</operation>

<operation id="1408" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2026 %t1_21 = add i32 %add_ln65_86, i32 %add_ln65_84

]]></Node>
<StgValue><ssdm name="t1_21"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1409" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2001 %and_ln66_41 = and i32 %a_52, i32 %a_51

]]></Node>
<StgValue><ssdm name="and_ln66_41"/></StgValue>
</operation>

<operation id="1410" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2002 %and_ln66_42 = and i32 %a_52, i32 %a_50

]]></Node>
<StgValue><ssdm name="and_ln66_42"/></StgValue>
</operation>

<operation id="1411" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2003 %xor_ln66_82 = xor i32 %and_ln66_39, i32 %and_ln66_42

]]></Node>
<StgValue><ssdm name="xor_ln66_82"/></StgValue>
</operation>

<operation id="1412" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2004 %xor_ln66_83 = xor i32 %xor_ln66_82, i32 %and_ln66_41

]]></Node>
<StgValue><ssdm name="xor_ln66_83"/></StgValue>
</operation>

<operation id="1413" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2006 %add_ln74_40 = add i32 %xor_ln66_83, i32 %t1_20

]]></Node>
<StgValue><ssdm name="add_ln74_40"/></StgValue>
</operation>

<operation id="1414" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2007 %a_53 = add i32 %add_ln74_40, i32 %xor_ln66_81

]]></Node>
<StgValue><ssdm name="a_53"/></StgValue>
</operation>

<operation id="1415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2027 %lshr_ln66_62 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_53, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_62"/></StgValue>
</operation>

<operation id="1416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2028 %trunc_ln66_63 = trunc i32 %a_53

]]></Node>
<StgValue><ssdm name="trunc_ln66_63"/></StgValue>
</operation>

<operation id="1417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2029 %or_ln66_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_63, i30 %lshr_ln66_62

]]></Node>
<StgValue><ssdm name="or_ln66_62"/></StgValue>
</operation>

<operation id="1418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2030 %lshr_ln66_63 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_53, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_63"/></StgValue>
</operation>

<operation id="1419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2031 %trunc_ln66_64 = trunc i32 %a_53

]]></Node>
<StgValue><ssdm name="trunc_ln66_64"/></StgValue>
</operation>

<operation id="1420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2032 %or_ln66_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_64, i19 %lshr_ln66_63

]]></Node>
<StgValue><ssdm name="or_ln66_63"/></StgValue>
</operation>

<operation id="1421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2033 %lshr_ln66_64 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_53, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_64"/></StgValue>
</operation>

<operation id="1422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2034 %trunc_ln66_65 = trunc i32 %a_53

]]></Node>
<StgValue><ssdm name="trunc_ln66_65"/></StgValue>
</operation>

<operation id="1423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2035 %or_ln66_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_65, i10 %lshr_ln66_64

]]></Node>
<StgValue><ssdm name="or_ln66_64"/></StgValue>
</operation>

<operation id="1424" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2036 %xor_ln66_84 = xor i32 %or_ln66_62, i32 %or_ln66_63

]]></Node>
<StgValue><ssdm name="xor_ln66_84"/></StgValue>
</operation>

<operation id="1425" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2037 %xor_ln66_85 = xor i32 %xor_ln66_84, i32 %or_ln66_64

]]></Node>
<StgValue><ssdm name="xor_ln66_85"/></StgValue>
</operation>

<operation id="1426" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2038 %and_ln66_43 = and i32 %a_53, i32 %a_52

]]></Node>
<StgValue><ssdm name="and_ln66_43"/></StgValue>
</operation>

<operation id="1427" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2039 %and_ln66_44 = and i32 %a_53, i32 %a_51

]]></Node>
<StgValue><ssdm name="and_ln66_44"/></StgValue>
</operation>

<operation id="1428" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2040 %xor_ln66_86 = xor i32 %and_ln66_41, i32 %and_ln66_44

]]></Node>
<StgValue><ssdm name="xor_ln66_86"/></StgValue>
</operation>

<operation id="1429" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2041 %xor_ln66_87 = xor i32 %xor_ln66_86, i32 %and_ln66_43

]]></Node>
<StgValue><ssdm name="xor_ln66_87"/></StgValue>
</operation>

<operation id="1430" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2042 %e_54 = add i32 %t1_21, i32 %a_50

]]></Node>
<StgValue><ssdm name="e_54"/></StgValue>
</operation>

<operation id="1431" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2043 %add_ln74_42 = add i32 %xor_ln66_87, i32 %t1_21

]]></Node>
<StgValue><ssdm name="add_ln74_42"/></StgValue>
</operation>

<operation id="1432" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2044 %a_54 = add i32 %add_ln74_42, i32 %xor_ln66_85

]]></Node>
<StgValue><ssdm name="a_54"/></StgValue>
</operation>

<operation id="1433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2045 %lshr_ln65_65 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_54, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_65"/></StgValue>
</operation>

<operation id="1434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2046 %trunc_ln65_66 = trunc i32 %e_54

]]></Node>
<StgValue><ssdm name="trunc_ln65_66"/></StgValue>
</operation>

<operation id="1435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2047 %or_ln65_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_66, i26 %lshr_ln65_65

]]></Node>
<StgValue><ssdm name="or_ln65_65"/></StgValue>
</operation>

<operation id="1436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2048 %lshr_ln65_66 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_54, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_66"/></StgValue>
</operation>

<operation id="1437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2049 %trunc_ln65_67 = trunc i32 %e_54

]]></Node>
<StgValue><ssdm name="trunc_ln65_67"/></StgValue>
</operation>

<operation id="1438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2050 %or_ln65_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_67, i21 %lshr_ln65_66

]]></Node>
<StgValue><ssdm name="or_ln65_66"/></StgValue>
</operation>

<operation id="1439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2051 %lshr_ln65_67 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_54, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_67"/></StgValue>
</operation>

<operation id="1440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2052 %trunc_ln65_68 = trunc i32 %e_54

]]></Node>
<StgValue><ssdm name="trunc_ln65_68"/></StgValue>
</operation>

<operation id="1441" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2053 %or_ln65_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_68, i7 %lshr_ln65_67

]]></Node>
<StgValue><ssdm name="or_ln65_67"/></StgValue>
</operation>

<operation id="1442" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2054 %xor_ln65_88 = xor i32 %or_ln65_65, i32 %or_ln65_66

]]></Node>
<StgValue><ssdm name="xor_ln65_88"/></StgValue>
</operation>

<operation id="1443" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2055 %xor_ln65_89 = xor i32 %xor_ln65_88, i32 %or_ln65_67

]]></Node>
<StgValue><ssdm name="xor_ln65_89"/></StgValue>
</operation>

<operation id="1444" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2056 %and_ln65_44 = and i32 %e_54, i32 %e_53

]]></Node>
<StgValue><ssdm name="and_ln65_44"/></StgValue>
</operation>

<operation id="1445" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2057 %xor_ln65_90 = xor i32 %e_54, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_90"/></StgValue>
</operation>

<operation id="1446" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2058 %and_ln65_45 = and i32 %e_52, i32 %xor_ln65_90

]]></Node>
<StgValue><ssdm name="and_ln65_45"/></StgValue>
</operation>

<operation id="1447" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2059 %xor_ln65_91 = xor i32 %and_ln65_44, i32 %and_ln65_45

]]></Node>
<StgValue><ssdm name="xor_ln65_91"/></StgValue>
</operation>

<operation id="1448" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2060 %add_ln65_88 = add i32 %xor_ln65_91, i32 %e_51

]]></Node>
<StgValue><ssdm name="add_ln65_88"/></StgValue>
</operation>

<operation id="1449" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2061 %add_ln65_89 = add i32 %xor_ln65_89, i32 1555081692

]]></Node>
<StgValue><ssdm name="add_ln65_89"/></StgValue>
</operation>

<operation id="1450" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2062 %add_ln65_90 = add i32 %add_ln65_89, i32 %m_22

]]></Node>
<StgValue><ssdm name="add_ln65_90"/></StgValue>
</operation>

<operation id="1451" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2063 %t1_22 = add i32 %add_ln65_90, i32 %add_ln65_88

]]></Node>
<StgValue><ssdm name="t1_22"/></StgValue>
</operation>

<operation id="1452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2064 %lshr_ln66_65 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_54, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_65"/></StgValue>
</operation>

<operation id="1453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2065 %trunc_ln66_66 = trunc i32 %a_54

]]></Node>
<StgValue><ssdm name="trunc_ln66_66"/></StgValue>
</operation>

<operation id="1454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2066 %or_ln66_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_66, i30 %lshr_ln66_65

]]></Node>
<StgValue><ssdm name="or_ln66_65"/></StgValue>
</operation>

<operation id="1455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2067 %lshr_ln66_66 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_54, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_66"/></StgValue>
</operation>

<operation id="1456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2068 %trunc_ln66_67 = trunc i32 %a_54

]]></Node>
<StgValue><ssdm name="trunc_ln66_67"/></StgValue>
</operation>

<operation id="1457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2069 %or_ln66_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_67, i19 %lshr_ln66_66

]]></Node>
<StgValue><ssdm name="or_ln66_66"/></StgValue>
</operation>

<operation id="1458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2070 %lshr_ln66_67 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_54, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_67"/></StgValue>
</operation>

<operation id="1459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2071 %trunc_ln66_68 = trunc i32 %a_54

]]></Node>
<StgValue><ssdm name="trunc_ln66_68"/></StgValue>
</operation>

<operation id="1460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2072 %or_ln66_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_68, i10 %lshr_ln66_67

]]></Node>
<StgValue><ssdm name="or_ln66_67"/></StgValue>
</operation>

<operation id="1461" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2073 %xor_ln66_88 = xor i32 %or_ln66_65, i32 %or_ln66_66

]]></Node>
<StgValue><ssdm name="xor_ln66_88"/></StgValue>
</operation>

<operation id="1462" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2074 %xor_ln66_89 = xor i32 %xor_ln66_88, i32 %or_ln66_67

]]></Node>
<StgValue><ssdm name="xor_ln66_89"/></StgValue>
</operation>

<operation id="1463" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2079 %e_55 = add i32 %t1_22, i32 %a_51

]]></Node>
<StgValue><ssdm name="e_55"/></StgValue>
</operation>

<operation id="1464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2082 %lshr_ln65_68 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_55, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_68"/></StgValue>
</operation>

<operation id="1465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2083 %trunc_ln65_69 = trunc i32 %e_55

]]></Node>
<StgValue><ssdm name="trunc_ln65_69"/></StgValue>
</operation>

<operation id="1466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2084 %or_ln65_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_69, i26 %lshr_ln65_68

]]></Node>
<StgValue><ssdm name="or_ln65_68"/></StgValue>
</operation>

<operation id="1467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2085 %lshr_ln65_69 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_55, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_69"/></StgValue>
</operation>

<operation id="1468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2086 %trunc_ln65_70 = trunc i32 %e_55

]]></Node>
<StgValue><ssdm name="trunc_ln65_70"/></StgValue>
</operation>

<operation id="1469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2087 %or_ln65_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_70, i21 %lshr_ln65_69

]]></Node>
<StgValue><ssdm name="or_ln65_69"/></StgValue>
</operation>

<operation id="1470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2088 %lshr_ln65_70 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_55, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_70"/></StgValue>
</operation>

<operation id="1471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2089 %trunc_ln65_71 = trunc i32 %e_55

]]></Node>
<StgValue><ssdm name="trunc_ln65_71"/></StgValue>
</operation>

<operation id="1472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2090 %or_ln65_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_71, i7 %lshr_ln65_70

]]></Node>
<StgValue><ssdm name="or_ln65_70"/></StgValue>
</operation>

<operation id="1473" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2091 %xor_ln65_92 = xor i32 %or_ln65_68, i32 %or_ln65_69

]]></Node>
<StgValue><ssdm name="xor_ln65_92"/></StgValue>
</operation>

<operation id="1474" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2092 %xor_ln65_93 = xor i32 %xor_ln65_92, i32 %or_ln65_70

]]></Node>
<StgValue><ssdm name="xor_ln65_93"/></StgValue>
</operation>

<operation id="1475" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2093 %and_ln65_46 = and i32 %e_55, i32 %e_54

]]></Node>
<StgValue><ssdm name="and_ln65_46"/></StgValue>
</operation>

<operation id="1476" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2094 %xor_ln65_94 = xor i32 %e_55, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_94"/></StgValue>
</operation>

<operation id="1477" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2095 %and_ln65_47 = and i32 %e_53, i32 %xor_ln65_94

]]></Node>
<StgValue><ssdm name="and_ln65_47"/></StgValue>
</operation>

<operation id="1478" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2096 %xor_ln65_95 = xor i32 %and_ln65_46, i32 %and_ln65_47

]]></Node>
<StgValue><ssdm name="xor_ln65_95"/></StgValue>
</operation>

<operation id="1479" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2097 %add_ln65_92 = add i32 %xor_ln65_95, i32 %e_52

]]></Node>
<StgValue><ssdm name="add_ln65_92"/></StgValue>
</operation>

<operation id="1480" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2098 %add_ln65_93 = add i32 %xor_ln65_93, i32 1996064986

]]></Node>
<StgValue><ssdm name="add_ln65_93"/></StgValue>
</operation>

<operation id="1481" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2099 %add_ln65_94 = add i32 %add_ln65_93, i32 %m_23

]]></Node>
<StgValue><ssdm name="add_ln65_94"/></StgValue>
</operation>

<operation id="1482" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2100 %t1_23 = add i32 %add_ln65_94, i32 %add_ln65_92

]]></Node>
<StgValue><ssdm name="t1_23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1483" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2075 %and_ln66_45 = and i32 %a_54, i32 %a_53

]]></Node>
<StgValue><ssdm name="and_ln66_45"/></StgValue>
</operation>

<operation id="1484" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2076 %and_ln66_46 = and i32 %a_54, i32 %a_52

]]></Node>
<StgValue><ssdm name="and_ln66_46"/></StgValue>
</operation>

<operation id="1485" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2077 %xor_ln66_90 = xor i32 %and_ln66_43, i32 %and_ln66_46

]]></Node>
<StgValue><ssdm name="xor_ln66_90"/></StgValue>
</operation>

<operation id="1486" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2078 %xor_ln66_91 = xor i32 %xor_ln66_90, i32 %and_ln66_45

]]></Node>
<StgValue><ssdm name="xor_ln66_91"/></StgValue>
</operation>

<operation id="1487" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2080 %add_ln74_44 = add i32 %xor_ln66_91, i32 %t1_22

]]></Node>
<StgValue><ssdm name="add_ln74_44"/></StgValue>
</operation>

<operation id="1488" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2081 %a_55 = add i32 %add_ln74_44, i32 %xor_ln66_89

]]></Node>
<StgValue><ssdm name="a_55"/></StgValue>
</operation>

<operation id="1489" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2101 %lshr_ln66_68 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_55, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_68"/></StgValue>
</operation>

<operation id="1490" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2102 %trunc_ln66_69 = trunc i32 %a_55

]]></Node>
<StgValue><ssdm name="trunc_ln66_69"/></StgValue>
</operation>

<operation id="1491" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2103 %or_ln66_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_69, i30 %lshr_ln66_68

]]></Node>
<StgValue><ssdm name="or_ln66_68"/></StgValue>
</operation>

<operation id="1492" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2104 %lshr_ln66_69 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_55, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_69"/></StgValue>
</operation>

<operation id="1493" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2105 %trunc_ln66_70 = trunc i32 %a_55

]]></Node>
<StgValue><ssdm name="trunc_ln66_70"/></StgValue>
</operation>

<operation id="1494" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2106 %or_ln66_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_70, i19 %lshr_ln66_69

]]></Node>
<StgValue><ssdm name="or_ln66_69"/></StgValue>
</operation>

<operation id="1495" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2107 %lshr_ln66_70 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_55, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_70"/></StgValue>
</operation>

<operation id="1496" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2108 %trunc_ln66_71 = trunc i32 %a_55

]]></Node>
<StgValue><ssdm name="trunc_ln66_71"/></StgValue>
</operation>

<operation id="1497" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2109 %or_ln66_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_71, i10 %lshr_ln66_70

]]></Node>
<StgValue><ssdm name="or_ln66_70"/></StgValue>
</operation>

<operation id="1498" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2110 %xor_ln66_92 = xor i32 %or_ln66_68, i32 %or_ln66_69

]]></Node>
<StgValue><ssdm name="xor_ln66_92"/></StgValue>
</operation>

<operation id="1499" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2111 %xor_ln66_93 = xor i32 %xor_ln66_92, i32 %or_ln66_70

]]></Node>
<StgValue><ssdm name="xor_ln66_93"/></StgValue>
</operation>

<operation id="1500" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2112 %and_ln66_47 = and i32 %a_55, i32 %a_54

]]></Node>
<StgValue><ssdm name="and_ln66_47"/></StgValue>
</operation>

<operation id="1501" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2113 %and_ln66_48 = and i32 %a_55, i32 %a_53

]]></Node>
<StgValue><ssdm name="and_ln66_48"/></StgValue>
</operation>

<operation id="1502" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2114 %xor_ln66_94 = xor i32 %and_ln66_45, i32 %and_ln66_48

]]></Node>
<StgValue><ssdm name="xor_ln66_94"/></StgValue>
</operation>

<operation id="1503" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2115 %xor_ln66_95 = xor i32 %xor_ln66_94, i32 %and_ln66_47

]]></Node>
<StgValue><ssdm name="xor_ln66_95"/></StgValue>
</operation>

<operation id="1504" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2116 %e_56 = add i32 %t1_23, i32 %a_52

]]></Node>
<StgValue><ssdm name="e_56"/></StgValue>
</operation>

<operation id="1505" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2117 %add_ln74_46 = add i32 %xor_ln66_95, i32 %t1_23

]]></Node>
<StgValue><ssdm name="add_ln74_46"/></StgValue>
</operation>

<operation id="1506" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2118 %a_56 = add i32 %add_ln74_46, i32 %xor_ln66_93

]]></Node>
<StgValue><ssdm name="a_56"/></StgValue>
</operation>

<operation id="1507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2119 %lshr_ln65_71 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_56, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_71"/></StgValue>
</operation>

<operation id="1508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2120 %trunc_ln65_72 = trunc i32 %e_56

]]></Node>
<StgValue><ssdm name="trunc_ln65_72"/></StgValue>
</operation>

<operation id="1509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2121 %or_ln65_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_72, i26 %lshr_ln65_71

]]></Node>
<StgValue><ssdm name="or_ln65_71"/></StgValue>
</operation>

<operation id="1510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2122 %lshr_ln65_72 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_56, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_72"/></StgValue>
</operation>

<operation id="1511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2123 %trunc_ln65_73 = trunc i32 %e_56

]]></Node>
<StgValue><ssdm name="trunc_ln65_73"/></StgValue>
</operation>

<operation id="1512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2124 %or_ln65_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_73, i21 %lshr_ln65_72

]]></Node>
<StgValue><ssdm name="or_ln65_72"/></StgValue>
</operation>

<operation id="1513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2125 %lshr_ln65_73 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_56, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_73"/></StgValue>
</operation>

<operation id="1514" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2126 %trunc_ln65_74 = trunc i32 %e_56

]]></Node>
<StgValue><ssdm name="trunc_ln65_74"/></StgValue>
</operation>

<operation id="1515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2127 %or_ln65_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_74, i7 %lshr_ln65_73

]]></Node>
<StgValue><ssdm name="or_ln65_73"/></StgValue>
</operation>

<operation id="1516" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2128 %xor_ln65_96 = xor i32 %or_ln65_71, i32 %or_ln65_72

]]></Node>
<StgValue><ssdm name="xor_ln65_96"/></StgValue>
</operation>

<operation id="1517" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2129 %xor_ln65_97 = xor i32 %xor_ln65_96, i32 %or_ln65_73

]]></Node>
<StgValue><ssdm name="xor_ln65_97"/></StgValue>
</operation>

<operation id="1518" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2130 %and_ln65_48 = and i32 %e_56, i32 %e_55

]]></Node>
<StgValue><ssdm name="and_ln65_48"/></StgValue>
</operation>

<operation id="1519" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2131 %xor_ln65_98 = xor i32 %e_56, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_98"/></StgValue>
</operation>

<operation id="1520" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2132 %and_ln65_49 = and i32 %e_54, i32 %xor_ln65_98

]]></Node>
<StgValue><ssdm name="and_ln65_49"/></StgValue>
</operation>

<operation id="1521" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2133 %xor_ln65_99 = xor i32 %and_ln65_48, i32 %and_ln65_49

]]></Node>
<StgValue><ssdm name="xor_ln65_99"/></StgValue>
</operation>

<operation id="1522" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2134 %add_ln65_96 = add i32 %e_53, i32 %xor_ln65_99

]]></Node>
<StgValue><ssdm name="add_ln65_96"/></StgValue>
</operation>

<operation id="1523" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2135 %add_ln65_97 = add i32 %m_24, i32 %xor_ln65_97

]]></Node>
<StgValue><ssdm name="add_ln65_97"/></StgValue>
</operation>

<operation id="1524" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2136 %add_ln65_98 = add i32 %add_ln65_97, i32 2554220882

]]></Node>
<StgValue><ssdm name="add_ln65_98"/></StgValue>
</operation>

<operation id="1525" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2137 %t1_24 = add i32 %add_ln65_98, i32 %add_ln65_96

]]></Node>
<StgValue><ssdm name="t1_24"/></StgValue>
</operation>

<operation id="1526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2138 %lshr_ln66_71 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_56, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_71"/></StgValue>
</operation>

<operation id="1527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2139 %trunc_ln66_72 = trunc i32 %a_56

]]></Node>
<StgValue><ssdm name="trunc_ln66_72"/></StgValue>
</operation>

<operation id="1528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2140 %or_ln66_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_72, i30 %lshr_ln66_71

]]></Node>
<StgValue><ssdm name="or_ln66_71"/></StgValue>
</operation>

<operation id="1529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2141 %lshr_ln66_72 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_56, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_72"/></StgValue>
</operation>

<operation id="1530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2142 %trunc_ln66_73 = trunc i32 %a_56

]]></Node>
<StgValue><ssdm name="trunc_ln66_73"/></StgValue>
</operation>

<operation id="1531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2143 %or_ln66_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_73, i19 %lshr_ln66_72

]]></Node>
<StgValue><ssdm name="or_ln66_72"/></StgValue>
</operation>

<operation id="1532" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2144 %lshr_ln66_73 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_56, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_73"/></StgValue>
</operation>

<operation id="1533" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2145 %trunc_ln66_74 = trunc i32 %a_56

]]></Node>
<StgValue><ssdm name="trunc_ln66_74"/></StgValue>
</operation>

<operation id="1534" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2146 %or_ln66_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_74, i10 %lshr_ln66_73

]]></Node>
<StgValue><ssdm name="or_ln66_73"/></StgValue>
</operation>

<operation id="1535" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2147 %xor_ln66_96 = xor i32 %or_ln66_71, i32 %or_ln66_72

]]></Node>
<StgValue><ssdm name="xor_ln66_96"/></StgValue>
</operation>

<operation id="1536" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2148 %xor_ln66_97 = xor i32 %xor_ln66_96, i32 %or_ln66_73

]]></Node>
<StgValue><ssdm name="xor_ln66_97"/></StgValue>
</operation>

<operation id="1537" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2153 %e_57 = add i32 %t1_24, i32 %a_53

]]></Node>
<StgValue><ssdm name="e_57"/></StgValue>
</operation>

<operation id="1538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2156 %lshr_ln65_74 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_57, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_74"/></StgValue>
</operation>

<operation id="1539" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2157 %trunc_ln65_75 = trunc i32 %e_57

]]></Node>
<StgValue><ssdm name="trunc_ln65_75"/></StgValue>
</operation>

<operation id="1540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2158 %or_ln65_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_75, i26 %lshr_ln65_74

]]></Node>
<StgValue><ssdm name="or_ln65_74"/></StgValue>
</operation>

<operation id="1541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2159 %lshr_ln65_75 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_57, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_75"/></StgValue>
</operation>

<operation id="1542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2160 %trunc_ln65_76 = trunc i32 %e_57

]]></Node>
<StgValue><ssdm name="trunc_ln65_76"/></StgValue>
</operation>

<operation id="1543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2161 %or_ln65_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_76, i21 %lshr_ln65_75

]]></Node>
<StgValue><ssdm name="or_ln65_75"/></StgValue>
</operation>

<operation id="1544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2162 %lshr_ln65_76 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_57, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_76"/></StgValue>
</operation>

<operation id="1545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2163 %trunc_ln65_77 = trunc i32 %e_57

]]></Node>
<StgValue><ssdm name="trunc_ln65_77"/></StgValue>
</operation>

<operation id="1546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2164 %or_ln65_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_77, i7 %lshr_ln65_76

]]></Node>
<StgValue><ssdm name="or_ln65_76"/></StgValue>
</operation>

<operation id="1547" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2165 %xor_ln65_100 = xor i32 %or_ln65_74, i32 %or_ln65_75

]]></Node>
<StgValue><ssdm name="xor_ln65_100"/></StgValue>
</operation>

<operation id="1548" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2166 %xor_ln65_101 = xor i32 %xor_ln65_100, i32 %or_ln65_76

]]></Node>
<StgValue><ssdm name="xor_ln65_101"/></StgValue>
</operation>

<operation id="1549" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2167 %and_ln65_50 = and i32 %e_57, i32 %e_56

]]></Node>
<StgValue><ssdm name="and_ln65_50"/></StgValue>
</operation>

<operation id="1550" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2168 %xor_ln65_102 = xor i32 %e_57, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_102"/></StgValue>
</operation>

<operation id="1551" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2169 %and_ln65_51 = and i32 %e_55, i32 %xor_ln65_102

]]></Node>
<StgValue><ssdm name="and_ln65_51"/></StgValue>
</operation>

<operation id="1552" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2170 %xor_ln65_103 = xor i32 %and_ln65_50, i32 %and_ln65_51

]]></Node>
<StgValue><ssdm name="xor_ln65_103"/></StgValue>
</operation>

<operation id="1553" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2171 %add_ln65_100 = add i32 %e_54, i32 %xor_ln65_103

]]></Node>
<StgValue><ssdm name="add_ln65_100"/></StgValue>
</operation>

<operation id="1554" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2172 %add_ln65_101 = add i32 %m_25, i32 %xor_ln65_101

]]></Node>
<StgValue><ssdm name="add_ln65_101"/></StgValue>
</operation>

<operation id="1555" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2173 %add_ln65_102 = add i32 %add_ln65_101, i32 2821834349

]]></Node>
<StgValue><ssdm name="add_ln65_102"/></StgValue>
</operation>

<operation id="1556" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2174 %t1_25 = add i32 %add_ln65_102, i32 %add_ln65_100

]]></Node>
<StgValue><ssdm name="t1_25"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1557" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2149 %and_ln66_49 = and i32 %a_56, i32 %a_55

]]></Node>
<StgValue><ssdm name="and_ln66_49"/></StgValue>
</operation>

<operation id="1558" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2150 %and_ln66_50 = and i32 %a_56, i32 %a_54

]]></Node>
<StgValue><ssdm name="and_ln66_50"/></StgValue>
</operation>

<operation id="1559" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2151 %xor_ln66_98 = xor i32 %and_ln66_47, i32 %and_ln66_50

]]></Node>
<StgValue><ssdm name="xor_ln66_98"/></StgValue>
</operation>

<operation id="1560" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2152 %xor_ln66_99 = xor i32 %xor_ln66_98, i32 %and_ln66_49

]]></Node>
<StgValue><ssdm name="xor_ln66_99"/></StgValue>
</operation>

<operation id="1561" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2154 %add_ln74_48 = add i32 %xor_ln66_99, i32 %t1_24

]]></Node>
<StgValue><ssdm name="add_ln74_48"/></StgValue>
</operation>

<operation id="1562" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2155 %a_57 = add i32 %add_ln74_48, i32 %xor_ln66_97

]]></Node>
<StgValue><ssdm name="a_57"/></StgValue>
</operation>

<operation id="1563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2175 %lshr_ln66_74 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_57, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_74"/></StgValue>
</operation>

<operation id="1564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2176 %trunc_ln66_75 = trunc i32 %a_57

]]></Node>
<StgValue><ssdm name="trunc_ln66_75"/></StgValue>
</operation>

<operation id="1565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2177 %or_ln66_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_75, i30 %lshr_ln66_74

]]></Node>
<StgValue><ssdm name="or_ln66_74"/></StgValue>
</operation>

<operation id="1566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2178 %lshr_ln66_75 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_57, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_75"/></StgValue>
</operation>

<operation id="1567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2179 %trunc_ln66_76 = trunc i32 %a_57

]]></Node>
<StgValue><ssdm name="trunc_ln66_76"/></StgValue>
</operation>

<operation id="1568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2180 %or_ln66_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_76, i19 %lshr_ln66_75

]]></Node>
<StgValue><ssdm name="or_ln66_75"/></StgValue>
</operation>

<operation id="1569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2181 %lshr_ln66_76 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_57, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_76"/></StgValue>
</operation>

<operation id="1570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2182 %trunc_ln66_77 = trunc i32 %a_57

]]></Node>
<StgValue><ssdm name="trunc_ln66_77"/></StgValue>
</operation>

<operation id="1571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2183 %or_ln66_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_77, i10 %lshr_ln66_76

]]></Node>
<StgValue><ssdm name="or_ln66_76"/></StgValue>
</operation>

<operation id="1572" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2184 %xor_ln66_100 = xor i32 %or_ln66_74, i32 %or_ln66_75

]]></Node>
<StgValue><ssdm name="xor_ln66_100"/></StgValue>
</operation>

<operation id="1573" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2185 %xor_ln66_101 = xor i32 %xor_ln66_100, i32 %or_ln66_76

]]></Node>
<StgValue><ssdm name="xor_ln66_101"/></StgValue>
</operation>

<operation id="1574" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2186 %and_ln66_51 = and i32 %a_57, i32 %a_56

]]></Node>
<StgValue><ssdm name="and_ln66_51"/></StgValue>
</operation>

<operation id="1575" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2187 %and_ln66_52 = and i32 %a_57, i32 %a_55

]]></Node>
<StgValue><ssdm name="and_ln66_52"/></StgValue>
</operation>

<operation id="1576" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2188 %xor_ln66_102 = xor i32 %and_ln66_49, i32 %and_ln66_52

]]></Node>
<StgValue><ssdm name="xor_ln66_102"/></StgValue>
</operation>

<operation id="1577" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2189 %xor_ln66_103 = xor i32 %xor_ln66_102, i32 %and_ln66_51

]]></Node>
<StgValue><ssdm name="xor_ln66_103"/></StgValue>
</operation>

<operation id="1578" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2190 %e_58 = add i32 %t1_25, i32 %a_54

]]></Node>
<StgValue><ssdm name="e_58"/></StgValue>
</operation>

<operation id="1579" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2191 %add_ln74_50 = add i32 %xor_ln66_103, i32 %t1_25

]]></Node>
<StgValue><ssdm name="add_ln74_50"/></StgValue>
</operation>

<operation id="1580" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2192 %a_58 = add i32 %add_ln74_50, i32 %xor_ln66_101

]]></Node>
<StgValue><ssdm name="a_58"/></StgValue>
</operation>

<operation id="1581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2193 %lshr_ln65_77 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_58, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_77"/></StgValue>
</operation>

<operation id="1582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2194 %trunc_ln65_78 = trunc i32 %e_58

]]></Node>
<StgValue><ssdm name="trunc_ln65_78"/></StgValue>
</operation>

<operation id="1583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2195 %or_ln65_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_78, i26 %lshr_ln65_77

]]></Node>
<StgValue><ssdm name="or_ln65_77"/></StgValue>
</operation>

<operation id="1584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2196 %lshr_ln65_78 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_58, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_78"/></StgValue>
</operation>

<operation id="1585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2197 %trunc_ln65_79 = trunc i32 %e_58

]]></Node>
<StgValue><ssdm name="trunc_ln65_79"/></StgValue>
</operation>

<operation id="1586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2198 %or_ln65_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_79, i21 %lshr_ln65_78

]]></Node>
<StgValue><ssdm name="or_ln65_78"/></StgValue>
</operation>

<operation id="1587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2199 %lshr_ln65_79 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_58, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_79"/></StgValue>
</operation>

<operation id="1588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2200 %trunc_ln65_80 = trunc i32 %e_58

]]></Node>
<StgValue><ssdm name="trunc_ln65_80"/></StgValue>
</operation>

<operation id="1589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2201 %or_ln65_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_80, i7 %lshr_ln65_79

]]></Node>
<StgValue><ssdm name="or_ln65_79"/></StgValue>
</operation>

<operation id="1590" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2202 %xor_ln65_104 = xor i32 %or_ln65_77, i32 %or_ln65_78

]]></Node>
<StgValue><ssdm name="xor_ln65_104"/></StgValue>
</operation>

<operation id="1591" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2203 %xor_ln65_105 = xor i32 %xor_ln65_104, i32 %or_ln65_79

]]></Node>
<StgValue><ssdm name="xor_ln65_105"/></StgValue>
</operation>

<operation id="1592" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2204 %and_ln65_52 = and i32 %e_58, i32 %e_57

]]></Node>
<StgValue><ssdm name="and_ln65_52"/></StgValue>
</operation>

<operation id="1593" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2205 %xor_ln65_106 = xor i32 %e_58, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_106"/></StgValue>
</operation>

<operation id="1594" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2206 %and_ln65_53 = and i32 %e_56, i32 %xor_ln65_106

]]></Node>
<StgValue><ssdm name="and_ln65_53"/></StgValue>
</operation>

<operation id="1595" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2207 %xor_ln65_107 = xor i32 %and_ln65_52, i32 %and_ln65_53

]]></Node>
<StgValue><ssdm name="xor_ln65_107"/></StgValue>
</operation>

<operation id="1596" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2208 %add_ln65_104 = add i32 %e_55, i32 %xor_ln65_107

]]></Node>
<StgValue><ssdm name="add_ln65_104"/></StgValue>
</operation>

<operation id="1597" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2209 %add_ln65_105 = add i32 %m_26, i32 %xor_ln65_105

]]></Node>
<StgValue><ssdm name="add_ln65_105"/></StgValue>
</operation>

<operation id="1598" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2210 %add_ln65_106 = add i32 %add_ln65_105, i32 2952996808

]]></Node>
<StgValue><ssdm name="add_ln65_106"/></StgValue>
</operation>

<operation id="1599" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2211 %t1_26 = add i32 %add_ln65_106, i32 %add_ln65_104

]]></Node>
<StgValue><ssdm name="t1_26"/></StgValue>
</operation>

<operation id="1600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2212 %lshr_ln66_77 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_58, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_77"/></StgValue>
</operation>

<operation id="1601" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2213 %trunc_ln66_78 = trunc i32 %a_58

]]></Node>
<StgValue><ssdm name="trunc_ln66_78"/></StgValue>
</operation>

<operation id="1602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2214 %or_ln66_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_78, i30 %lshr_ln66_77

]]></Node>
<StgValue><ssdm name="or_ln66_77"/></StgValue>
</operation>

<operation id="1603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2215 %lshr_ln66_78 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_58, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_78"/></StgValue>
</operation>

<operation id="1604" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2216 %trunc_ln66_79 = trunc i32 %a_58

]]></Node>
<StgValue><ssdm name="trunc_ln66_79"/></StgValue>
</operation>

<operation id="1605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2217 %or_ln66_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_79, i19 %lshr_ln66_78

]]></Node>
<StgValue><ssdm name="or_ln66_78"/></StgValue>
</operation>

<operation id="1606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2218 %lshr_ln66_79 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_58, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_79"/></StgValue>
</operation>

<operation id="1607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2219 %trunc_ln66_80 = trunc i32 %a_58

]]></Node>
<StgValue><ssdm name="trunc_ln66_80"/></StgValue>
</operation>

<operation id="1608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2220 %or_ln66_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_80, i10 %lshr_ln66_79

]]></Node>
<StgValue><ssdm name="or_ln66_79"/></StgValue>
</operation>

<operation id="1609" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2221 %xor_ln66_104 = xor i32 %or_ln66_77, i32 %or_ln66_78

]]></Node>
<StgValue><ssdm name="xor_ln66_104"/></StgValue>
</operation>

<operation id="1610" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2222 %xor_ln66_105 = xor i32 %xor_ln66_104, i32 %or_ln66_79

]]></Node>
<StgValue><ssdm name="xor_ln66_105"/></StgValue>
</operation>

<operation id="1611" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2223 %and_ln66_53 = and i32 %a_58, i32 %a_57

]]></Node>
<StgValue><ssdm name="and_ln66_53"/></StgValue>
</operation>

<operation id="1612" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2224 %and_ln66_54 = and i32 %a_58, i32 %a_56

]]></Node>
<StgValue><ssdm name="and_ln66_54"/></StgValue>
</operation>

<operation id="1613" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2225 %xor_ln66_106 = xor i32 %and_ln66_51, i32 %and_ln66_54

]]></Node>
<StgValue><ssdm name="xor_ln66_106"/></StgValue>
</operation>

<operation id="1614" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2226 %xor_ln66_107 = xor i32 %xor_ln66_106, i32 %and_ln66_53

]]></Node>
<StgValue><ssdm name="xor_ln66_107"/></StgValue>
</operation>

<operation id="1615" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2227 %e_59 = add i32 %t1_26, i32 %a_55

]]></Node>
<StgValue><ssdm name="e_59"/></StgValue>
</operation>

<operation id="1616" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2228 %add_ln74_52 = add i32 %xor_ln66_107, i32 %t1_26

]]></Node>
<StgValue><ssdm name="add_ln74_52"/></StgValue>
</operation>

<operation id="1617" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2229 %a_59 = add i32 %add_ln74_52, i32 %xor_ln66_105

]]></Node>
<StgValue><ssdm name="a_59"/></StgValue>
</operation>

<operation id="1618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2230 %lshr_ln65_80 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_59, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_80"/></StgValue>
</operation>

<operation id="1619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2231 %trunc_ln65_81 = trunc i32 %e_59

]]></Node>
<StgValue><ssdm name="trunc_ln65_81"/></StgValue>
</operation>

<operation id="1620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2232 %or_ln65_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_81, i26 %lshr_ln65_80

]]></Node>
<StgValue><ssdm name="or_ln65_80"/></StgValue>
</operation>

<operation id="1621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2233 %lshr_ln65_81 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_59, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_81"/></StgValue>
</operation>

<operation id="1622" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2234 %trunc_ln65_82 = trunc i32 %e_59

]]></Node>
<StgValue><ssdm name="trunc_ln65_82"/></StgValue>
</operation>

<operation id="1623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2235 %or_ln65_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_82, i21 %lshr_ln65_81

]]></Node>
<StgValue><ssdm name="or_ln65_81"/></StgValue>
</operation>

<operation id="1624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2236 %lshr_ln65_82 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_59, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_82"/></StgValue>
</operation>

<operation id="1625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2237 %trunc_ln65_83 = trunc i32 %e_59

]]></Node>
<StgValue><ssdm name="trunc_ln65_83"/></StgValue>
</operation>

<operation id="1626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2238 %or_ln65_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_83, i7 %lshr_ln65_82

]]></Node>
<StgValue><ssdm name="or_ln65_82"/></StgValue>
</operation>

<operation id="1627" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2239 %xor_ln65_108 = xor i32 %or_ln65_80, i32 %or_ln65_81

]]></Node>
<StgValue><ssdm name="xor_ln65_108"/></StgValue>
</operation>

<operation id="1628" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2240 %xor_ln65_109 = xor i32 %xor_ln65_108, i32 %or_ln65_82

]]></Node>
<StgValue><ssdm name="xor_ln65_109"/></StgValue>
</operation>

<operation id="1629" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2241 %and_ln65_54 = and i32 %e_59, i32 %e_58

]]></Node>
<StgValue><ssdm name="and_ln65_54"/></StgValue>
</operation>

<operation id="1630" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2242 %xor_ln65_110 = xor i32 %e_59, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_110"/></StgValue>
</operation>

<operation id="1631" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2243 %and_ln65_55 = and i32 %e_57, i32 %xor_ln65_110

]]></Node>
<StgValue><ssdm name="and_ln65_55"/></StgValue>
</operation>

<operation id="1632" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2244 %xor_ln65_111 = xor i32 %and_ln65_54, i32 %and_ln65_55

]]></Node>
<StgValue><ssdm name="xor_ln65_111"/></StgValue>
</operation>

<operation id="1633" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2245 %add_ln65_108 = add i32 %e_56, i32 %xor_ln65_111

]]></Node>
<StgValue><ssdm name="add_ln65_108"/></StgValue>
</operation>

<operation id="1634" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2246 %add_ln65_109 = add i32 %m_27, i32 %xor_ln65_109

]]></Node>
<StgValue><ssdm name="add_ln65_109"/></StgValue>
</operation>

<operation id="1635" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2247 %add_ln65_110 = add i32 %add_ln65_109, i32 3210313671

]]></Node>
<StgValue><ssdm name="add_ln65_110"/></StgValue>
</operation>

<operation id="1636" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2248 %t1_27 = add i32 %add_ln65_110, i32 %add_ln65_108

]]></Node>
<StgValue><ssdm name="t1_27"/></StgValue>
</operation>

<operation id="1637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2249 %lshr_ln66_80 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_59, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_80"/></StgValue>
</operation>

<operation id="1638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2250 %trunc_ln66_81 = trunc i32 %a_59

]]></Node>
<StgValue><ssdm name="trunc_ln66_81"/></StgValue>
</operation>

<operation id="1639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2251 %or_ln66_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_81, i30 %lshr_ln66_80

]]></Node>
<StgValue><ssdm name="or_ln66_80"/></StgValue>
</operation>

<operation id="1640" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2252 %lshr_ln66_81 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_59, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_81"/></StgValue>
</operation>

<operation id="1641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2253 %trunc_ln66_82 = trunc i32 %a_59

]]></Node>
<StgValue><ssdm name="trunc_ln66_82"/></StgValue>
</operation>

<operation id="1642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2254 %or_ln66_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_82, i19 %lshr_ln66_81

]]></Node>
<StgValue><ssdm name="or_ln66_81"/></StgValue>
</operation>

<operation id="1643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2255 %lshr_ln66_82 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_59, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_82"/></StgValue>
</operation>

<operation id="1644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2256 %trunc_ln66_83 = trunc i32 %a_59

]]></Node>
<StgValue><ssdm name="trunc_ln66_83"/></StgValue>
</operation>

<operation id="1645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2257 %or_ln66_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_83, i10 %lshr_ln66_82

]]></Node>
<StgValue><ssdm name="or_ln66_82"/></StgValue>
</operation>

<operation id="1646" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2258 %xor_ln66_108 = xor i32 %or_ln66_80, i32 %or_ln66_81

]]></Node>
<StgValue><ssdm name="xor_ln66_108"/></StgValue>
</operation>

<operation id="1647" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2259 %xor_ln66_109 = xor i32 %xor_ln66_108, i32 %or_ln66_82

]]></Node>
<StgValue><ssdm name="xor_ln66_109"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1648" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2260 %and_ln66_55 = and i32 %a_59, i32 %a_58

]]></Node>
<StgValue><ssdm name="and_ln66_55"/></StgValue>
</operation>

<operation id="1649" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2261 %and_ln66_56 = and i32 %a_59, i32 %a_57

]]></Node>
<StgValue><ssdm name="and_ln66_56"/></StgValue>
</operation>

<operation id="1650" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2262 %xor_ln66_110 = xor i32 %and_ln66_53, i32 %and_ln66_56

]]></Node>
<StgValue><ssdm name="xor_ln66_110"/></StgValue>
</operation>

<operation id="1651" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2263 %xor_ln66_111 = xor i32 %xor_ln66_110, i32 %and_ln66_55

]]></Node>
<StgValue><ssdm name="xor_ln66_111"/></StgValue>
</operation>

<operation id="1652" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2264 %e_60 = add i32 %t1_27, i32 %a_56

]]></Node>
<StgValue><ssdm name="e_60"/></StgValue>
</operation>

<operation id="1653" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2265 %add_ln74_54 = add i32 %xor_ln66_111, i32 %t1_27

]]></Node>
<StgValue><ssdm name="add_ln74_54"/></StgValue>
</operation>

<operation id="1654" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2266 %a_60 = add i32 %add_ln74_54, i32 %xor_ln66_109

]]></Node>
<StgValue><ssdm name="a_60"/></StgValue>
</operation>

<operation id="1655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2267 %lshr_ln65_83 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_60, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_83"/></StgValue>
</operation>

<operation id="1656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2268 %trunc_ln65_84 = trunc i32 %e_60

]]></Node>
<StgValue><ssdm name="trunc_ln65_84"/></StgValue>
</operation>

<operation id="1657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2269 %or_ln65_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_84, i26 %lshr_ln65_83

]]></Node>
<StgValue><ssdm name="or_ln65_83"/></StgValue>
</operation>

<operation id="1658" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2270 %lshr_ln65_84 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_60, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_84"/></StgValue>
</operation>

<operation id="1659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2271 %trunc_ln65_85 = trunc i32 %e_60

]]></Node>
<StgValue><ssdm name="trunc_ln65_85"/></StgValue>
</operation>

<operation id="1660" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2272 %or_ln65_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_85, i21 %lshr_ln65_84

]]></Node>
<StgValue><ssdm name="or_ln65_84"/></StgValue>
</operation>

<operation id="1661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2273 %lshr_ln65_85 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_60, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_85"/></StgValue>
</operation>

<operation id="1662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2274 %trunc_ln65_86 = trunc i32 %e_60

]]></Node>
<StgValue><ssdm name="trunc_ln65_86"/></StgValue>
</operation>

<operation id="1663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2275 %or_ln65_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_86, i7 %lshr_ln65_85

]]></Node>
<StgValue><ssdm name="or_ln65_85"/></StgValue>
</operation>

<operation id="1664" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2276 %xor_ln65_112 = xor i32 %or_ln65_83, i32 %or_ln65_84

]]></Node>
<StgValue><ssdm name="xor_ln65_112"/></StgValue>
</operation>

<operation id="1665" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2277 %xor_ln65_113 = xor i32 %xor_ln65_112, i32 %or_ln65_85

]]></Node>
<StgValue><ssdm name="xor_ln65_113"/></StgValue>
</operation>

<operation id="1666" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2278 %and_ln65_56 = and i32 %e_60, i32 %e_59

]]></Node>
<StgValue><ssdm name="and_ln65_56"/></StgValue>
</operation>

<operation id="1667" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2279 %xor_ln65_114 = xor i32 %e_60, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_114"/></StgValue>
</operation>

<operation id="1668" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2280 %and_ln65_57 = and i32 %e_58, i32 %xor_ln65_114

]]></Node>
<StgValue><ssdm name="and_ln65_57"/></StgValue>
</operation>

<operation id="1669" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2281 %xor_ln65_115 = xor i32 %and_ln65_56, i32 %and_ln65_57

]]></Node>
<StgValue><ssdm name="xor_ln65_115"/></StgValue>
</operation>

<operation id="1670" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2282 %add_ln65_112 = add i32 %xor_ln65_115, i32 %e_57

]]></Node>
<StgValue><ssdm name="add_ln65_112"/></StgValue>
</operation>

<operation id="1671" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2283 %add_ln65_113 = add i32 %xor_ln65_113, i32 3336571891

]]></Node>
<StgValue><ssdm name="add_ln65_113"/></StgValue>
</operation>

<operation id="1672" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2284 %add_ln65_114 = add i32 %add_ln65_113, i32 %m_28

]]></Node>
<StgValue><ssdm name="add_ln65_114"/></StgValue>
</operation>

<operation id="1673" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2285 %t1_28 = add i32 %add_ln65_114, i32 %add_ln65_112

]]></Node>
<StgValue><ssdm name="t1_28"/></StgValue>
</operation>

<operation id="1674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2286 %lshr_ln66_83 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_60, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_83"/></StgValue>
</operation>

<operation id="1675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2287 %trunc_ln66_84 = trunc i32 %a_60

]]></Node>
<StgValue><ssdm name="trunc_ln66_84"/></StgValue>
</operation>

<operation id="1676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2288 %or_ln66_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_84, i30 %lshr_ln66_83

]]></Node>
<StgValue><ssdm name="or_ln66_83"/></StgValue>
</operation>

<operation id="1677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2289 %lshr_ln66_84 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_60, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_84"/></StgValue>
</operation>

<operation id="1678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2290 %trunc_ln66_85 = trunc i32 %a_60

]]></Node>
<StgValue><ssdm name="trunc_ln66_85"/></StgValue>
</operation>

<operation id="1679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2291 %or_ln66_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_85, i19 %lshr_ln66_84

]]></Node>
<StgValue><ssdm name="or_ln66_84"/></StgValue>
</operation>

<operation id="1680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2292 %lshr_ln66_85 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_60, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_85"/></StgValue>
</operation>

<operation id="1681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2293 %trunc_ln66_86 = trunc i32 %a_60

]]></Node>
<StgValue><ssdm name="trunc_ln66_86"/></StgValue>
</operation>

<operation id="1682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2294 %or_ln66_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_86, i10 %lshr_ln66_85

]]></Node>
<StgValue><ssdm name="or_ln66_85"/></StgValue>
</operation>

<operation id="1683" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2295 %xor_ln66_112 = xor i32 %or_ln66_83, i32 %or_ln66_84

]]></Node>
<StgValue><ssdm name="xor_ln66_112"/></StgValue>
</operation>

<operation id="1684" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2296 %xor_ln66_113 = xor i32 %xor_ln66_112, i32 %or_ln66_85

]]></Node>
<StgValue><ssdm name="xor_ln66_113"/></StgValue>
</operation>

<operation id="1685" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2301 %e_61 = add i32 %t1_28, i32 %a_57

]]></Node>
<StgValue><ssdm name="e_61"/></StgValue>
</operation>

<operation id="1686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2304 %lshr_ln65_86 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_61, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_86"/></StgValue>
</operation>

<operation id="1687" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2305 %trunc_ln65_87 = trunc i32 %e_61

]]></Node>
<StgValue><ssdm name="trunc_ln65_87"/></StgValue>
</operation>

<operation id="1688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2306 %or_ln65_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_87, i26 %lshr_ln65_86

]]></Node>
<StgValue><ssdm name="or_ln65_86"/></StgValue>
</operation>

<operation id="1689" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2307 %lshr_ln65_87 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_61, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_87"/></StgValue>
</operation>

<operation id="1690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2308 %trunc_ln65_88 = trunc i32 %e_61

]]></Node>
<StgValue><ssdm name="trunc_ln65_88"/></StgValue>
</operation>

<operation id="1691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2309 %or_ln65_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_88, i21 %lshr_ln65_87

]]></Node>
<StgValue><ssdm name="or_ln65_87"/></StgValue>
</operation>

<operation id="1692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2310 %lshr_ln65_88 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_61, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_88"/></StgValue>
</operation>

<operation id="1693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2311 %trunc_ln65_89 = trunc i32 %e_61

]]></Node>
<StgValue><ssdm name="trunc_ln65_89"/></StgValue>
</operation>

<operation id="1694" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2312 %or_ln65_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_89, i7 %lshr_ln65_88

]]></Node>
<StgValue><ssdm name="or_ln65_88"/></StgValue>
</operation>

<operation id="1695" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2313 %xor_ln65_116 = xor i32 %or_ln65_86, i32 %or_ln65_87

]]></Node>
<StgValue><ssdm name="xor_ln65_116"/></StgValue>
</operation>

<operation id="1696" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2314 %xor_ln65_117 = xor i32 %xor_ln65_116, i32 %or_ln65_88

]]></Node>
<StgValue><ssdm name="xor_ln65_117"/></StgValue>
</operation>

<operation id="1697" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2315 %and_ln65_58 = and i32 %e_61, i32 %e_60

]]></Node>
<StgValue><ssdm name="and_ln65_58"/></StgValue>
</operation>

<operation id="1698" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2316 %xor_ln65_118 = xor i32 %e_61, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_118"/></StgValue>
</operation>

<operation id="1699" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2317 %and_ln65_59 = and i32 %e_59, i32 %xor_ln65_118

]]></Node>
<StgValue><ssdm name="and_ln65_59"/></StgValue>
</operation>

<operation id="1700" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2318 %xor_ln65_119 = xor i32 %and_ln65_58, i32 %and_ln65_59

]]></Node>
<StgValue><ssdm name="xor_ln65_119"/></StgValue>
</operation>

<operation id="1701" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2319 %add_ln65_116 = add i32 %xor_ln65_119, i32 %e_58

]]></Node>
<StgValue><ssdm name="add_ln65_116"/></StgValue>
</operation>

<operation id="1702" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2320 %add_ln65_117 = add i32 %xor_ln65_117, i32 3584528711

]]></Node>
<StgValue><ssdm name="add_ln65_117"/></StgValue>
</operation>

<operation id="1703" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2321 %add_ln65_118 = add i32 %add_ln65_117, i32 %m_29

]]></Node>
<StgValue><ssdm name="add_ln65_118"/></StgValue>
</operation>

<operation id="1704" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2322 %t1_29 = add i32 %add_ln65_118, i32 %add_ln65_116

]]></Node>
<StgValue><ssdm name="t1_29"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1705" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2297 %and_ln66_57 = and i32 %a_60, i32 %a_59

]]></Node>
<StgValue><ssdm name="and_ln66_57"/></StgValue>
</operation>

<operation id="1706" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2298 %and_ln66_58 = and i32 %a_60, i32 %a_58

]]></Node>
<StgValue><ssdm name="and_ln66_58"/></StgValue>
</operation>

<operation id="1707" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2299 %xor_ln66_114 = xor i32 %and_ln66_55, i32 %and_ln66_58

]]></Node>
<StgValue><ssdm name="xor_ln66_114"/></StgValue>
</operation>

<operation id="1708" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2300 %xor_ln66_115 = xor i32 %xor_ln66_114, i32 %and_ln66_57

]]></Node>
<StgValue><ssdm name="xor_ln66_115"/></StgValue>
</operation>

<operation id="1709" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2302 %add_ln74_56 = add i32 %xor_ln66_115, i32 %t1_28

]]></Node>
<StgValue><ssdm name="add_ln74_56"/></StgValue>
</operation>

<operation id="1710" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2303 %a_61 = add i32 %add_ln74_56, i32 %xor_ln66_113

]]></Node>
<StgValue><ssdm name="a_61"/></StgValue>
</operation>

<operation id="1711" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2323 %lshr_ln66_86 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_61, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_86"/></StgValue>
</operation>

<operation id="1712" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2324 %trunc_ln66_87 = trunc i32 %a_61

]]></Node>
<StgValue><ssdm name="trunc_ln66_87"/></StgValue>
</operation>

<operation id="1713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2325 %or_ln66_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_87, i30 %lshr_ln66_86

]]></Node>
<StgValue><ssdm name="or_ln66_86"/></StgValue>
</operation>

<operation id="1714" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2326 %lshr_ln66_87 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_61, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_87"/></StgValue>
</operation>

<operation id="1715" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2327 %trunc_ln66_88 = trunc i32 %a_61

]]></Node>
<StgValue><ssdm name="trunc_ln66_88"/></StgValue>
</operation>

<operation id="1716" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2328 %or_ln66_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_88, i19 %lshr_ln66_87

]]></Node>
<StgValue><ssdm name="or_ln66_87"/></StgValue>
</operation>

<operation id="1717" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2329 %lshr_ln66_88 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_61, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_88"/></StgValue>
</operation>

<operation id="1718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2330 %trunc_ln66_89 = trunc i32 %a_61

]]></Node>
<StgValue><ssdm name="trunc_ln66_89"/></StgValue>
</operation>

<operation id="1719" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2331 %or_ln66_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_89, i10 %lshr_ln66_88

]]></Node>
<StgValue><ssdm name="or_ln66_88"/></StgValue>
</operation>

<operation id="1720" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2332 %xor_ln66_116 = xor i32 %or_ln66_86, i32 %or_ln66_87

]]></Node>
<StgValue><ssdm name="xor_ln66_116"/></StgValue>
</operation>

<operation id="1721" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2333 %xor_ln66_117 = xor i32 %xor_ln66_116, i32 %or_ln66_88

]]></Node>
<StgValue><ssdm name="xor_ln66_117"/></StgValue>
</operation>

<operation id="1722" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2334 %and_ln66_59 = and i32 %a_61, i32 %a_60

]]></Node>
<StgValue><ssdm name="and_ln66_59"/></StgValue>
</operation>

<operation id="1723" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2335 %and_ln66_60 = and i32 %a_61, i32 %a_59

]]></Node>
<StgValue><ssdm name="and_ln66_60"/></StgValue>
</operation>

<operation id="1724" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2336 %xor_ln66_118 = xor i32 %and_ln66_57, i32 %and_ln66_60

]]></Node>
<StgValue><ssdm name="xor_ln66_118"/></StgValue>
</operation>

<operation id="1725" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2337 %xor_ln66_119 = xor i32 %xor_ln66_118, i32 %and_ln66_59

]]></Node>
<StgValue><ssdm name="xor_ln66_119"/></StgValue>
</operation>

<operation id="1726" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2338 %e_62 = add i32 %t1_29, i32 %a_58

]]></Node>
<StgValue><ssdm name="e_62"/></StgValue>
</operation>

<operation id="1727" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2339 %add_ln74_58 = add i32 %xor_ln66_119, i32 %t1_29

]]></Node>
<StgValue><ssdm name="add_ln74_58"/></StgValue>
</operation>

<operation id="1728" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2340 %a_62 = add i32 %add_ln74_58, i32 %xor_ln66_117

]]></Node>
<StgValue><ssdm name="a_62"/></StgValue>
</operation>

<operation id="1729" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2341 %lshr_ln65_89 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_62, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_89"/></StgValue>
</operation>

<operation id="1730" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2342 %trunc_ln65_90 = trunc i32 %e_62

]]></Node>
<StgValue><ssdm name="trunc_ln65_90"/></StgValue>
</operation>

<operation id="1731" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2343 %or_ln65_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_90, i26 %lshr_ln65_89

]]></Node>
<StgValue><ssdm name="or_ln65_89"/></StgValue>
</operation>

<operation id="1732" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2344 %lshr_ln65_90 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_62, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_90"/></StgValue>
</operation>

<operation id="1733" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2345 %trunc_ln65_91 = trunc i32 %e_62

]]></Node>
<StgValue><ssdm name="trunc_ln65_91"/></StgValue>
</operation>

<operation id="1734" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2346 %or_ln65_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_91, i21 %lshr_ln65_90

]]></Node>
<StgValue><ssdm name="or_ln65_90"/></StgValue>
</operation>

<operation id="1735" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2347 %lshr_ln65_91 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_62, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_91"/></StgValue>
</operation>

<operation id="1736" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2348 %trunc_ln65_92 = trunc i32 %e_62

]]></Node>
<StgValue><ssdm name="trunc_ln65_92"/></StgValue>
</operation>

<operation id="1737" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2349 %or_ln65_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_92, i7 %lshr_ln65_91

]]></Node>
<StgValue><ssdm name="or_ln65_91"/></StgValue>
</operation>

<operation id="1738" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2350 %xor_ln65_120 = xor i32 %or_ln65_89, i32 %or_ln65_90

]]></Node>
<StgValue><ssdm name="xor_ln65_120"/></StgValue>
</operation>

<operation id="1739" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2351 %xor_ln65_121 = xor i32 %xor_ln65_120, i32 %or_ln65_91

]]></Node>
<StgValue><ssdm name="xor_ln65_121"/></StgValue>
</operation>

<operation id="1740" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2352 %and_ln65_60 = and i32 %e_62, i32 %e_61

]]></Node>
<StgValue><ssdm name="and_ln65_60"/></StgValue>
</operation>

<operation id="1741" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2353 %xor_ln65_122 = xor i32 %e_62, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_122"/></StgValue>
</operation>

<operation id="1742" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2354 %and_ln65_61 = and i32 %e_60, i32 %xor_ln65_122

]]></Node>
<StgValue><ssdm name="and_ln65_61"/></StgValue>
</operation>

<operation id="1743" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2355 %xor_ln65_123 = xor i32 %and_ln65_60, i32 %and_ln65_61

]]></Node>
<StgValue><ssdm name="xor_ln65_123"/></StgValue>
</operation>

<operation id="1744" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2356 %add_ln65_120 = add i32 %xor_ln65_123, i32 %e_59

]]></Node>
<StgValue><ssdm name="add_ln65_120"/></StgValue>
</operation>

<operation id="1745" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2357 %add_ln65_121 = add i32 %xor_ln65_121, i32 113926993

]]></Node>
<StgValue><ssdm name="add_ln65_121"/></StgValue>
</operation>

<operation id="1746" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2358 %add_ln65_122 = add i32 %add_ln65_121, i32 %m_30

]]></Node>
<StgValue><ssdm name="add_ln65_122"/></StgValue>
</operation>

<operation id="1747" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2359 %t1_30 = add i32 %add_ln65_122, i32 %add_ln65_120

]]></Node>
<StgValue><ssdm name="t1_30"/></StgValue>
</operation>

<operation id="1748" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2360 %lshr_ln66_89 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_62, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_89"/></StgValue>
</operation>

<operation id="1749" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2361 %trunc_ln66_90 = trunc i32 %a_62

]]></Node>
<StgValue><ssdm name="trunc_ln66_90"/></StgValue>
</operation>

<operation id="1750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2362 %or_ln66_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_90, i30 %lshr_ln66_89

]]></Node>
<StgValue><ssdm name="or_ln66_89"/></StgValue>
</operation>

<operation id="1751" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2363 %lshr_ln66_90 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_62, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_90"/></StgValue>
</operation>

<operation id="1752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2364 %trunc_ln66_91 = trunc i32 %a_62

]]></Node>
<StgValue><ssdm name="trunc_ln66_91"/></StgValue>
</operation>

<operation id="1753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2365 %or_ln66_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_91, i19 %lshr_ln66_90

]]></Node>
<StgValue><ssdm name="or_ln66_90"/></StgValue>
</operation>

<operation id="1754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2366 %lshr_ln66_91 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_62, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_91"/></StgValue>
</operation>

<operation id="1755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2367 %trunc_ln66_92 = trunc i32 %a_62

]]></Node>
<StgValue><ssdm name="trunc_ln66_92"/></StgValue>
</operation>

<operation id="1756" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2368 %or_ln66_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_92, i10 %lshr_ln66_91

]]></Node>
<StgValue><ssdm name="or_ln66_91"/></StgValue>
</operation>

<operation id="1757" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2369 %xor_ln66_120 = xor i32 %or_ln66_89, i32 %or_ln66_90

]]></Node>
<StgValue><ssdm name="xor_ln66_120"/></StgValue>
</operation>

<operation id="1758" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2370 %xor_ln66_121 = xor i32 %xor_ln66_120, i32 %or_ln66_91

]]></Node>
<StgValue><ssdm name="xor_ln66_121"/></StgValue>
</operation>

<operation id="1759" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2375 %e_63 = add i32 %t1_30, i32 %a_59

]]></Node>
<StgValue><ssdm name="e_63"/></StgValue>
</operation>

<operation id="1760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2378 %lshr_ln65_92 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_63, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_92"/></StgValue>
</operation>

<operation id="1761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2379 %trunc_ln65_93 = trunc i32 %e_63

]]></Node>
<StgValue><ssdm name="trunc_ln65_93"/></StgValue>
</operation>

<operation id="1762" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2380 %or_ln65_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_93, i26 %lshr_ln65_92

]]></Node>
<StgValue><ssdm name="or_ln65_92"/></StgValue>
</operation>

<operation id="1763" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2381 %lshr_ln65_93 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_63, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_93"/></StgValue>
</operation>

<operation id="1764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2382 %trunc_ln65_94 = trunc i32 %e_63

]]></Node>
<StgValue><ssdm name="trunc_ln65_94"/></StgValue>
</operation>

<operation id="1765" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2383 %or_ln65_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_94, i21 %lshr_ln65_93

]]></Node>
<StgValue><ssdm name="or_ln65_93"/></StgValue>
</operation>

<operation id="1766" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2384 %lshr_ln65_94 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_63, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_94"/></StgValue>
</operation>

<operation id="1767" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2385 %trunc_ln65_95 = trunc i32 %e_63

]]></Node>
<StgValue><ssdm name="trunc_ln65_95"/></StgValue>
</operation>

<operation id="1768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2386 %or_ln65_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_95, i7 %lshr_ln65_94

]]></Node>
<StgValue><ssdm name="or_ln65_94"/></StgValue>
</operation>

<operation id="1769" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2387 %xor_ln65_124 = xor i32 %or_ln65_92, i32 %or_ln65_93

]]></Node>
<StgValue><ssdm name="xor_ln65_124"/></StgValue>
</operation>

<operation id="1770" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2388 %xor_ln65_125 = xor i32 %xor_ln65_124, i32 %or_ln65_94

]]></Node>
<StgValue><ssdm name="xor_ln65_125"/></StgValue>
</operation>

<operation id="1771" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2389 %and_ln65_62 = and i32 %e_63, i32 %e_62

]]></Node>
<StgValue><ssdm name="and_ln65_62"/></StgValue>
</operation>

<operation id="1772" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2390 %xor_ln65_126 = xor i32 %e_63, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_126"/></StgValue>
</operation>

<operation id="1773" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2391 %and_ln65_63 = and i32 %e_61, i32 %xor_ln65_126

]]></Node>
<StgValue><ssdm name="and_ln65_63"/></StgValue>
</operation>

<operation id="1774" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2392 %xor_ln65_127 = xor i32 %and_ln65_62, i32 %and_ln65_63

]]></Node>
<StgValue><ssdm name="xor_ln65_127"/></StgValue>
</operation>

<operation id="1775" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2393 %add_ln65_124 = add i32 %xor_ln65_127, i32 %e_60

]]></Node>
<StgValue><ssdm name="add_ln65_124"/></StgValue>
</operation>

<operation id="1776" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2394 %add_ln65_125 = add i32 %xor_ln65_125, i32 338241895

]]></Node>
<StgValue><ssdm name="add_ln65_125"/></StgValue>
</operation>

<operation id="1777" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2395 %add_ln65_126 = add i32 %add_ln65_125, i32 %m_31

]]></Node>
<StgValue><ssdm name="add_ln65_126"/></StgValue>
</operation>

<operation id="1778" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2396 %t1_31 = add i32 %add_ln65_126, i32 %add_ln65_124

]]></Node>
<StgValue><ssdm name="t1_31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1779" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:504 %add_ln51_48 = add i32 %m_16, i32 %m_25

]]></Node>
<StgValue><ssdm name="add_ln51_48"/></StgValue>
</operation>

<operation id="1780" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:506 %m_32 = add i32 %add_ln51_49, i32 %add_ln51_48

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="1781" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:530 %lshr_ln51_74 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_32, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_74"/></StgValue>
</operation>

<operation id="1782" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:531 %trunc_ln51_38 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln51_38"/></StgValue>
</operation>

<operation id="1783" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:532 %or_ln51_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_38, i15 %lshr_ln51_74

]]></Node>
<StgValue><ssdm name="or_ln51_71"/></StgValue>
</operation>

<operation id="1784" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:533 %lshr_ln51_75 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_32, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_75"/></StgValue>
</operation>

<operation id="1785" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:534 %trunc_ln51_39 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln51_39"/></StgValue>
</operation>

<operation id="1786" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:535 %or_ln51_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_39, i13 %lshr_ln51_75

]]></Node>
<StgValue><ssdm name="or_ln51_72"/></StgValue>
</operation>

<operation id="1787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:536 %lshr_ln51_76 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_32, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_76"/></StgValue>
</operation>

<operation id="1788" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:537 %zext_ln51_36 = zext i22 %lshr_ln51_76

]]></Node>
<StgValue><ssdm name="zext_ln51_36"/></StgValue>
</operation>

<operation id="1789" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:538 %xor_ln51_72 = xor i32 %zext_ln51_36, i32 %or_ln51_72

]]></Node>
<StgValue><ssdm name="xor_ln51_72"/></StgValue>
</operation>

<operation id="1790" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:539 %xor_ln51_73 = xor i32 %xor_ln51_72, i32 %or_ln51_71

]]></Node>
<StgValue><ssdm name="xor_ln51_73"/></StgValue>
</operation>

<operation id="1791" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:540 %lshr_ln51_77 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_19, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_77"/></StgValue>
</operation>

<operation id="1792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:541 %trunc_ln51_40 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln51_40"/></StgValue>
</operation>

<operation id="1793" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:542 %or_ln51_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_40, i25 %lshr_ln51_77

]]></Node>
<StgValue><ssdm name="or_ln51_73"/></StgValue>
</operation>

<operation id="1794" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:543 %lshr_ln51_78 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_19, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_78"/></StgValue>
</operation>

<operation id="1795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:544 %trunc_ln51_41 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln51_41"/></StgValue>
</operation>

<operation id="1796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:545 %or_ln51_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_41, i14 %lshr_ln51_78

]]></Node>
<StgValue><ssdm name="or_ln51_74"/></StgValue>
</operation>

<operation id="1797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:546 %lshr_ln51_79 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_19, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_79"/></StgValue>
</operation>

<operation id="1798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:547 %zext_ln51_37 = zext i29 %lshr_ln51_79

]]></Node>
<StgValue><ssdm name="zext_ln51_37"/></StgValue>
</operation>

<operation id="1799" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:548 %xor_ln51_74 = xor i32 %zext_ln51_37, i32 %or_ln51_74

]]></Node>
<StgValue><ssdm name="xor_ln51_74"/></StgValue>
</operation>

<operation id="1800" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:549 %xor_ln51_75 = xor i32 %xor_ln51_74, i32 %or_ln51_73

]]></Node>
<StgValue><ssdm name="xor_ln51_75"/></StgValue>
</operation>

<operation id="1801" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:551 %add_ln51_55 = add i32 %xor_ln51_75, i32 %xor_ln51_73

]]></Node>
<StgValue><ssdm name="add_ln51_55"/></StgValue>
</operation>

<operation id="1802" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2371 %and_ln66_61 = and i32 %a_62, i32 %a_61

]]></Node>
<StgValue><ssdm name="and_ln66_61"/></StgValue>
</operation>

<operation id="1803" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2372 %and_ln66_62 = and i32 %a_62, i32 %a_60

]]></Node>
<StgValue><ssdm name="and_ln66_62"/></StgValue>
</operation>

<operation id="1804" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2373 %xor_ln66_122 = xor i32 %and_ln66_59, i32 %and_ln66_62

]]></Node>
<StgValue><ssdm name="xor_ln66_122"/></StgValue>
</operation>

<operation id="1805" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2374 %xor_ln66_123 = xor i32 %xor_ln66_122, i32 %and_ln66_61

]]></Node>
<StgValue><ssdm name="xor_ln66_123"/></StgValue>
</operation>

<operation id="1806" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2376 %add_ln74_60 = add i32 %xor_ln66_123, i32 %t1_30

]]></Node>
<StgValue><ssdm name="add_ln74_60"/></StgValue>
</operation>

<operation id="1807" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2377 %a_63 = add i32 %add_ln74_60, i32 %xor_ln66_121

]]></Node>
<StgValue><ssdm name="a_63"/></StgValue>
</operation>

<operation id="1808" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2397 %lshr_ln66_92 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_63, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_92"/></StgValue>
</operation>

<operation id="1809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2398 %trunc_ln66_93 = trunc i32 %a_63

]]></Node>
<StgValue><ssdm name="trunc_ln66_93"/></StgValue>
</operation>

<operation id="1810" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2399 %or_ln66_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_93, i30 %lshr_ln66_92

]]></Node>
<StgValue><ssdm name="or_ln66_92"/></StgValue>
</operation>

<operation id="1811" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2400 %lshr_ln66_93 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_63, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_93"/></StgValue>
</operation>

<operation id="1812" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2401 %trunc_ln66_94 = trunc i32 %a_63

]]></Node>
<StgValue><ssdm name="trunc_ln66_94"/></StgValue>
</operation>

<operation id="1813" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2402 %or_ln66_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_94, i19 %lshr_ln66_93

]]></Node>
<StgValue><ssdm name="or_ln66_93"/></StgValue>
</operation>

<operation id="1814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2403 %lshr_ln66_94 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_63, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_94"/></StgValue>
</operation>

<operation id="1815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2404 %trunc_ln66_95 = trunc i32 %a_63

]]></Node>
<StgValue><ssdm name="trunc_ln66_95"/></StgValue>
</operation>

<operation id="1816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2405 %or_ln66_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_95, i10 %lshr_ln66_94

]]></Node>
<StgValue><ssdm name="or_ln66_94"/></StgValue>
</operation>

<operation id="1817" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2406 %xor_ln66_124 = xor i32 %or_ln66_92, i32 %or_ln66_93

]]></Node>
<StgValue><ssdm name="xor_ln66_124"/></StgValue>
</operation>

<operation id="1818" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2407 %xor_ln66_125 = xor i32 %xor_ln66_124, i32 %or_ln66_94

]]></Node>
<StgValue><ssdm name="xor_ln66_125"/></StgValue>
</operation>

<operation id="1819" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2408 %and_ln66_63 = and i32 %a_63, i32 %a_62

]]></Node>
<StgValue><ssdm name="and_ln66_63"/></StgValue>
</operation>

<operation id="1820" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2409 %and_ln66_64 = and i32 %a_63, i32 %a_61

]]></Node>
<StgValue><ssdm name="and_ln66_64"/></StgValue>
</operation>

<operation id="1821" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2410 %xor_ln66_126 = xor i32 %and_ln66_61, i32 %and_ln66_64

]]></Node>
<StgValue><ssdm name="xor_ln66_126"/></StgValue>
</operation>

<operation id="1822" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2411 %xor_ln66_127 = xor i32 %xor_ln66_126, i32 %and_ln66_63

]]></Node>
<StgValue><ssdm name="xor_ln66_127"/></StgValue>
</operation>

<operation id="1823" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2412 %e_64 = add i32 %t1_31, i32 %a_60

]]></Node>
<StgValue><ssdm name="e_64"/></StgValue>
</operation>

<operation id="1824" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2413 %add_ln74_62 = add i32 %xor_ln66_127, i32 %t1_31

]]></Node>
<StgValue><ssdm name="add_ln74_62"/></StgValue>
</operation>

<operation id="1825" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2414 %a_64 = add i32 %add_ln74_62, i32 %xor_ln66_125

]]></Node>
<StgValue><ssdm name="a_64"/></StgValue>
</operation>

<operation id="1826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2415 %lshr_ln65_95 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_64, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_95"/></StgValue>
</operation>

<operation id="1827" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2416 %trunc_ln65_96 = trunc i32 %e_64

]]></Node>
<StgValue><ssdm name="trunc_ln65_96"/></StgValue>
</operation>

<operation id="1828" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2417 %or_ln65_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_96, i26 %lshr_ln65_95

]]></Node>
<StgValue><ssdm name="or_ln65_95"/></StgValue>
</operation>

<operation id="1829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2418 %lshr_ln65_96 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_64, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_96"/></StgValue>
</operation>

<operation id="1830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2419 %trunc_ln65_97 = trunc i32 %e_64

]]></Node>
<StgValue><ssdm name="trunc_ln65_97"/></StgValue>
</operation>

<operation id="1831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2420 %or_ln65_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_97, i21 %lshr_ln65_96

]]></Node>
<StgValue><ssdm name="or_ln65_96"/></StgValue>
</operation>

<operation id="1832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2421 %lshr_ln65_97 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_64, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_97"/></StgValue>
</operation>

<operation id="1833" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2422 %trunc_ln65_98 = trunc i32 %e_64

]]></Node>
<StgValue><ssdm name="trunc_ln65_98"/></StgValue>
</operation>

<operation id="1834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2423 %or_ln65_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_98, i7 %lshr_ln65_97

]]></Node>
<StgValue><ssdm name="or_ln65_97"/></StgValue>
</operation>

<operation id="1835" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2424 %xor_ln65_128 = xor i32 %or_ln65_95, i32 %or_ln65_96

]]></Node>
<StgValue><ssdm name="xor_ln65_128"/></StgValue>
</operation>

<operation id="1836" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2425 %xor_ln65_129 = xor i32 %xor_ln65_128, i32 %or_ln65_97

]]></Node>
<StgValue><ssdm name="xor_ln65_129"/></StgValue>
</operation>

<operation id="1837" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2426 %and_ln65_64 = and i32 %e_64, i32 %e_63

]]></Node>
<StgValue><ssdm name="and_ln65_64"/></StgValue>
</operation>

<operation id="1838" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2427 %xor_ln65_130 = xor i32 %e_64, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_130"/></StgValue>
</operation>

<operation id="1839" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2428 %and_ln65_65 = and i32 %e_62, i32 %xor_ln65_130

]]></Node>
<StgValue><ssdm name="and_ln65_65"/></StgValue>
</operation>

<operation id="1840" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2429 %xor_ln65_131 = xor i32 %and_ln65_64, i32 %and_ln65_65

]]></Node>
<StgValue><ssdm name="xor_ln65_131"/></StgValue>
</operation>

<operation id="1841" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2430 %add_ln65_128 = add i32 %xor_ln65_131, i32 %e_61

]]></Node>
<StgValue><ssdm name="add_ln65_128"/></StgValue>
</operation>

<operation id="1842" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2431 %add_ln65_129 = add i32 %xor_ln65_129, i32 666307205

]]></Node>
<StgValue><ssdm name="add_ln65_129"/></StgValue>
</operation>

<operation id="1843" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2432 %add_ln65_130 = add i32 %add_ln65_129, i32 %m_32

]]></Node>
<StgValue><ssdm name="add_ln65_130"/></StgValue>
</operation>

<operation id="1844" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2433 %t1_32 = add i32 %add_ln65_130, i32 %add_ln65_128

]]></Node>
<StgValue><ssdm name="t1_32"/></StgValue>
</operation>

<operation id="1845" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2434 %lshr_ln66_95 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_64, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_95"/></StgValue>
</operation>

<operation id="1846" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2435 %trunc_ln66_96 = trunc i32 %a_64

]]></Node>
<StgValue><ssdm name="trunc_ln66_96"/></StgValue>
</operation>

<operation id="1847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2436 %or_ln66_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_96, i30 %lshr_ln66_95

]]></Node>
<StgValue><ssdm name="or_ln66_95"/></StgValue>
</operation>

<operation id="1848" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2437 %lshr_ln66_96 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_64, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_96"/></StgValue>
</operation>

<operation id="1849" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2438 %trunc_ln66_97 = trunc i32 %a_64

]]></Node>
<StgValue><ssdm name="trunc_ln66_97"/></StgValue>
</operation>

<operation id="1850" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2439 %or_ln66_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_97, i19 %lshr_ln66_96

]]></Node>
<StgValue><ssdm name="or_ln66_96"/></StgValue>
</operation>

<operation id="1851" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2440 %lshr_ln66_97 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_64, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_97"/></StgValue>
</operation>

<operation id="1852" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2441 %trunc_ln66_98 = trunc i32 %a_64

]]></Node>
<StgValue><ssdm name="trunc_ln66_98"/></StgValue>
</operation>

<operation id="1853" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2442 %or_ln66_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_98, i10 %lshr_ln66_97

]]></Node>
<StgValue><ssdm name="or_ln66_97"/></StgValue>
</operation>

<operation id="1854" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2443 %xor_ln66_128 = xor i32 %or_ln66_95, i32 %or_ln66_96

]]></Node>
<StgValue><ssdm name="xor_ln66_128"/></StgValue>
</operation>

<operation id="1855" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2444 %xor_ln66_129 = xor i32 %xor_ln66_128, i32 %or_ln66_97

]]></Node>
<StgValue><ssdm name="xor_ln66_129"/></StgValue>
</operation>

<operation id="1856" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2445 %and_ln66_65 = and i32 %a_64, i32 %a_63

]]></Node>
<StgValue><ssdm name="and_ln66_65"/></StgValue>
</operation>

<operation id="1857" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2446 %and_ln66_66 = and i32 %a_64, i32 %a_62

]]></Node>
<StgValue><ssdm name="and_ln66_66"/></StgValue>
</operation>

<operation id="1858" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2447 %xor_ln66_130 = xor i32 %and_ln66_63, i32 %and_ln66_66

]]></Node>
<StgValue><ssdm name="xor_ln66_130"/></StgValue>
</operation>

<operation id="1859" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2448 %xor_ln66_131 = xor i32 %xor_ln66_130, i32 %and_ln66_65

]]></Node>
<StgValue><ssdm name="xor_ln66_131"/></StgValue>
</operation>

<operation id="1860" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2449 %e_65 = add i32 %t1_32, i32 %a_61

]]></Node>
<StgValue><ssdm name="e_65"/></StgValue>
</operation>

<operation id="1861" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2450 %add_ln74_64 = add i32 %xor_ln66_131, i32 %t1_32

]]></Node>
<StgValue><ssdm name="add_ln74_64"/></StgValue>
</operation>

<operation id="1862" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2451 %a_65 = add i32 %add_ln74_64, i32 %xor_ln66_129

]]></Node>
<StgValue><ssdm name="a_65"/></StgValue>
</operation>

<operation id="1863" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2452 %lshr_ln65_98 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_65, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_98"/></StgValue>
</operation>

<operation id="1864" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2453 %trunc_ln65_99 = trunc i32 %e_65

]]></Node>
<StgValue><ssdm name="trunc_ln65_99"/></StgValue>
</operation>

<operation id="1865" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2454 %or_ln65_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_99, i26 %lshr_ln65_98

]]></Node>
<StgValue><ssdm name="or_ln65_98"/></StgValue>
</operation>

<operation id="1866" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2455 %lshr_ln65_99 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_65, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_99"/></StgValue>
</operation>

<operation id="1867" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2456 %trunc_ln65_100 = trunc i32 %e_65

]]></Node>
<StgValue><ssdm name="trunc_ln65_100"/></StgValue>
</operation>

<operation id="1868" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2457 %or_ln65_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_100, i21 %lshr_ln65_99

]]></Node>
<StgValue><ssdm name="or_ln65_99"/></StgValue>
</operation>

<operation id="1869" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2458 %lshr_ln65_100 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_65, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_100"/></StgValue>
</operation>

<operation id="1870" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2459 %trunc_ln65_101 = trunc i32 %e_65

]]></Node>
<StgValue><ssdm name="trunc_ln65_101"/></StgValue>
</operation>

<operation id="1871" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2460 %or_ln65_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_101, i7 %lshr_ln65_100

]]></Node>
<StgValue><ssdm name="or_ln65_100"/></StgValue>
</operation>

<operation id="1872" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2461 %xor_ln65_132 = xor i32 %or_ln65_98, i32 %or_ln65_99

]]></Node>
<StgValue><ssdm name="xor_ln65_132"/></StgValue>
</operation>

<operation id="1873" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2462 %xor_ln65_133 = xor i32 %xor_ln65_132, i32 %or_ln65_100

]]></Node>
<StgValue><ssdm name="xor_ln65_133"/></StgValue>
</operation>

<operation id="1874" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2463 %and_ln65_66 = and i32 %e_65, i32 %e_64

]]></Node>
<StgValue><ssdm name="and_ln65_66"/></StgValue>
</operation>

<operation id="1875" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2464 %xor_ln65_134 = xor i32 %e_65, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_134"/></StgValue>
</operation>

<operation id="1876" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2465 %and_ln65_67 = and i32 %e_63, i32 %xor_ln65_134

]]></Node>
<StgValue><ssdm name="and_ln65_67"/></StgValue>
</operation>

<operation id="1877" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2466 %xor_ln65_135 = xor i32 %and_ln65_66, i32 %and_ln65_67

]]></Node>
<StgValue><ssdm name="xor_ln65_135"/></StgValue>
</operation>

<operation id="1878" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2467 %add_ln65_132 = add i32 %xor_ln65_135, i32 %e_62

]]></Node>
<StgValue><ssdm name="add_ln65_132"/></StgValue>
</operation>

<operation id="1879" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2468 %add_ln65_133 = add i32 %xor_ln65_133, i32 773529912

]]></Node>
<StgValue><ssdm name="add_ln65_133"/></StgValue>
</operation>

<operation id="1880" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2469 %add_ln65_134 = add i32 %add_ln65_133, i32 %m_33

]]></Node>
<StgValue><ssdm name="add_ln65_134"/></StgValue>
</operation>

<operation id="1881" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2470 %t1_33 = add i32 %add_ln65_134, i32 %add_ln65_132

]]></Node>
<StgValue><ssdm name="t1_33"/></StgValue>
</operation>

<operation id="1882" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2471 %lshr_ln66_98 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_65, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_98"/></StgValue>
</operation>

<operation id="1883" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2472 %trunc_ln66_99 = trunc i32 %a_65

]]></Node>
<StgValue><ssdm name="trunc_ln66_99"/></StgValue>
</operation>

<operation id="1884" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2473 %or_ln66_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_99, i30 %lshr_ln66_98

]]></Node>
<StgValue><ssdm name="or_ln66_98"/></StgValue>
</operation>

<operation id="1885" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2474 %lshr_ln66_99 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_65, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_99"/></StgValue>
</operation>

<operation id="1886" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2475 %trunc_ln66_100 = trunc i32 %a_65

]]></Node>
<StgValue><ssdm name="trunc_ln66_100"/></StgValue>
</operation>

<operation id="1887" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2476 %or_ln66_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_100, i19 %lshr_ln66_99

]]></Node>
<StgValue><ssdm name="or_ln66_99"/></StgValue>
</operation>

<operation id="1888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2477 %lshr_ln66_100 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_65, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_100"/></StgValue>
</operation>

<operation id="1889" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2478 %trunc_ln66_101 = trunc i32 %a_65

]]></Node>
<StgValue><ssdm name="trunc_ln66_101"/></StgValue>
</operation>

<operation id="1890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2479 %or_ln66_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_101, i10 %lshr_ln66_100

]]></Node>
<StgValue><ssdm name="or_ln66_100"/></StgValue>
</operation>

<operation id="1891" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2480 %xor_ln66_132 = xor i32 %or_ln66_98, i32 %or_ln66_99

]]></Node>
<StgValue><ssdm name="xor_ln66_132"/></StgValue>
</operation>

<operation id="1892" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2481 %xor_ln66_133 = xor i32 %xor_ln66_132, i32 %or_ln66_100

]]></Node>
<StgValue><ssdm name="xor_ln66_133"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1893" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:550 %add_ln51_54 = add i32 %m_18, i32 %m_27

]]></Node>
<StgValue><ssdm name="add_ln51_54"/></StgValue>
</operation>

<operation id="1894" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:552 %m_34 = add i32 %add_ln51_55, i32 %add_ln51_54

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="1895" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:573 %add_ln51_57 = add i32 %m_19, i32 %m_28

]]></Node>
<StgValue><ssdm name="add_ln51_57"/></StgValue>
</operation>

<operation id="1896" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:575 %m_35 = add i32 %add_ln51_58, i32 %add_ln51_57

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="1897" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:576 %lshr_ln51_86 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_34, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_86"/></StgValue>
</operation>

<operation id="1898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:577 %trunc_ln51_46 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln51_46"/></StgValue>
</operation>

<operation id="1899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:578 %or_ln51_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_46, i15 %lshr_ln51_86

]]></Node>
<StgValue><ssdm name="or_ln51_79"/></StgValue>
</operation>

<operation id="1900" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:579 %lshr_ln51_87 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_34, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_87"/></StgValue>
</operation>

<operation id="1901" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:580 %trunc_ln51_47 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln51_47"/></StgValue>
</operation>

<operation id="1902" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:581 %or_ln51_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_47, i13 %lshr_ln51_87

]]></Node>
<StgValue><ssdm name="or_ln51_80"/></StgValue>
</operation>

<operation id="1903" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:582 %lshr_ln51_88 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_34, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_88"/></StgValue>
</operation>

<operation id="1904" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:583 %zext_ln51_40 = zext i22 %lshr_ln51_88

]]></Node>
<StgValue><ssdm name="zext_ln51_40"/></StgValue>
</operation>

<operation id="1905" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:584 %xor_ln51_80 = xor i32 %zext_ln51_40, i32 %or_ln51_80

]]></Node>
<StgValue><ssdm name="xor_ln51_80"/></StgValue>
</operation>

<operation id="1906" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:585 %xor_ln51_81 = xor i32 %xor_ln51_80, i32 %or_ln51_79

]]></Node>
<StgValue><ssdm name="xor_ln51_81"/></StgValue>
</operation>

<operation id="1907" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:586 %lshr_ln51_89 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_21, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_89"/></StgValue>
</operation>

<operation id="1908" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:587 %trunc_ln51_48 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln51_48"/></StgValue>
</operation>

<operation id="1909" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:588 %or_ln51_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_48, i25 %lshr_ln51_89

]]></Node>
<StgValue><ssdm name="or_ln51_81"/></StgValue>
</operation>

<operation id="1910" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:589 %lshr_ln51_90 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_21, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_90"/></StgValue>
</operation>

<operation id="1911" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:590 %trunc_ln51_49 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln51_49"/></StgValue>
</operation>

<operation id="1912" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:591 %or_ln51_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_49, i14 %lshr_ln51_90

]]></Node>
<StgValue><ssdm name="or_ln51_82"/></StgValue>
</operation>

<operation id="1913" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:592 %lshr_ln51_91 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_21, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_91"/></StgValue>
</operation>

<operation id="1914" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:593 %zext_ln51_41 = zext i29 %lshr_ln51_91

]]></Node>
<StgValue><ssdm name="zext_ln51_41"/></StgValue>
</operation>

<operation id="1915" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:594 %xor_ln51_82 = xor i32 %zext_ln51_41, i32 %or_ln51_82

]]></Node>
<StgValue><ssdm name="xor_ln51_82"/></StgValue>
</operation>

<operation id="1916" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:595 %xor_ln51_83 = xor i32 %xor_ln51_82, i32 %or_ln51_81

]]></Node>
<StgValue><ssdm name="xor_ln51_83"/></StgValue>
</operation>

<operation id="1917" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:596 %add_ln51_60 = add i32 %m_20, i32 %m_29

]]></Node>
<StgValue><ssdm name="add_ln51_60"/></StgValue>
</operation>

<operation id="1918" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:597 %add_ln51_61 = add i32 %xor_ln51_83, i32 %xor_ln51_81

]]></Node>
<StgValue><ssdm name="add_ln51_61"/></StgValue>
</operation>

<operation id="1919" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:598 %m_36 = add i32 %add_ln51_61, i32 %add_ln51_60

]]></Node>
<StgValue><ssdm name="m_36"/></StgValue>
</operation>

<operation id="1920" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:599 %lshr_ln51_92 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_35, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_92"/></StgValue>
</operation>

<operation id="1921" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:600 %trunc_ln51_50 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln51_50"/></StgValue>
</operation>

<operation id="1922" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:601 %or_ln51_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_50, i15 %lshr_ln51_92

]]></Node>
<StgValue><ssdm name="or_ln51_83"/></StgValue>
</operation>

<operation id="1923" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:602 %lshr_ln51_93 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_35, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_93"/></StgValue>
</operation>

<operation id="1924" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:603 %trunc_ln51_51 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln51_51"/></StgValue>
</operation>

<operation id="1925" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:604 %or_ln51_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_51, i13 %lshr_ln51_93

]]></Node>
<StgValue><ssdm name="or_ln51_84"/></StgValue>
</operation>

<operation id="1926" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:605 %lshr_ln51_94 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_35, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_94"/></StgValue>
</operation>

<operation id="1927" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:606 %zext_ln51_42 = zext i22 %lshr_ln51_94

]]></Node>
<StgValue><ssdm name="zext_ln51_42"/></StgValue>
</operation>

<operation id="1928" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:607 %xor_ln51_84 = xor i32 %zext_ln51_42, i32 %or_ln51_84

]]></Node>
<StgValue><ssdm name="xor_ln51_84"/></StgValue>
</operation>

<operation id="1929" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:608 %xor_ln51_85 = xor i32 %xor_ln51_84, i32 %or_ln51_83

]]></Node>
<StgValue><ssdm name="xor_ln51_85"/></StgValue>
</operation>

<operation id="1930" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:609 %lshr_ln51_95 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_22, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_95"/></StgValue>
</operation>

<operation id="1931" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:610 %trunc_ln51_52 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln51_52"/></StgValue>
</operation>

<operation id="1932" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:611 %or_ln51_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_52, i25 %lshr_ln51_95

]]></Node>
<StgValue><ssdm name="or_ln51_85"/></StgValue>
</operation>

<operation id="1933" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:612 %lshr_ln51_96 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_22, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_96"/></StgValue>
</operation>

<operation id="1934" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:613 %trunc_ln51_53 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln51_53"/></StgValue>
</operation>

<operation id="1935" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:614 %or_ln51_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_53, i14 %lshr_ln51_96

]]></Node>
<StgValue><ssdm name="or_ln51_86"/></StgValue>
</operation>

<operation id="1936" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:615 %lshr_ln51_97 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_22, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_97"/></StgValue>
</operation>

<operation id="1937" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:616 %zext_ln51_43 = zext i29 %lshr_ln51_97

]]></Node>
<StgValue><ssdm name="zext_ln51_43"/></StgValue>
</operation>

<operation id="1938" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:617 %xor_ln51_86 = xor i32 %zext_ln51_43, i32 %or_ln51_86

]]></Node>
<StgValue><ssdm name="xor_ln51_86"/></StgValue>
</operation>

<operation id="1939" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:618 %xor_ln51_87 = xor i32 %xor_ln51_86, i32 %or_ln51_85

]]></Node>
<StgValue><ssdm name="xor_ln51_87"/></StgValue>
</operation>

<operation id="1940" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:620 %add_ln51_64 = add i32 %xor_ln51_87, i32 %xor_ln51_85

]]></Node>
<StgValue><ssdm name="add_ln51_64"/></StgValue>
</operation>

<operation id="1941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:622 %lshr_ln51_98 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_36, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_98"/></StgValue>
</operation>

<operation id="1942" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:623 %trunc_ln51_54 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln51_54"/></StgValue>
</operation>

<operation id="1943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:624 %or_ln51_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_54, i15 %lshr_ln51_98

]]></Node>
<StgValue><ssdm name="or_ln51_87"/></StgValue>
</operation>

<operation id="1944" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:625 %lshr_ln51_99 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_36, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_99"/></StgValue>
</operation>

<operation id="1945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:626 %trunc_ln51_55 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln51_55"/></StgValue>
</operation>

<operation id="1946" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:627 %or_ln51_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_55, i13 %lshr_ln51_99

]]></Node>
<StgValue><ssdm name="or_ln51_88"/></StgValue>
</operation>

<operation id="1947" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:628 %lshr_ln51_100 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_36, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_100"/></StgValue>
</operation>

<operation id="1948" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:629 %zext_ln51_44 = zext i22 %lshr_ln51_100

]]></Node>
<StgValue><ssdm name="zext_ln51_44"/></StgValue>
</operation>

<operation id="1949" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:630 %xor_ln51_88 = xor i32 %zext_ln51_44, i32 %or_ln51_88

]]></Node>
<StgValue><ssdm name="xor_ln51_88"/></StgValue>
</operation>

<operation id="1950" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:631 %xor_ln51_89 = xor i32 %xor_ln51_88, i32 %or_ln51_87

]]></Node>
<StgValue><ssdm name="xor_ln51_89"/></StgValue>
</operation>

<operation id="1951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:632 %lshr_ln51_101 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_23, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_101"/></StgValue>
</operation>

<operation id="1952" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:633 %trunc_ln51_56 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln51_56"/></StgValue>
</operation>

<operation id="1953" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:634 %or_ln51_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_56, i25 %lshr_ln51_101

]]></Node>
<StgValue><ssdm name="or_ln51_89"/></StgValue>
</operation>

<operation id="1954" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:635 %lshr_ln51_102 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_23, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_102"/></StgValue>
</operation>

<operation id="1955" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:636 %trunc_ln51_57 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln51_57"/></StgValue>
</operation>

<operation id="1956" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:637 %or_ln51_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_57, i14 %lshr_ln51_102

]]></Node>
<StgValue><ssdm name="or_ln51_90"/></StgValue>
</operation>

<operation id="1957" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:638 %lshr_ln51_103 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_23, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_103"/></StgValue>
</operation>

<operation id="1958" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:639 %zext_ln51_45 = zext i29 %lshr_ln51_103

]]></Node>
<StgValue><ssdm name="zext_ln51_45"/></StgValue>
</operation>

<operation id="1959" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:640 %xor_ln51_90 = xor i32 %zext_ln51_45, i32 %or_ln51_90

]]></Node>
<StgValue><ssdm name="xor_ln51_90"/></StgValue>
</operation>

<operation id="1960" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:641 %xor_ln51_91 = xor i32 %xor_ln51_90, i32 %or_ln51_89

]]></Node>
<StgValue><ssdm name="xor_ln51_91"/></StgValue>
</operation>

<operation id="1961" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:643 %add_ln51_67 = add i32 %xor_ln51_91, i32 %xor_ln51_89

]]></Node>
<StgValue><ssdm name="add_ln51_67"/></StgValue>
</operation>

<operation id="1962" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2482 %and_ln66_67 = and i32 %a_65, i32 %a_64

]]></Node>
<StgValue><ssdm name="and_ln66_67"/></StgValue>
</operation>

<operation id="1963" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2483 %and_ln66_68 = and i32 %a_65, i32 %a_63

]]></Node>
<StgValue><ssdm name="and_ln66_68"/></StgValue>
</operation>

<operation id="1964" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2484 %xor_ln66_134 = xor i32 %and_ln66_65, i32 %and_ln66_68

]]></Node>
<StgValue><ssdm name="xor_ln66_134"/></StgValue>
</operation>

<operation id="1965" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2485 %xor_ln66_135 = xor i32 %xor_ln66_134, i32 %and_ln66_67

]]></Node>
<StgValue><ssdm name="xor_ln66_135"/></StgValue>
</operation>

<operation id="1966" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2486 %e_66 = add i32 %t1_33, i32 %a_62

]]></Node>
<StgValue><ssdm name="e_66"/></StgValue>
</operation>

<operation id="1967" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2487 %add_ln74_66 = add i32 %xor_ln66_135, i32 %t1_33

]]></Node>
<StgValue><ssdm name="add_ln74_66"/></StgValue>
</operation>

<operation id="1968" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2488 %a_66 = add i32 %add_ln74_66, i32 %xor_ln66_133

]]></Node>
<StgValue><ssdm name="a_66"/></StgValue>
</operation>

<operation id="1969" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2489 %lshr_ln65_101 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_66, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_101"/></StgValue>
</operation>

<operation id="1970" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2490 %trunc_ln65_102 = trunc i32 %e_66

]]></Node>
<StgValue><ssdm name="trunc_ln65_102"/></StgValue>
</operation>

<operation id="1971" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2491 %or_ln65_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_102, i26 %lshr_ln65_101

]]></Node>
<StgValue><ssdm name="or_ln65_101"/></StgValue>
</operation>

<operation id="1972" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2492 %lshr_ln65_102 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_66, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_102"/></StgValue>
</operation>

<operation id="1973" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2493 %trunc_ln65_103 = trunc i32 %e_66

]]></Node>
<StgValue><ssdm name="trunc_ln65_103"/></StgValue>
</operation>

<operation id="1974" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2494 %or_ln65_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_103, i21 %lshr_ln65_102

]]></Node>
<StgValue><ssdm name="or_ln65_102"/></StgValue>
</operation>

<operation id="1975" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2495 %lshr_ln65_103 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_66, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_103"/></StgValue>
</operation>

<operation id="1976" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2496 %trunc_ln65_104 = trunc i32 %e_66

]]></Node>
<StgValue><ssdm name="trunc_ln65_104"/></StgValue>
</operation>

<operation id="1977" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2497 %or_ln65_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_104, i7 %lshr_ln65_103

]]></Node>
<StgValue><ssdm name="or_ln65_103"/></StgValue>
</operation>

<operation id="1978" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2498 %xor_ln65_136 = xor i32 %or_ln65_101, i32 %or_ln65_102

]]></Node>
<StgValue><ssdm name="xor_ln65_136"/></StgValue>
</operation>

<operation id="1979" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2499 %xor_ln65_137 = xor i32 %xor_ln65_136, i32 %or_ln65_103

]]></Node>
<StgValue><ssdm name="xor_ln65_137"/></StgValue>
</operation>

<operation id="1980" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2500 %and_ln65_68 = and i32 %e_66, i32 %e_65

]]></Node>
<StgValue><ssdm name="and_ln65_68"/></StgValue>
</operation>

<operation id="1981" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2501 %xor_ln65_138 = xor i32 %e_66, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_138"/></StgValue>
</operation>

<operation id="1982" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2502 %and_ln65_69 = and i32 %e_64, i32 %xor_ln65_138

]]></Node>
<StgValue><ssdm name="and_ln65_69"/></StgValue>
</operation>

<operation id="1983" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2503 %xor_ln65_139 = xor i32 %and_ln65_68, i32 %and_ln65_69

]]></Node>
<StgValue><ssdm name="xor_ln65_139"/></StgValue>
</operation>

<operation id="1984" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2504 %add_ln65_136 = add i32 %xor_ln65_139, i32 %e_63

]]></Node>
<StgValue><ssdm name="add_ln65_136"/></StgValue>
</operation>

<operation id="1985" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2505 %add_ln65_137 = add i32 %xor_ln65_137, i32 1294757372

]]></Node>
<StgValue><ssdm name="add_ln65_137"/></StgValue>
</operation>

<operation id="1986" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2506 %add_ln65_138 = add i32 %add_ln65_137, i32 %m_34

]]></Node>
<StgValue><ssdm name="add_ln65_138"/></StgValue>
</operation>

<operation id="1987" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2507 %t1_34 = add i32 %add_ln65_138, i32 %add_ln65_136

]]></Node>
<StgValue><ssdm name="t1_34"/></StgValue>
</operation>

<operation id="1988" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2508 %lshr_ln66_101 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_66, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_101"/></StgValue>
</operation>

<operation id="1989" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2509 %trunc_ln66_102 = trunc i32 %a_66

]]></Node>
<StgValue><ssdm name="trunc_ln66_102"/></StgValue>
</operation>

<operation id="1990" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2510 %or_ln66_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_102, i30 %lshr_ln66_101

]]></Node>
<StgValue><ssdm name="or_ln66_101"/></StgValue>
</operation>

<operation id="1991" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2511 %lshr_ln66_102 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_66, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_102"/></StgValue>
</operation>

<operation id="1992" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2512 %trunc_ln66_103 = trunc i32 %a_66

]]></Node>
<StgValue><ssdm name="trunc_ln66_103"/></StgValue>
</operation>

<operation id="1993" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2513 %or_ln66_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_103, i19 %lshr_ln66_102

]]></Node>
<StgValue><ssdm name="or_ln66_102"/></StgValue>
</operation>

<operation id="1994" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2514 %lshr_ln66_103 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_66, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_103"/></StgValue>
</operation>

<operation id="1995" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2515 %trunc_ln66_104 = trunc i32 %a_66

]]></Node>
<StgValue><ssdm name="trunc_ln66_104"/></StgValue>
</operation>

<operation id="1996" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2516 %or_ln66_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_104, i10 %lshr_ln66_103

]]></Node>
<StgValue><ssdm name="or_ln66_103"/></StgValue>
</operation>

<operation id="1997" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2517 %xor_ln66_136 = xor i32 %or_ln66_101, i32 %or_ln66_102

]]></Node>
<StgValue><ssdm name="xor_ln66_136"/></StgValue>
</operation>

<operation id="1998" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2518 %xor_ln66_137 = xor i32 %xor_ln66_136, i32 %or_ln66_103

]]></Node>
<StgValue><ssdm name="xor_ln66_137"/></StgValue>
</operation>

<operation id="1999" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2523 %e_67 = add i32 %t1_34, i32 %a_63

]]></Node>
<StgValue><ssdm name="e_67"/></StgValue>
</operation>

<operation id="2000" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2526 %lshr_ln65_104 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_67, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_104"/></StgValue>
</operation>

<operation id="2001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2527 %trunc_ln65_105 = trunc i32 %e_67

]]></Node>
<StgValue><ssdm name="trunc_ln65_105"/></StgValue>
</operation>

<operation id="2002" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2528 %or_ln65_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_105, i26 %lshr_ln65_104

]]></Node>
<StgValue><ssdm name="or_ln65_104"/></StgValue>
</operation>

<operation id="2003" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2529 %lshr_ln65_105 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_67, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_105"/></StgValue>
</operation>

<operation id="2004" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2530 %trunc_ln65_106 = trunc i32 %e_67

]]></Node>
<StgValue><ssdm name="trunc_ln65_106"/></StgValue>
</operation>

<operation id="2005" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2531 %or_ln65_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_106, i21 %lshr_ln65_105

]]></Node>
<StgValue><ssdm name="or_ln65_105"/></StgValue>
</operation>

<operation id="2006" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2532 %lshr_ln65_106 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_67, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_106"/></StgValue>
</operation>

<operation id="2007" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2533 %trunc_ln65_107 = trunc i32 %e_67

]]></Node>
<StgValue><ssdm name="trunc_ln65_107"/></StgValue>
</operation>

<operation id="2008" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2534 %or_ln65_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_107, i7 %lshr_ln65_106

]]></Node>
<StgValue><ssdm name="or_ln65_106"/></StgValue>
</operation>

<operation id="2009" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2535 %xor_ln65_140 = xor i32 %or_ln65_104, i32 %or_ln65_105

]]></Node>
<StgValue><ssdm name="xor_ln65_140"/></StgValue>
</operation>

<operation id="2010" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2536 %xor_ln65_141 = xor i32 %xor_ln65_140, i32 %or_ln65_106

]]></Node>
<StgValue><ssdm name="xor_ln65_141"/></StgValue>
</operation>

<operation id="2011" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2537 %and_ln65_70 = and i32 %e_67, i32 %e_66

]]></Node>
<StgValue><ssdm name="and_ln65_70"/></StgValue>
</operation>

<operation id="2012" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2538 %xor_ln65_142 = xor i32 %e_67, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_142"/></StgValue>
</operation>

<operation id="2013" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2539 %and_ln65_71 = and i32 %e_65, i32 %xor_ln65_142

]]></Node>
<StgValue><ssdm name="and_ln65_71"/></StgValue>
</operation>

<operation id="2014" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2540 %xor_ln65_143 = xor i32 %and_ln65_70, i32 %and_ln65_71

]]></Node>
<StgValue><ssdm name="xor_ln65_143"/></StgValue>
</operation>

<operation id="2015" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2541 %add_ln65_140 = add i32 %xor_ln65_143, i32 %e_64

]]></Node>
<StgValue><ssdm name="add_ln65_140"/></StgValue>
</operation>

<operation id="2016" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2542 %add_ln65_141 = add i32 %xor_ln65_141, i32 1396182291

]]></Node>
<StgValue><ssdm name="add_ln65_141"/></StgValue>
</operation>

<operation id="2017" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2543 %add_ln65_142 = add i32 %add_ln65_141, i32 %m_35

]]></Node>
<StgValue><ssdm name="add_ln65_142"/></StgValue>
</operation>

<operation id="2018" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2544 %t1_35 = add i32 %add_ln65_142, i32 %add_ln65_140

]]></Node>
<StgValue><ssdm name="t1_35"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2019" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:619 %add_ln51_63 = add i32 %m_21, i32 %m_30

]]></Node>
<StgValue><ssdm name="add_ln51_63"/></StgValue>
</operation>

<operation id="2020" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:621 %m_37 = add i32 %add_ln51_64, i32 %add_ln51_63

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="2021" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:645 %lshr_ln51_104 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_37, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_104"/></StgValue>
</operation>

<operation id="2022" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:646 %trunc_ln51_58 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln51_58"/></StgValue>
</operation>

<operation id="2023" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:647 %or_ln51_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_58, i15 %lshr_ln51_104

]]></Node>
<StgValue><ssdm name="or_ln51_91"/></StgValue>
</operation>

<operation id="2024" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:648 %lshr_ln51_105 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_37, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_105"/></StgValue>
</operation>

<operation id="2025" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:649 %trunc_ln51_59 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln51_59"/></StgValue>
</operation>

<operation id="2026" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:650 %or_ln51_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_59, i13 %lshr_ln51_105

]]></Node>
<StgValue><ssdm name="or_ln51_92"/></StgValue>
</operation>

<operation id="2027" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:651 %lshr_ln51_106 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_37, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_106"/></StgValue>
</operation>

<operation id="2028" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:652 %zext_ln51_46 = zext i22 %lshr_ln51_106

]]></Node>
<StgValue><ssdm name="zext_ln51_46"/></StgValue>
</operation>

<operation id="2029" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:653 %xor_ln51_92 = xor i32 %zext_ln51_46, i32 %or_ln51_92

]]></Node>
<StgValue><ssdm name="xor_ln51_92"/></StgValue>
</operation>

<operation id="2030" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:654 %xor_ln51_93 = xor i32 %xor_ln51_92, i32 %or_ln51_91

]]></Node>
<StgValue><ssdm name="xor_ln51_93"/></StgValue>
</operation>

<operation id="2031" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:655 %lshr_ln51_107 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_24, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_107"/></StgValue>
</operation>

<operation id="2032" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:656 %trunc_ln51_60 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln51_60"/></StgValue>
</operation>

<operation id="2033" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:657 %or_ln51_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_60, i25 %lshr_ln51_107

]]></Node>
<StgValue><ssdm name="or_ln51_93"/></StgValue>
</operation>

<operation id="2034" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:658 %lshr_ln51_108 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_24, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_108"/></StgValue>
</operation>

<operation id="2035" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:659 %trunc_ln51_61 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln51_61"/></StgValue>
</operation>

<operation id="2036" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:660 %or_ln51_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_61, i14 %lshr_ln51_108

]]></Node>
<StgValue><ssdm name="or_ln51_94"/></StgValue>
</operation>

<operation id="2037" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:661 %lshr_ln51_109 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_24, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_109"/></StgValue>
</operation>

<operation id="2038" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:662 %zext_ln51_47 = zext i29 %lshr_ln51_109

]]></Node>
<StgValue><ssdm name="zext_ln51_47"/></StgValue>
</operation>

<operation id="2039" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:663 %xor_ln51_94 = xor i32 %zext_ln51_47, i32 %or_ln51_94

]]></Node>
<StgValue><ssdm name="xor_ln51_94"/></StgValue>
</operation>

<operation id="2040" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:664 %xor_ln51_95 = xor i32 %xor_ln51_94, i32 %or_ln51_93

]]></Node>
<StgValue><ssdm name="xor_ln51_95"/></StgValue>
</operation>

<operation id="2041" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:666 %add_ln51_70 = add i32 %xor_ln51_95, i32 %xor_ln51_93

]]></Node>
<StgValue><ssdm name="add_ln51_70"/></StgValue>
</operation>

<operation id="2042" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2519 %and_ln66_69 = and i32 %a_66, i32 %a_65

]]></Node>
<StgValue><ssdm name="and_ln66_69"/></StgValue>
</operation>

<operation id="2043" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2520 %and_ln66_70 = and i32 %a_66, i32 %a_64

]]></Node>
<StgValue><ssdm name="and_ln66_70"/></StgValue>
</operation>

<operation id="2044" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2521 %xor_ln66_138 = xor i32 %and_ln66_67, i32 %and_ln66_70

]]></Node>
<StgValue><ssdm name="xor_ln66_138"/></StgValue>
</operation>

<operation id="2045" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2522 %xor_ln66_139 = xor i32 %xor_ln66_138, i32 %and_ln66_69

]]></Node>
<StgValue><ssdm name="xor_ln66_139"/></StgValue>
</operation>

<operation id="2046" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2524 %add_ln74_68 = add i32 %xor_ln66_139, i32 %t1_34

]]></Node>
<StgValue><ssdm name="add_ln74_68"/></StgValue>
</operation>

<operation id="2047" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2525 %a_67 = add i32 %add_ln74_68, i32 %xor_ln66_137

]]></Node>
<StgValue><ssdm name="a_67"/></StgValue>
</operation>

<operation id="2048" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2545 %lshr_ln66_104 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_67, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_104"/></StgValue>
</operation>

<operation id="2049" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2546 %trunc_ln66_105 = trunc i32 %a_67

]]></Node>
<StgValue><ssdm name="trunc_ln66_105"/></StgValue>
</operation>

<operation id="2050" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2547 %or_ln66_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_105, i30 %lshr_ln66_104

]]></Node>
<StgValue><ssdm name="or_ln66_104"/></StgValue>
</operation>

<operation id="2051" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2548 %lshr_ln66_105 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_67, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_105"/></StgValue>
</operation>

<operation id="2052" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2549 %trunc_ln66_106 = trunc i32 %a_67

]]></Node>
<StgValue><ssdm name="trunc_ln66_106"/></StgValue>
</operation>

<operation id="2053" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2550 %or_ln66_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_106, i19 %lshr_ln66_105

]]></Node>
<StgValue><ssdm name="or_ln66_105"/></StgValue>
</operation>

<operation id="2054" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2551 %lshr_ln66_106 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_67, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_106"/></StgValue>
</operation>

<operation id="2055" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2552 %trunc_ln66_107 = trunc i32 %a_67

]]></Node>
<StgValue><ssdm name="trunc_ln66_107"/></StgValue>
</operation>

<operation id="2056" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2553 %or_ln66_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_107, i10 %lshr_ln66_106

]]></Node>
<StgValue><ssdm name="or_ln66_106"/></StgValue>
</operation>

<operation id="2057" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2554 %xor_ln66_140 = xor i32 %or_ln66_104, i32 %or_ln66_105

]]></Node>
<StgValue><ssdm name="xor_ln66_140"/></StgValue>
</operation>

<operation id="2058" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2555 %xor_ln66_141 = xor i32 %xor_ln66_140, i32 %or_ln66_106

]]></Node>
<StgValue><ssdm name="xor_ln66_141"/></StgValue>
</operation>

<operation id="2059" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2556 %and_ln66_71 = and i32 %a_67, i32 %a_66

]]></Node>
<StgValue><ssdm name="and_ln66_71"/></StgValue>
</operation>

<operation id="2060" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2557 %and_ln66_72 = and i32 %a_67, i32 %a_65

]]></Node>
<StgValue><ssdm name="and_ln66_72"/></StgValue>
</operation>

<operation id="2061" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2558 %xor_ln66_142 = xor i32 %and_ln66_69, i32 %and_ln66_72

]]></Node>
<StgValue><ssdm name="xor_ln66_142"/></StgValue>
</operation>

<operation id="2062" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2559 %xor_ln66_143 = xor i32 %xor_ln66_142, i32 %and_ln66_71

]]></Node>
<StgValue><ssdm name="xor_ln66_143"/></StgValue>
</operation>

<operation id="2063" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2560 %e_68 = add i32 %t1_35, i32 %a_64

]]></Node>
<StgValue><ssdm name="e_68"/></StgValue>
</operation>

<operation id="2064" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2561 %add_ln74_70 = add i32 %xor_ln66_143, i32 %t1_35

]]></Node>
<StgValue><ssdm name="add_ln74_70"/></StgValue>
</operation>

<operation id="2065" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2562 %a_68 = add i32 %add_ln74_70, i32 %xor_ln66_141

]]></Node>
<StgValue><ssdm name="a_68"/></StgValue>
</operation>

<operation id="2066" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2563 %lshr_ln65_107 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_68, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_107"/></StgValue>
</operation>

<operation id="2067" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2564 %trunc_ln65_108 = trunc i32 %e_68

]]></Node>
<StgValue><ssdm name="trunc_ln65_108"/></StgValue>
</operation>

<operation id="2068" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2565 %or_ln65_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_108, i26 %lshr_ln65_107

]]></Node>
<StgValue><ssdm name="or_ln65_107"/></StgValue>
</operation>

<operation id="2069" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2566 %lshr_ln65_108 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_68, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_108"/></StgValue>
</operation>

<operation id="2070" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2567 %trunc_ln65_109 = trunc i32 %e_68

]]></Node>
<StgValue><ssdm name="trunc_ln65_109"/></StgValue>
</operation>

<operation id="2071" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2568 %or_ln65_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_109, i21 %lshr_ln65_108

]]></Node>
<StgValue><ssdm name="or_ln65_108"/></StgValue>
</operation>

<operation id="2072" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2569 %lshr_ln65_109 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_68, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_109"/></StgValue>
</operation>

<operation id="2073" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2570 %trunc_ln65_110 = trunc i32 %e_68

]]></Node>
<StgValue><ssdm name="trunc_ln65_110"/></StgValue>
</operation>

<operation id="2074" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2571 %or_ln65_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_110, i7 %lshr_ln65_109

]]></Node>
<StgValue><ssdm name="or_ln65_109"/></StgValue>
</operation>

<operation id="2075" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2572 %xor_ln65_144 = xor i32 %or_ln65_107, i32 %or_ln65_108

]]></Node>
<StgValue><ssdm name="xor_ln65_144"/></StgValue>
</operation>

<operation id="2076" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2573 %xor_ln65_145 = xor i32 %xor_ln65_144, i32 %or_ln65_109

]]></Node>
<StgValue><ssdm name="xor_ln65_145"/></StgValue>
</operation>

<operation id="2077" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2574 %and_ln65_72 = and i32 %e_68, i32 %e_67

]]></Node>
<StgValue><ssdm name="and_ln65_72"/></StgValue>
</operation>

<operation id="2078" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2575 %xor_ln65_146 = xor i32 %e_68, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_146"/></StgValue>
</operation>

<operation id="2079" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2576 %and_ln65_73 = and i32 %e_66, i32 %xor_ln65_146

]]></Node>
<StgValue><ssdm name="and_ln65_73"/></StgValue>
</operation>

<operation id="2080" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2577 %xor_ln65_147 = xor i32 %and_ln65_72, i32 %and_ln65_73

]]></Node>
<StgValue><ssdm name="xor_ln65_147"/></StgValue>
</operation>

<operation id="2081" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2578 %add_ln65_144 = add i32 %xor_ln65_147, i32 %e_65

]]></Node>
<StgValue><ssdm name="add_ln65_144"/></StgValue>
</operation>

<operation id="2082" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2579 %add_ln65_145 = add i32 %xor_ln65_145, i32 1695183700

]]></Node>
<StgValue><ssdm name="add_ln65_145"/></StgValue>
</operation>

<operation id="2083" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2580 %add_ln65_146 = add i32 %add_ln65_145, i32 %m_36

]]></Node>
<StgValue><ssdm name="add_ln65_146"/></StgValue>
</operation>

<operation id="2084" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2581 %t1_36 = add i32 %add_ln65_146, i32 %add_ln65_144

]]></Node>
<StgValue><ssdm name="t1_36"/></StgValue>
</operation>

<operation id="2085" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2582 %lshr_ln66_107 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_68, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_107"/></StgValue>
</operation>

<operation id="2086" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2583 %trunc_ln66_108 = trunc i32 %a_68

]]></Node>
<StgValue><ssdm name="trunc_ln66_108"/></StgValue>
</operation>

<operation id="2087" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2584 %or_ln66_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_108, i30 %lshr_ln66_107

]]></Node>
<StgValue><ssdm name="or_ln66_107"/></StgValue>
</operation>

<operation id="2088" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2585 %lshr_ln66_108 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_68, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_108"/></StgValue>
</operation>

<operation id="2089" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2586 %trunc_ln66_109 = trunc i32 %a_68

]]></Node>
<StgValue><ssdm name="trunc_ln66_109"/></StgValue>
</operation>

<operation id="2090" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2587 %or_ln66_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_109, i19 %lshr_ln66_108

]]></Node>
<StgValue><ssdm name="or_ln66_108"/></StgValue>
</operation>

<operation id="2091" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2588 %lshr_ln66_109 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_68, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_109"/></StgValue>
</operation>

<operation id="2092" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2589 %trunc_ln66_110 = trunc i32 %a_68

]]></Node>
<StgValue><ssdm name="trunc_ln66_110"/></StgValue>
</operation>

<operation id="2093" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2590 %or_ln66_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_110, i10 %lshr_ln66_109

]]></Node>
<StgValue><ssdm name="or_ln66_109"/></StgValue>
</operation>

<operation id="2094" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2591 %xor_ln66_144 = xor i32 %or_ln66_107, i32 %or_ln66_108

]]></Node>
<StgValue><ssdm name="xor_ln66_144"/></StgValue>
</operation>

<operation id="2095" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2592 %xor_ln66_145 = xor i32 %xor_ln66_144, i32 %or_ln66_109

]]></Node>
<StgValue><ssdm name="xor_ln66_145"/></StgValue>
</operation>

<operation id="2096" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2597 %e_69 = add i32 %t1_36, i32 %a_65

]]></Node>
<StgValue><ssdm name="e_69"/></StgValue>
</operation>

<operation id="2097" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2600 %lshr_ln65_110 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_69, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_110"/></StgValue>
</operation>

<operation id="2098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2601 %trunc_ln65_111 = trunc i32 %e_69

]]></Node>
<StgValue><ssdm name="trunc_ln65_111"/></StgValue>
</operation>

<operation id="2099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2602 %or_ln65_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_111, i26 %lshr_ln65_110

]]></Node>
<StgValue><ssdm name="or_ln65_110"/></StgValue>
</operation>

<operation id="2100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2603 %lshr_ln65_111 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_69, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_111"/></StgValue>
</operation>

<operation id="2101" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2604 %trunc_ln65_112 = trunc i32 %e_69

]]></Node>
<StgValue><ssdm name="trunc_ln65_112"/></StgValue>
</operation>

<operation id="2102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2605 %or_ln65_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_112, i21 %lshr_ln65_111

]]></Node>
<StgValue><ssdm name="or_ln65_111"/></StgValue>
</operation>

<operation id="2103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2606 %lshr_ln65_112 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_69, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_112"/></StgValue>
</operation>

<operation id="2104" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2607 %trunc_ln65_113 = trunc i32 %e_69

]]></Node>
<StgValue><ssdm name="trunc_ln65_113"/></StgValue>
</operation>

<operation id="2105" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2608 %or_ln65_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_113, i7 %lshr_ln65_112

]]></Node>
<StgValue><ssdm name="or_ln65_112"/></StgValue>
</operation>

<operation id="2106" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2609 %xor_ln65_148 = xor i32 %or_ln65_110, i32 %or_ln65_111

]]></Node>
<StgValue><ssdm name="xor_ln65_148"/></StgValue>
</operation>

<operation id="2107" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2610 %xor_ln65_149 = xor i32 %xor_ln65_148, i32 %or_ln65_112

]]></Node>
<StgValue><ssdm name="xor_ln65_149"/></StgValue>
</operation>

<operation id="2108" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2611 %and_ln65_74 = and i32 %e_69, i32 %e_68

]]></Node>
<StgValue><ssdm name="and_ln65_74"/></StgValue>
</operation>

<operation id="2109" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2612 %xor_ln65_150 = xor i32 %e_69, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_150"/></StgValue>
</operation>

<operation id="2110" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2613 %and_ln65_75 = and i32 %e_67, i32 %xor_ln65_150

]]></Node>
<StgValue><ssdm name="and_ln65_75"/></StgValue>
</operation>

<operation id="2111" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2614 %xor_ln65_151 = xor i32 %and_ln65_74, i32 %and_ln65_75

]]></Node>
<StgValue><ssdm name="xor_ln65_151"/></StgValue>
</operation>

<operation id="2112" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2615 %add_ln65_148 = add i32 %xor_ln65_151, i32 %e_66

]]></Node>
<StgValue><ssdm name="add_ln65_148"/></StgValue>
</operation>

<operation id="2113" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2616 %add_ln65_149 = add i32 %xor_ln65_149, i32 1986661051

]]></Node>
<StgValue><ssdm name="add_ln65_149"/></StgValue>
</operation>

<operation id="2114" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2617 %add_ln65_150 = add i32 %add_ln65_149, i32 %m_37

]]></Node>
<StgValue><ssdm name="add_ln65_150"/></StgValue>
</operation>

<operation id="2115" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2618 %t1_37 = add i32 %add_ln65_150, i32 %add_ln65_148

]]></Node>
<StgValue><ssdm name="t1_37"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2116" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:642 %add_ln51_66 = add i32 %m_22, i32 %m_31

]]></Node>
<StgValue><ssdm name="add_ln51_66"/></StgValue>
</operation>

<operation id="2117" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:644 %m_38 = add i32 %add_ln51_67, i32 %add_ln51_66

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="2118" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:665 %add_ln51_69 = add i32 %m_23, i32 %m_32

]]></Node>
<StgValue><ssdm name="add_ln51_69"/></StgValue>
</operation>

<operation id="2119" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:667 %m_39 = add i32 %add_ln51_70, i32 %add_ln51_69

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="2120" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:668 %lshr_ln51_110 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_38, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_110"/></StgValue>
</operation>

<operation id="2121" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:669 %trunc_ln51_62 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln51_62"/></StgValue>
</operation>

<operation id="2122" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:670 %or_ln51_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_62, i15 %lshr_ln51_110

]]></Node>
<StgValue><ssdm name="or_ln51_95"/></StgValue>
</operation>

<operation id="2123" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:671 %lshr_ln51_111 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_38, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_111"/></StgValue>
</operation>

<operation id="2124" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:672 %trunc_ln51_63 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln51_63"/></StgValue>
</operation>

<operation id="2125" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:673 %or_ln51_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_63, i13 %lshr_ln51_111

]]></Node>
<StgValue><ssdm name="or_ln51_96"/></StgValue>
</operation>

<operation id="2126" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:674 %lshr_ln51_112 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_38, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_112"/></StgValue>
</operation>

<operation id="2127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:675 %zext_ln51_48 = zext i22 %lshr_ln51_112

]]></Node>
<StgValue><ssdm name="zext_ln51_48"/></StgValue>
</operation>

<operation id="2128" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:676 %xor_ln51_96 = xor i32 %zext_ln51_48, i32 %or_ln51_96

]]></Node>
<StgValue><ssdm name="xor_ln51_96"/></StgValue>
</operation>

<operation id="2129" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:677 %xor_ln51_97 = xor i32 %xor_ln51_96, i32 %or_ln51_95

]]></Node>
<StgValue><ssdm name="xor_ln51_97"/></StgValue>
</operation>

<operation id="2130" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:678 %lshr_ln51_113 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_25, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_113"/></StgValue>
</operation>

<operation id="2131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:679 %trunc_ln51_64 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln51_64"/></StgValue>
</operation>

<operation id="2132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:680 %or_ln51_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_64, i25 %lshr_ln51_113

]]></Node>
<StgValue><ssdm name="or_ln51_97"/></StgValue>
</operation>

<operation id="2133" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:681 %lshr_ln51_114 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_25, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_114"/></StgValue>
</operation>

<operation id="2134" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:682 %trunc_ln51_65 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln51_65"/></StgValue>
</operation>

<operation id="2135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:683 %or_ln51_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_65, i14 %lshr_ln51_114

]]></Node>
<StgValue><ssdm name="or_ln51_98"/></StgValue>
</operation>

<operation id="2136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:684 %lshr_ln51_115 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_25, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_115"/></StgValue>
</operation>

<operation id="2137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:685 %zext_ln51_49 = zext i29 %lshr_ln51_115

]]></Node>
<StgValue><ssdm name="zext_ln51_49"/></StgValue>
</operation>

<operation id="2138" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:686 %xor_ln51_98 = xor i32 %zext_ln51_49, i32 %or_ln51_98

]]></Node>
<StgValue><ssdm name="xor_ln51_98"/></StgValue>
</operation>

<operation id="2139" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:687 %xor_ln51_99 = xor i32 %xor_ln51_98, i32 %or_ln51_97

]]></Node>
<StgValue><ssdm name="xor_ln51_99"/></StgValue>
</operation>

<operation id="2140" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:689 %add_ln51_73 = add i32 %xor_ln51_99, i32 %xor_ln51_97

]]></Node>
<StgValue><ssdm name="add_ln51_73"/></StgValue>
</operation>

<operation id="2141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:691 %lshr_ln51_116 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_39, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_116"/></StgValue>
</operation>

<operation id="2142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:692 %trunc_ln51_66 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln51_66"/></StgValue>
</operation>

<operation id="2143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:693 %or_ln51_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_66, i15 %lshr_ln51_116

]]></Node>
<StgValue><ssdm name="or_ln51_99"/></StgValue>
</operation>

<operation id="2144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:694 %lshr_ln51_117 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_39, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_117"/></StgValue>
</operation>

<operation id="2145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:695 %trunc_ln51_67 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln51_67"/></StgValue>
</operation>

<operation id="2146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:696 %or_ln51_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_67, i13 %lshr_ln51_117

]]></Node>
<StgValue><ssdm name="or_ln51_100"/></StgValue>
</operation>

<operation id="2147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:697 %lshr_ln51_118 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_39, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_118"/></StgValue>
</operation>

<operation id="2148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:698 %zext_ln51_50 = zext i22 %lshr_ln51_118

]]></Node>
<StgValue><ssdm name="zext_ln51_50"/></StgValue>
</operation>

<operation id="2149" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:699 %xor_ln51_100 = xor i32 %zext_ln51_50, i32 %or_ln51_100

]]></Node>
<StgValue><ssdm name="xor_ln51_100"/></StgValue>
</operation>

<operation id="2150" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:700 %xor_ln51_101 = xor i32 %xor_ln51_100, i32 %or_ln51_99

]]></Node>
<StgValue><ssdm name="xor_ln51_101"/></StgValue>
</operation>

<operation id="2151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:701 %lshr_ln51_119 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_26, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_119"/></StgValue>
</operation>

<operation id="2152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:702 %trunc_ln51_68 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln51_68"/></StgValue>
</operation>

<operation id="2153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:703 %or_ln51_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_68, i25 %lshr_ln51_119

]]></Node>
<StgValue><ssdm name="or_ln51_101"/></StgValue>
</operation>

<operation id="2154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:704 %lshr_ln51_120 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_26, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_120"/></StgValue>
</operation>

<operation id="2155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:705 %trunc_ln51_69 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln51_69"/></StgValue>
</operation>

<operation id="2156" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:706 %or_ln51_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_69, i14 %lshr_ln51_120

]]></Node>
<StgValue><ssdm name="or_ln51_102"/></StgValue>
</operation>

<operation id="2157" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:707 %lshr_ln51_121 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_26, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_121"/></StgValue>
</operation>

<operation id="2158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:708 %zext_ln51_51 = zext i29 %lshr_ln51_121

]]></Node>
<StgValue><ssdm name="zext_ln51_51"/></StgValue>
</operation>

<operation id="2159" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:709 %xor_ln51_102 = xor i32 %zext_ln51_51, i32 %or_ln51_102

]]></Node>
<StgValue><ssdm name="xor_ln51_102"/></StgValue>
</operation>

<operation id="2160" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:710 %xor_ln51_103 = xor i32 %xor_ln51_102, i32 %or_ln51_101

]]></Node>
<StgValue><ssdm name="xor_ln51_103"/></StgValue>
</operation>

<operation id="2161" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:712 %add_ln51_76 = add i32 %xor_ln51_103, i32 %xor_ln51_101

]]></Node>
<StgValue><ssdm name="add_ln51_76"/></StgValue>
</operation>

<operation id="2162" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2593 %and_ln66_73 = and i32 %a_68, i32 %a_67

]]></Node>
<StgValue><ssdm name="and_ln66_73"/></StgValue>
</operation>

<operation id="2163" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2594 %and_ln66_74 = and i32 %a_68, i32 %a_66

]]></Node>
<StgValue><ssdm name="and_ln66_74"/></StgValue>
</operation>

<operation id="2164" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2595 %xor_ln66_146 = xor i32 %and_ln66_71, i32 %and_ln66_74

]]></Node>
<StgValue><ssdm name="xor_ln66_146"/></StgValue>
</operation>

<operation id="2165" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2596 %xor_ln66_147 = xor i32 %xor_ln66_146, i32 %and_ln66_73

]]></Node>
<StgValue><ssdm name="xor_ln66_147"/></StgValue>
</operation>

<operation id="2166" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2598 %add_ln74_72 = add i32 %xor_ln66_147, i32 %t1_36

]]></Node>
<StgValue><ssdm name="add_ln74_72"/></StgValue>
</operation>

<operation id="2167" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2599 %a_69 = add i32 %add_ln74_72, i32 %xor_ln66_145

]]></Node>
<StgValue><ssdm name="a_69"/></StgValue>
</operation>

<operation id="2168" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2619 %lshr_ln66_110 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_69, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_110"/></StgValue>
</operation>

<operation id="2169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2620 %trunc_ln66_111 = trunc i32 %a_69

]]></Node>
<StgValue><ssdm name="trunc_ln66_111"/></StgValue>
</operation>

<operation id="2170" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2621 %or_ln66_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_111, i30 %lshr_ln66_110

]]></Node>
<StgValue><ssdm name="or_ln66_110"/></StgValue>
</operation>

<operation id="2171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2622 %lshr_ln66_111 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_69, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_111"/></StgValue>
</operation>

<operation id="2172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2623 %trunc_ln66_112 = trunc i32 %a_69

]]></Node>
<StgValue><ssdm name="trunc_ln66_112"/></StgValue>
</operation>

<operation id="2173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2624 %or_ln66_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_112, i19 %lshr_ln66_111

]]></Node>
<StgValue><ssdm name="or_ln66_111"/></StgValue>
</operation>

<operation id="2174" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2625 %lshr_ln66_112 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_69, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_112"/></StgValue>
</operation>

<operation id="2175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2626 %trunc_ln66_113 = trunc i32 %a_69

]]></Node>
<StgValue><ssdm name="trunc_ln66_113"/></StgValue>
</operation>

<operation id="2176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2627 %or_ln66_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_113, i10 %lshr_ln66_112

]]></Node>
<StgValue><ssdm name="or_ln66_112"/></StgValue>
</operation>

<operation id="2177" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2628 %xor_ln66_148 = xor i32 %or_ln66_110, i32 %or_ln66_111

]]></Node>
<StgValue><ssdm name="xor_ln66_148"/></StgValue>
</operation>

<operation id="2178" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2629 %xor_ln66_149 = xor i32 %xor_ln66_148, i32 %or_ln66_112

]]></Node>
<StgValue><ssdm name="xor_ln66_149"/></StgValue>
</operation>

<operation id="2179" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2630 %and_ln66_75 = and i32 %a_69, i32 %a_68

]]></Node>
<StgValue><ssdm name="and_ln66_75"/></StgValue>
</operation>

<operation id="2180" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2631 %and_ln66_76 = and i32 %a_69, i32 %a_67

]]></Node>
<StgValue><ssdm name="and_ln66_76"/></StgValue>
</operation>

<operation id="2181" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2632 %xor_ln66_150 = xor i32 %and_ln66_73, i32 %and_ln66_76

]]></Node>
<StgValue><ssdm name="xor_ln66_150"/></StgValue>
</operation>

<operation id="2182" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2633 %xor_ln66_151 = xor i32 %xor_ln66_150, i32 %and_ln66_75

]]></Node>
<StgValue><ssdm name="xor_ln66_151"/></StgValue>
</operation>

<operation id="2183" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2634 %e_70 = add i32 %t1_37, i32 %a_66

]]></Node>
<StgValue><ssdm name="e_70"/></StgValue>
</operation>

<operation id="2184" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2635 %add_ln74_74 = add i32 %xor_ln66_151, i32 %t1_37

]]></Node>
<StgValue><ssdm name="add_ln74_74"/></StgValue>
</operation>

<operation id="2185" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2636 %a_70 = add i32 %add_ln74_74, i32 %xor_ln66_149

]]></Node>
<StgValue><ssdm name="a_70"/></StgValue>
</operation>

<operation id="2186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2637 %lshr_ln65_113 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_70, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_113"/></StgValue>
</operation>

<operation id="2187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2638 %trunc_ln65_114 = trunc i32 %e_70

]]></Node>
<StgValue><ssdm name="trunc_ln65_114"/></StgValue>
</operation>

<operation id="2188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2639 %or_ln65_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_114, i26 %lshr_ln65_113

]]></Node>
<StgValue><ssdm name="or_ln65_113"/></StgValue>
</operation>

<operation id="2189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2640 %lshr_ln65_114 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_70, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_114"/></StgValue>
</operation>

<operation id="2190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2641 %trunc_ln65_115 = trunc i32 %e_70

]]></Node>
<StgValue><ssdm name="trunc_ln65_115"/></StgValue>
</operation>

<operation id="2191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2642 %or_ln65_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_115, i21 %lshr_ln65_114

]]></Node>
<StgValue><ssdm name="or_ln65_114"/></StgValue>
</operation>

<operation id="2192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2643 %lshr_ln65_115 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_70, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_115"/></StgValue>
</operation>

<operation id="2193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2644 %trunc_ln65_116 = trunc i32 %e_70

]]></Node>
<StgValue><ssdm name="trunc_ln65_116"/></StgValue>
</operation>

<operation id="2194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2645 %or_ln65_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_116, i7 %lshr_ln65_115

]]></Node>
<StgValue><ssdm name="or_ln65_115"/></StgValue>
</operation>

<operation id="2195" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2646 %xor_ln65_152 = xor i32 %or_ln65_113, i32 %or_ln65_114

]]></Node>
<StgValue><ssdm name="xor_ln65_152"/></StgValue>
</operation>

<operation id="2196" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2647 %xor_ln65_153 = xor i32 %xor_ln65_152, i32 %or_ln65_115

]]></Node>
<StgValue><ssdm name="xor_ln65_153"/></StgValue>
</operation>

<operation id="2197" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2648 %and_ln65_76 = and i32 %e_70, i32 %e_69

]]></Node>
<StgValue><ssdm name="and_ln65_76"/></StgValue>
</operation>

<operation id="2198" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2649 %xor_ln65_154 = xor i32 %e_70, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_154"/></StgValue>
</operation>

<operation id="2199" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2650 %and_ln65_77 = and i32 %e_68, i32 %xor_ln65_154

]]></Node>
<StgValue><ssdm name="and_ln65_77"/></StgValue>
</operation>

<operation id="2200" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2651 %xor_ln65_155 = xor i32 %and_ln65_76, i32 %and_ln65_77

]]></Node>
<StgValue><ssdm name="xor_ln65_155"/></StgValue>
</operation>

<operation id="2201" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2652 %add_ln65_152 = add i32 %e_67, i32 %xor_ln65_155

]]></Node>
<StgValue><ssdm name="add_ln65_152"/></StgValue>
</operation>

<operation id="2202" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2653 %add_ln65_153 = add i32 %m_38, i32 %xor_ln65_153

]]></Node>
<StgValue><ssdm name="add_ln65_153"/></StgValue>
</operation>

<operation id="2203" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2654 %add_ln65_154 = add i32 %add_ln65_153, i32 2177026350

]]></Node>
<StgValue><ssdm name="add_ln65_154"/></StgValue>
</operation>

<operation id="2204" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2655 %t1_38 = add i32 %add_ln65_154, i32 %add_ln65_152

]]></Node>
<StgValue><ssdm name="t1_38"/></StgValue>
</operation>

<operation id="2205" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2656 %lshr_ln66_113 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_70, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_113"/></StgValue>
</operation>

<operation id="2206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2657 %trunc_ln66_114 = trunc i32 %a_70

]]></Node>
<StgValue><ssdm name="trunc_ln66_114"/></StgValue>
</operation>

<operation id="2207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2658 %or_ln66_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_114, i30 %lshr_ln66_113

]]></Node>
<StgValue><ssdm name="or_ln66_113"/></StgValue>
</operation>

<operation id="2208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2659 %lshr_ln66_114 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_70, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_114"/></StgValue>
</operation>

<operation id="2209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2660 %trunc_ln66_115 = trunc i32 %a_70

]]></Node>
<StgValue><ssdm name="trunc_ln66_115"/></StgValue>
</operation>

<operation id="2210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2661 %or_ln66_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_115, i19 %lshr_ln66_114

]]></Node>
<StgValue><ssdm name="or_ln66_114"/></StgValue>
</operation>

<operation id="2211" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2662 %lshr_ln66_115 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_70, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_115"/></StgValue>
</operation>

<operation id="2212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2663 %trunc_ln66_116 = trunc i32 %a_70

]]></Node>
<StgValue><ssdm name="trunc_ln66_116"/></StgValue>
</operation>

<operation id="2213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2664 %or_ln66_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_116, i10 %lshr_ln66_115

]]></Node>
<StgValue><ssdm name="or_ln66_115"/></StgValue>
</operation>

<operation id="2214" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2665 %xor_ln66_152 = xor i32 %or_ln66_113, i32 %or_ln66_114

]]></Node>
<StgValue><ssdm name="xor_ln66_152"/></StgValue>
</operation>

<operation id="2215" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2666 %xor_ln66_153 = xor i32 %xor_ln66_152, i32 %or_ln66_115

]]></Node>
<StgValue><ssdm name="xor_ln66_153"/></StgValue>
</operation>

<operation id="2216" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2671 %e_71 = add i32 %t1_38, i32 %a_67

]]></Node>
<StgValue><ssdm name="e_71"/></StgValue>
</operation>

<operation id="2217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2674 %lshr_ln65_116 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_71, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_116"/></StgValue>
</operation>

<operation id="2218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2675 %trunc_ln65_117 = trunc i32 %e_71

]]></Node>
<StgValue><ssdm name="trunc_ln65_117"/></StgValue>
</operation>

<operation id="2219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2676 %or_ln65_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_117, i26 %lshr_ln65_116

]]></Node>
<StgValue><ssdm name="or_ln65_116"/></StgValue>
</operation>

<operation id="2220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2677 %lshr_ln65_117 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_71, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_117"/></StgValue>
</operation>

<operation id="2221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2678 %trunc_ln65_118 = trunc i32 %e_71

]]></Node>
<StgValue><ssdm name="trunc_ln65_118"/></StgValue>
</operation>

<operation id="2222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2679 %or_ln65_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_118, i21 %lshr_ln65_117

]]></Node>
<StgValue><ssdm name="or_ln65_117"/></StgValue>
</operation>

<operation id="2223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2680 %lshr_ln65_118 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_71, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_118"/></StgValue>
</operation>

<operation id="2224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2681 %trunc_ln65_119 = trunc i32 %e_71

]]></Node>
<StgValue><ssdm name="trunc_ln65_119"/></StgValue>
</operation>

<operation id="2225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2682 %or_ln65_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_119, i7 %lshr_ln65_118

]]></Node>
<StgValue><ssdm name="or_ln65_118"/></StgValue>
</operation>

<operation id="2226" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2683 %xor_ln65_156 = xor i32 %or_ln65_116, i32 %or_ln65_117

]]></Node>
<StgValue><ssdm name="xor_ln65_156"/></StgValue>
</operation>

<operation id="2227" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2684 %xor_ln65_157 = xor i32 %xor_ln65_156, i32 %or_ln65_118

]]></Node>
<StgValue><ssdm name="xor_ln65_157"/></StgValue>
</operation>

<operation id="2228" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2685 %and_ln65_78 = and i32 %e_71, i32 %e_70

]]></Node>
<StgValue><ssdm name="and_ln65_78"/></StgValue>
</operation>

<operation id="2229" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2686 %xor_ln65_158 = xor i32 %e_71, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_158"/></StgValue>
</operation>

<operation id="2230" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2687 %and_ln65_79 = and i32 %e_69, i32 %xor_ln65_158

]]></Node>
<StgValue><ssdm name="and_ln65_79"/></StgValue>
</operation>

<operation id="2231" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2688 %xor_ln65_159 = xor i32 %and_ln65_78, i32 %and_ln65_79

]]></Node>
<StgValue><ssdm name="xor_ln65_159"/></StgValue>
</operation>

<operation id="2232" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2689 %add_ln65_156 = add i32 %e_68, i32 %xor_ln65_159

]]></Node>
<StgValue><ssdm name="add_ln65_156"/></StgValue>
</operation>

<operation id="2233" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2690 %add_ln65_157 = add i32 %m_39, i32 %xor_ln65_157

]]></Node>
<StgValue><ssdm name="add_ln65_157"/></StgValue>
</operation>

<operation id="2234" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2691 %add_ln65_158 = add i32 %add_ln65_157, i32 2456956037

]]></Node>
<StgValue><ssdm name="add_ln65_158"/></StgValue>
</operation>

<operation id="2235" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2692 %t1_39 = add i32 %add_ln65_158, i32 %add_ln65_156

]]></Node>
<StgValue><ssdm name="t1_39"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2236" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:688 %add_ln51_72 = add i32 %m_24, i32 %m_33

]]></Node>
<StgValue><ssdm name="add_ln51_72"/></StgValue>
</operation>

<operation id="2237" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:690 %m_40 = add i32 %add_ln51_73, i32 %add_ln51_72

]]></Node>
<StgValue><ssdm name="m_40"/></StgValue>
</operation>

<operation id="2238" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:711 %add_ln51_75 = add i32 %m_25, i32 %m_34

]]></Node>
<StgValue><ssdm name="add_ln51_75"/></StgValue>
</operation>

<operation id="2239" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:713 %m_41 = add i32 %add_ln51_76, i32 %add_ln51_75

]]></Node>
<StgValue><ssdm name="m_41"/></StgValue>
</operation>

<operation id="2240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:714 %lshr_ln51_122 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_40, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_122"/></StgValue>
</operation>

<operation id="2241" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:715 %trunc_ln51_70 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln51_70"/></StgValue>
</operation>

<operation id="2242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:716 %or_ln51_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_70, i15 %lshr_ln51_122

]]></Node>
<StgValue><ssdm name="or_ln51_103"/></StgValue>
</operation>

<operation id="2243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:717 %lshr_ln51_123 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_40, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_123"/></StgValue>
</operation>

<operation id="2244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:718 %trunc_ln51_71 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln51_71"/></StgValue>
</operation>

<operation id="2245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:719 %or_ln51_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_71, i13 %lshr_ln51_123

]]></Node>
<StgValue><ssdm name="or_ln51_104"/></StgValue>
</operation>

<operation id="2246" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:720 %lshr_ln51_124 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_40, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_124"/></StgValue>
</operation>

<operation id="2247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:721 %zext_ln51_52 = zext i22 %lshr_ln51_124

]]></Node>
<StgValue><ssdm name="zext_ln51_52"/></StgValue>
</operation>

<operation id="2248" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:722 %xor_ln51_104 = xor i32 %zext_ln51_52, i32 %or_ln51_104

]]></Node>
<StgValue><ssdm name="xor_ln51_104"/></StgValue>
</operation>

<operation id="2249" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:723 %xor_ln51_105 = xor i32 %xor_ln51_104, i32 %or_ln51_103

]]></Node>
<StgValue><ssdm name="xor_ln51_105"/></StgValue>
</operation>

<operation id="2250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:724 %lshr_ln51_125 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_27, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_125"/></StgValue>
</operation>

<operation id="2251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:725 %trunc_ln51_72 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln51_72"/></StgValue>
</operation>

<operation id="2252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:726 %or_ln51_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_72, i25 %lshr_ln51_125

]]></Node>
<StgValue><ssdm name="or_ln51_105"/></StgValue>
</operation>

<operation id="2253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:727 %lshr_ln51_126 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_27, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_126"/></StgValue>
</operation>

<operation id="2254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:728 %trunc_ln51_73 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln51_73"/></StgValue>
</operation>

<operation id="2255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:729 %or_ln51_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_73, i14 %lshr_ln51_126

]]></Node>
<StgValue><ssdm name="or_ln51_106"/></StgValue>
</operation>

<operation id="2256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:730 %lshr_ln51_127 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_27, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_127"/></StgValue>
</operation>

<operation id="2257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:731 %zext_ln51_53 = zext i29 %lshr_ln51_127

]]></Node>
<StgValue><ssdm name="zext_ln51_53"/></StgValue>
</operation>

<operation id="2258" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:732 %xor_ln51_106 = xor i32 %zext_ln51_53, i32 %or_ln51_106

]]></Node>
<StgValue><ssdm name="xor_ln51_106"/></StgValue>
</operation>

<operation id="2259" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:733 %xor_ln51_107 = xor i32 %xor_ln51_106, i32 %or_ln51_105

]]></Node>
<StgValue><ssdm name="xor_ln51_107"/></StgValue>
</operation>

<operation id="2260" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:734 %add_ln51_78 = add i32 %m_26, i32 %m_35

]]></Node>
<StgValue><ssdm name="add_ln51_78"/></StgValue>
</operation>

<operation id="2261" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:735 %add_ln51_79 = add i32 %xor_ln51_107, i32 %xor_ln51_105

]]></Node>
<StgValue><ssdm name="add_ln51_79"/></StgValue>
</operation>

<operation id="2262" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:736 %m_42 = add i32 %add_ln51_79, i32 %add_ln51_78

]]></Node>
<StgValue><ssdm name="m_42"/></StgValue>
</operation>

<operation id="2263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:737 %lshr_ln51_128 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_41, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_128"/></StgValue>
</operation>

<operation id="2264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:738 %trunc_ln51_74 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln51_74"/></StgValue>
</operation>

<operation id="2265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:739 %or_ln51_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_74, i15 %lshr_ln51_128

]]></Node>
<StgValue><ssdm name="or_ln51_107"/></StgValue>
</operation>

<operation id="2266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:740 %lshr_ln51_129 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_41, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_129"/></StgValue>
</operation>

<operation id="2267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:741 %trunc_ln51_75 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln51_75"/></StgValue>
</operation>

<operation id="2268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:742 %or_ln51_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_75, i13 %lshr_ln51_129

]]></Node>
<StgValue><ssdm name="or_ln51_108"/></StgValue>
</operation>

<operation id="2269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:743 %lshr_ln51_130 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_41, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_130"/></StgValue>
</operation>

<operation id="2270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:744 %zext_ln51_54 = zext i22 %lshr_ln51_130

]]></Node>
<StgValue><ssdm name="zext_ln51_54"/></StgValue>
</operation>

<operation id="2271" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:745 %xor_ln51_108 = xor i32 %zext_ln51_54, i32 %or_ln51_108

]]></Node>
<StgValue><ssdm name="xor_ln51_108"/></StgValue>
</operation>

<operation id="2272" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:746 %xor_ln51_109 = xor i32 %xor_ln51_108, i32 %or_ln51_107

]]></Node>
<StgValue><ssdm name="xor_ln51_109"/></StgValue>
</operation>

<operation id="2273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:747 %lshr_ln51_131 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_28, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_131"/></StgValue>
</operation>

<operation id="2274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:748 %trunc_ln51_76 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln51_76"/></StgValue>
</operation>

<operation id="2275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:749 %or_ln51_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_76, i25 %lshr_ln51_131

]]></Node>
<StgValue><ssdm name="or_ln51_109"/></StgValue>
</operation>

<operation id="2276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:750 %lshr_ln51_132 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_28, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_132"/></StgValue>
</operation>

<operation id="2277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:751 %trunc_ln51_77 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln51_77"/></StgValue>
</operation>

<operation id="2278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:752 %or_ln51_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_77, i14 %lshr_ln51_132

]]></Node>
<StgValue><ssdm name="or_ln51_110"/></StgValue>
</operation>

<operation id="2279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:753 %lshr_ln51_133 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_28, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_133"/></StgValue>
</operation>

<operation id="2280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:754 %zext_ln51_55 = zext i29 %lshr_ln51_133

]]></Node>
<StgValue><ssdm name="zext_ln51_55"/></StgValue>
</operation>

<operation id="2281" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:755 %xor_ln51_110 = xor i32 %zext_ln51_55, i32 %or_ln51_110

]]></Node>
<StgValue><ssdm name="xor_ln51_110"/></StgValue>
</operation>

<operation id="2282" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:756 %xor_ln51_111 = xor i32 %xor_ln51_110, i32 %or_ln51_109

]]></Node>
<StgValue><ssdm name="xor_ln51_111"/></StgValue>
</operation>

<operation id="2283" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:758 %add_ln51_82 = add i32 %xor_ln51_111, i32 %xor_ln51_109

]]></Node>
<StgValue><ssdm name="add_ln51_82"/></StgValue>
</operation>

<operation id="2284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:760 %lshr_ln51_134 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_42, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_134"/></StgValue>
</operation>

<operation id="2285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:761 %trunc_ln51_78 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln51_78"/></StgValue>
</operation>

<operation id="2286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:762 %or_ln51_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_78, i15 %lshr_ln51_134

]]></Node>
<StgValue><ssdm name="or_ln51_111"/></StgValue>
</operation>

<operation id="2287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:763 %lshr_ln51_135 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_42, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_135"/></StgValue>
</operation>

<operation id="2288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:764 %trunc_ln51_79 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln51_79"/></StgValue>
</operation>

<operation id="2289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:765 %or_ln51_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_79, i13 %lshr_ln51_135

]]></Node>
<StgValue><ssdm name="or_ln51_112"/></StgValue>
</operation>

<operation id="2290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:766 %lshr_ln51_136 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_42, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_136"/></StgValue>
</operation>

<operation id="2291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:767 %zext_ln51_56 = zext i22 %lshr_ln51_136

]]></Node>
<StgValue><ssdm name="zext_ln51_56"/></StgValue>
</operation>

<operation id="2292" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:768 %xor_ln51_112 = xor i32 %zext_ln51_56, i32 %or_ln51_112

]]></Node>
<StgValue><ssdm name="xor_ln51_112"/></StgValue>
</operation>

<operation id="2293" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:769 %xor_ln51_113 = xor i32 %xor_ln51_112, i32 %or_ln51_111

]]></Node>
<StgValue><ssdm name="xor_ln51_113"/></StgValue>
</operation>

<operation id="2294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:770 %lshr_ln51_137 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_29, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_137"/></StgValue>
</operation>

<operation id="2295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:771 %trunc_ln51_80 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln51_80"/></StgValue>
</operation>

<operation id="2296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:772 %or_ln51_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_80, i25 %lshr_ln51_137

]]></Node>
<StgValue><ssdm name="or_ln51_113"/></StgValue>
</operation>

<operation id="2297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:773 %lshr_ln51_138 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_29, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_138"/></StgValue>
</operation>

<operation id="2298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:774 %trunc_ln51_81 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln51_81"/></StgValue>
</operation>

<operation id="2299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:775 %or_ln51_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_81, i14 %lshr_ln51_138

]]></Node>
<StgValue><ssdm name="or_ln51_114"/></StgValue>
</operation>

<operation id="2300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:776 %lshr_ln51_139 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_29, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_139"/></StgValue>
</operation>

<operation id="2301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:777 %zext_ln51_57 = zext i29 %lshr_ln51_139

]]></Node>
<StgValue><ssdm name="zext_ln51_57"/></StgValue>
</operation>

<operation id="2302" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:778 %xor_ln51_114 = xor i32 %zext_ln51_57, i32 %or_ln51_114

]]></Node>
<StgValue><ssdm name="xor_ln51_114"/></StgValue>
</operation>

<operation id="2303" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:779 %xor_ln51_115 = xor i32 %xor_ln51_114, i32 %or_ln51_113

]]></Node>
<StgValue><ssdm name="xor_ln51_115"/></StgValue>
</operation>

<operation id="2304" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:780 %add_ln51_84 = add i32 %m_28, i32 %m_37

]]></Node>
<StgValue><ssdm name="add_ln51_84"/></StgValue>
</operation>

<operation id="2305" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:781 %add_ln51_85 = add i32 %xor_ln51_115, i32 %xor_ln51_113

]]></Node>
<StgValue><ssdm name="add_ln51_85"/></StgValue>
</operation>

<operation id="2306" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:782 %m_44 = add i32 %add_ln51_85, i32 %add_ln51_84

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="2307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:806 %lshr_ln51_146 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_44, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_146"/></StgValue>
</operation>

<operation id="2308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:807 %trunc_ln51_86 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln51_86"/></StgValue>
</operation>

<operation id="2309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:808 %or_ln51_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_86, i15 %lshr_ln51_146

]]></Node>
<StgValue><ssdm name="or_ln51_119"/></StgValue>
</operation>

<operation id="2310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:809 %lshr_ln51_147 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_44, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_147"/></StgValue>
</operation>

<operation id="2311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:810 %trunc_ln51_87 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln51_87"/></StgValue>
</operation>

<operation id="2312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:811 %or_ln51_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_87, i13 %lshr_ln51_147

]]></Node>
<StgValue><ssdm name="or_ln51_120"/></StgValue>
</operation>

<operation id="2313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:812 %lshr_ln51_148 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_44, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_148"/></StgValue>
</operation>

<operation id="2314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:813 %zext_ln51_60 = zext i22 %lshr_ln51_148

]]></Node>
<StgValue><ssdm name="zext_ln51_60"/></StgValue>
</operation>

<operation id="2315" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:814 %xor_ln51_120 = xor i32 %zext_ln51_60, i32 %or_ln51_120

]]></Node>
<StgValue><ssdm name="xor_ln51_120"/></StgValue>
</operation>

<operation id="2316" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:815 %xor_ln51_121 = xor i32 %xor_ln51_120, i32 %or_ln51_119

]]></Node>
<StgValue><ssdm name="xor_ln51_121"/></StgValue>
</operation>

<operation id="2317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:816 %lshr_ln51_149 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_31, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_149"/></StgValue>
</operation>

<operation id="2318" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:817 %trunc_ln51_88 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln51_88"/></StgValue>
</operation>

<operation id="2319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:818 %or_ln51_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_88, i25 %lshr_ln51_149

]]></Node>
<StgValue><ssdm name="or_ln51_121"/></StgValue>
</operation>

<operation id="2320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:819 %lshr_ln51_150 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_31, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_150"/></StgValue>
</operation>

<operation id="2321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:820 %trunc_ln51_89 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln51_89"/></StgValue>
</operation>

<operation id="2322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:821 %or_ln51_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_89, i14 %lshr_ln51_150

]]></Node>
<StgValue><ssdm name="or_ln51_122"/></StgValue>
</operation>

<operation id="2323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:822 %lshr_ln51_151 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_31, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_151"/></StgValue>
</operation>

<operation id="2324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:823 %zext_ln51_61 = zext i29 %lshr_ln51_151

]]></Node>
<StgValue><ssdm name="zext_ln51_61"/></StgValue>
</operation>

<operation id="2325" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:824 %xor_ln51_122 = xor i32 %zext_ln51_61, i32 %or_ln51_122

]]></Node>
<StgValue><ssdm name="xor_ln51_122"/></StgValue>
</operation>

<operation id="2326" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:825 %xor_ln51_123 = xor i32 %xor_ln51_122, i32 %or_ln51_121

]]></Node>
<StgValue><ssdm name="xor_ln51_123"/></StgValue>
</operation>

<operation id="2327" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:827 %add_ln51_91 = add i32 %xor_ln51_123, i32 %xor_ln51_121

]]></Node>
<StgValue><ssdm name="add_ln51_91"/></StgValue>
</operation>

<operation id="2328" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2667 %and_ln66_77 = and i32 %a_70, i32 %a_69

]]></Node>
<StgValue><ssdm name="and_ln66_77"/></StgValue>
</operation>

<operation id="2329" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2668 %and_ln66_78 = and i32 %a_70, i32 %a_68

]]></Node>
<StgValue><ssdm name="and_ln66_78"/></StgValue>
</operation>

<operation id="2330" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2669 %xor_ln66_154 = xor i32 %and_ln66_75, i32 %and_ln66_78

]]></Node>
<StgValue><ssdm name="xor_ln66_154"/></StgValue>
</operation>

<operation id="2331" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2670 %xor_ln66_155 = xor i32 %xor_ln66_154, i32 %and_ln66_77

]]></Node>
<StgValue><ssdm name="xor_ln66_155"/></StgValue>
</operation>

<operation id="2332" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2672 %add_ln74_76 = add i32 %xor_ln66_155, i32 %t1_38

]]></Node>
<StgValue><ssdm name="add_ln74_76"/></StgValue>
</operation>

<operation id="2333" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2673 %a_71 = add i32 %add_ln74_76, i32 %xor_ln66_153

]]></Node>
<StgValue><ssdm name="a_71"/></StgValue>
</operation>

<operation id="2334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2693 %lshr_ln66_116 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_71, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_116"/></StgValue>
</operation>

<operation id="2335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2694 %trunc_ln66_117 = trunc i32 %a_71

]]></Node>
<StgValue><ssdm name="trunc_ln66_117"/></StgValue>
</operation>

<operation id="2336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2695 %or_ln66_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_117, i30 %lshr_ln66_116

]]></Node>
<StgValue><ssdm name="or_ln66_116"/></StgValue>
</operation>

<operation id="2337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2696 %lshr_ln66_117 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_71, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_117"/></StgValue>
</operation>

<operation id="2338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2697 %trunc_ln66_118 = trunc i32 %a_71

]]></Node>
<StgValue><ssdm name="trunc_ln66_118"/></StgValue>
</operation>

<operation id="2339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2698 %or_ln66_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_118, i19 %lshr_ln66_117

]]></Node>
<StgValue><ssdm name="or_ln66_117"/></StgValue>
</operation>

<operation id="2340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2699 %lshr_ln66_118 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_71, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_118"/></StgValue>
</operation>

<operation id="2341" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2700 %trunc_ln66_119 = trunc i32 %a_71

]]></Node>
<StgValue><ssdm name="trunc_ln66_119"/></StgValue>
</operation>

<operation id="2342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2701 %or_ln66_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_119, i10 %lshr_ln66_118

]]></Node>
<StgValue><ssdm name="or_ln66_118"/></StgValue>
</operation>

<operation id="2343" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2702 %xor_ln66_156 = xor i32 %or_ln66_116, i32 %or_ln66_117

]]></Node>
<StgValue><ssdm name="xor_ln66_156"/></StgValue>
</operation>

<operation id="2344" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2703 %xor_ln66_157 = xor i32 %xor_ln66_156, i32 %or_ln66_118

]]></Node>
<StgValue><ssdm name="xor_ln66_157"/></StgValue>
</operation>

<operation id="2345" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2704 %and_ln66_79 = and i32 %a_71, i32 %a_70

]]></Node>
<StgValue><ssdm name="and_ln66_79"/></StgValue>
</operation>

<operation id="2346" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2705 %and_ln66_80 = and i32 %a_71, i32 %a_69

]]></Node>
<StgValue><ssdm name="and_ln66_80"/></StgValue>
</operation>

<operation id="2347" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2706 %xor_ln66_158 = xor i32 %and_ln66_77, i32 %and_ln66_80

]]></Node>
<StgValue><ssdm name="xor_ln66_158"/></StgValue>
</operation>

<operation id="2348" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2707 %xor_ln66_159 = xor i32 %xor_ln66_158, i32 %and_ln66_79

]]></Node>
<StgValue><ssdm name="xor_ln66_159"/></StgValue>
</operation>

<operation id="2349" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2708 %e_72 = add i32 %t1_39, i32 %a_68

]]></Node>
<StgValue><ssdm name="e_72"/></StgValue>
</operation>

<operation id="2350" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2709 %add_ln74_78 = add i32 %xor_ln66_159, i32 %t1_39

]]></Node>
<StgValue><ssdm name="add_ln74_78"/></StgValue>
</operation>

<operation id="2351" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2710 %a_72 = add i32 %add_ln74_78, i32 %xor_ln66_157

]]></Node>
<StgValue><ssdm name="a_72"/></StgValue>
</operation>

<operation id="2352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2711 %lshr_ln65_119 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_72, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_119"/></StgValue>
</operation>

<operation id="2353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2712 %trunc_ln65_120 = trunc i32 %e_72

]]></Node>
<StgValue><ssdm name="trunc_ln65_120"/></StgValue>
</operation>

<operation id="2354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2713 %or_ln65_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_120, i26 %lshr_ln65_119

]]></Node>
<StgValue><ssdm name="or_ln65_119"/></StgValue>
</operation>

<operation id="2355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2714 %lshr_ln65_120 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_72, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_120"/></StgValue>
</operation>

<operation id="2356" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2715 %trunc_ln65_121 = trunc i32 %e_72

]]></Node>
<StgValue><ssdm name="trunc_ln65_121"/></StgValue>
</operation>

<operation id="2357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2716 %or_ln65_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_121, i21 %lshr_ln65_120

]]></Node>
<StgValue><ssdm name="or_ln65_120"/></StgValue>
</operation>

<operation id="2358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2717 %lshr_ln65_121 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_72, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_121"/></StgValue>
</operation>

<operation id="2359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2718 %trunc_ln65_122 = trunc i32 %e_72

]]></Node>
<StgValue><ssdm name="trunc_ln65_122"/></StgValue>
</operation>

<operation id="2360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2719 %or_ln65_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_122, i7 %lshr_ln65_121

]]></Node>
<StgValue><ssdm name="or_ln65_121"/></StgValue>
</operation>

<operation id="2361" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2720 %xor_ln65_160 = xor i32 %or_ln65_119, i32 %or_ln65_120

]]></Node>
<StgValue><ssdm name="xor_ln65_160"/></StgValue>
</operation>

<operation id="2362" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2721 %xor_ln65_161 = xor i32 %xor_ln65_160, i32 %or_ln65_121

]]></Node>
<StgValue><ssdm name="xor_ln65_161"/></StgValue>
</operation>

<operation id="2363" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2722 %and_ln65_80 = and i32 %e_72, i32 %e_71

]]></Node>
<StgValue><ssdm name="and_ln65_80"/></StgValue>
</operation>

<operation id="2364" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2723 %xor_ln65_162 = xor i32 %e_72, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_162"/></StgValue>
</operation>

<operation id="2365" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2724 %and_ln65_81 = and i32 %e_70, i32 %xor_ln65_162

]]></Node>
<StgValue><ssdm name="and_ln65_81"/></StgValue>
</operation>

<operation id="2366" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2725 %xor_ln65_163 = xor i32 %and_ln65_80, i32 %and_ln65_81

]]></Node>
<StgValue><ssdm name="xor_ln65_163"/></StgValue>
</operation>

<operation id="2367" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2726 %add_ln65_160 = add i32 %e_69, i32 %xor_ln65_163

]]></Node>
<StgValue><ssdm name="add_ln65_160"/></StgValue>
</operation>

<operation id="2368" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2727 %add_ln65_161 = add i32 %m_40, i32 %xor_ln65_161

]]></Node>
<StgValue><ssdm name="add_ln65_161"/></StgValue>
</operation>

<operation id="2369" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2728 %add_ln65_162 = add i32 %add_ln65_161, i32 2730485921

]]></Node>
<StgValue><ssdm name="add_ln65_162"/></StgValue>
</operation>

<operation id="2370" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2729 %t1_40 = add i32 %add_ln65_162, i32 %add_ln65_160

]]></Node>
<StgValue><ssdm name="t1_40"/></StgValue>
</operation>

<operation id="2371" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2730 %lshr_ln66_119 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_72, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_119"/></StgValue>
</operation>

<operation id="2372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2731 %trunc_ln66_120 = trunc i32 %a_72

]]></Node>
<StgValue><ssdm name="trunc_ln66_120"/></StgValue>
</operation>

<operation id="2373" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2732 %or_ln66_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_120, i30 %lshr_ln66_119

]]></Node>
<StgValue><ssdm name="or_ln66_119"/></StgValue>
</operation>

<operation id="2374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2733 %lshr_ln66_120 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_72, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_120"/></StgValue>
</operation>

<operation id="2375" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2734 %trunc_ln66_121 = trunc i32 %a_72

]]></Node>
<StgValue><ssdm name="trunc_ln66_121"/></StgValue>
</operation>

<operation id="2376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2735 %or_ln66_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_121, i19 %lshr_ln66_120

]]></Node>
<StgValue><ssdm name="or_ln66_120"/></StgValue>
</operation>

<operation id="2377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2736 %lshr_ln66_121 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_72, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_121"/></StgValue>
</operation>

<operation id="2378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2737 %trunc_ln66_122 = trunc i32 %a_72

]]></Node>
<StgValue><ssdm name="trunc_ln66_122"/></StgValue>
</operation>

<operation id="2379" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2738 %or_ln66_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_122, i10 %lshr_ln66_121

]]></Node>
<StgValue><ssdm name="or_ln66_121"/></StgValue>
</operation>

<operation id="2380" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2739 %xor_ln66_160 = xor i32 %or_ln66_119, i32 %or_ln66_120

]]></Node>
<StgValue><ssdm name="xor_ln66_160"/></StgValue>
</operation>

<operation id="2381" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2740 %xor_ln66_161 = xor i32 %xor_ln66_160, i32 %or_ln66_121

]]></Node>
<StgValue><ssdm name="xor_ln66_161"/></StgValue>
</operation>

<operation id="2382" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2745 %e_73 = add i32 %t1_40, i32 %a_69

]]></Node>
<StgValue><ssdm name="e_73"/></StgValue>
</operation>

<operation id="2383" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2748 %lshr_ln65_122 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_73, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_122"/></StgValue>
</operation>

<operation id="2384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2749 %trunc_ln65_123 = trunc i32 %e_73

]]></Node>
<StgValue><ssdm name="trunc_ln65_123"/></StgValue>
</operation>

<operation id="2385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2750 %or_ln65_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_123, i26 %lshr_ln65_122

]]></Node>
<StgValue><ssdm name="or_ln65_122"/></StgValue>
</operation>

<operation id="2386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2751 %lshr_ln65_123 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_73, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_123"/></StgValue>
</operation>

<operation id="2387" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2752 %trunc_ln65_124 = trunc i32 %e_73

]]></Node>
<StgValue><ssdm name="trunc_ln65_124"/></StgValue>
</operation>

<operation id="2388" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2753 %or_ln65_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_124, i21 %lshr_ln65_123

]]></Node>
<StgValue><ssdm name="or_ln65_123"/></StgValue>
</operation>

<operation id="2389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2754 %lshr_ln65_124 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_73, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_124"/></StgValue>
</operation>

<operation id="2390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2755 %trunc_ln65_125 = trunc i32 %e_73

]]></Node>
<StgValue><ssdm name="trunc_ln65_125"/></StgValue>
</operation>

<operation id="2391" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2756 %or_ln65_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_125, i7 %lshr_ln65_124

]]></Node>
<StgValue><ssdm name="or_ln65_124"/></StgValue>
</operation>

<operation id="2392" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2757 %xor_ln65_164 = xor i32 %or_ln65_122, i32 %or_ln65_123

]]></Node>
<StgValue><ssdm name="xor_ln65_164"/></StgValue>
</operation>

<operation id="2393" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2758 %xor_ln65_165 = xor i32 %xor_ln65_164, i32 %or_ln65_124

]]></Node>
<StgValue><ssdm name="xor_ln65_165"/></StgValue>
</operation>

<operation id="2394" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2759 %and_ln65_82 = and i32 %e_73, i32 %e_72

]]></Node>
<StgValue><ssdm name="and_ln65_82"/></StgValue>
</operation>

<operation id="2395" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2760 %xor_ln65_166 = xor i32 %e_73, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_166"/></StgValue>
</operation>

<operation id="2396" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2761 %and_ln65_83 = and i32 %e_71, i32 %xor_ln65_166

]]></Node>
<StgValue><ssdm name="and_ln65_83"/></StgValue>
</operation>

<operation id="2397" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2762 %xor_ln65_167 = xor i32 %and_ln65_82, i32 %and_ln65_83

]]></Node>
<StgValue><ssdm name="xor_ln65_167"/></StgValue>
</operation>

<operation id="2398" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2763 %add_ln65_164 = add i32 %e_70, i32 %xor_ln65_167

]]></Node>
<StgValue><ssdm name="add_ln65_164"/></StgValue>
</operation>

<operation id="2399" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2764 %add_ln65_165 = add i32 %m_41, i32 %xor_ln65_165

]]></Node>
<StgValue><ssdm name="add_ln65_165"/></StgValue>
</operation>

<operation id="2400" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2765 %add_ln65_166 = add i32 %add_ln65_165, i32 2820302411

]]></Node>
<StgValue><ssdm name="add_ln65_166"/></StgValue>
</operation>

<operation id="2401" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2766 %t1_41 = add i32 %add_ln65_166, i32 %add_ln65_164

]]></Node>
<StgValue><ssdm name="t1_41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2402" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:757 %add_ln51_81 = add i32 %m_27, i32 %m_36

]]></Node>
<StgValue><ssdm name="add_ln51_81"/></StgValue>
</operation>

<operation id="2403" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:759 %m_43 = add i32 %add_ln51_82, i32 %add_ln51_81

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="2404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:783 %lshr_ln51_140 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_43, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_140"/></StgValue>
</operation>

<operation id="2405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:784 %trunc_ln51_82 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln51_82"/></StgValue>
</operation>

<operation id="2406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:785 %or_ln51_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_82, i15 %lshr_ln51_140

]]></Node>
<StgValue><ssdm name="or_ln51_115"/></StgValue>
</operation>

<operation id="2407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:786 %lshr_ln51_141 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_43, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_141"/></StgValue>
</operation>

<operation id="2408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:787 %trunc_ln51_83 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln51_83"/></StgValue>
</operation>

<operation id="2409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:788 %or_ln51_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_83, i13 %lshr_ln51_141

]]></Node>
<StgValue><ssdm name="or_ln51_116"/></StgValue>
</operation>

<operation id="2410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:789 %lshr_ln51_142 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_43, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_142"/></StgValue>
</operation>

<operation id="2411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:790 %zext_ln51_58 = zext i22 %lshr_ln51_142

]]></Node>
<StgValue><ssdm name="zext_ln51_58"/></StgValue>
</operation>

<operation id="2412" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:791 %xor_ln51_116 = xor i32 %zext_ln51_58, i32 %or_ln51_116

]]></Node>
<StgValue><ssdm name="xor_ln51_116"/></StgValue>
</operation>

<operation id="2413" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:792 %xor_ln51_117 = xor i32 %xor_ln51_116, i32 %or_ln51_115

]]></Node>
<StgValue><ssdm name="xor_ln51_117"/></StgValue>
</operation>

<operation id="2414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:793 %lshr_ln51_143 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_30, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_143"/></StgValue>
</operation>

<operation id="2415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:794 %trunc_ln51_84 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln51_84"/></StgValue>
</operation>

<operation id="2416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:795 %or_ln51_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_84, i25 %lshr_ln51_143

]]></Node>
<StgValue><ssdm name="or_ln51_117"/></StgValue>
</operation>

<operation id="2417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:796 %lshr_ln51_144 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_30, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_144"/></StgValue>
</operation>

<operation id="2418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:797 %trunc_ln51_85 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln51_85"/></StgValue>
</operation>

<operation id="2419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:798 %or_ln51_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_85, i14 %lshr_ln51_144

]]></Node>
<StgValue><ssdm name="or_ln51_118"/></StgValue>
</operation>

<operation id="2420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:799 %lshr_ln51_145 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_30, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_145"/></StgValue>
</operation>

<operation id="2421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:800 %zext_ln51_59 = zext i29 %lshr_ln51_145

]]></Node>
<StgValue><ssdm name="zext_ln51_59"/></StgValue>
</operation>

<operation id="2422" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:801 %xor_ln51_118 = xor i32 %zext_ln51_59, i32 %or_ln51_118

]]></Node>
<StgValue><ssdm name="xor_ln51_118"/></StgValue>
</operation>

<operation id="2423" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:802 %xor_ln51_119 = xor i32 %xor_ln51_118, i32 %or_ln51_117

]]></Node>
<StgValue><ssdm name="xor_ln51_119"/></StgValue>
</operation>

<operation id="2424" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:804 %add_ln51_88 = add i32 %xor_ln51_119, i32 %xor_ln51_117

]]></Node>
<StgValue><ssdm name="add_ln51_88"/></StgValue>
</operation>

<operation id="2425" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2741 %and_ln66_81 = and i32 %a_72, i32 %a_71

]]></Node>
<StgValue><ssdm name="and_ln66_81"/></StgValue>
</operation>

<operation id="2426" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2742 %and_ln66_82 = and i32 %a_72, i32 %a_70

]]></Node>
<StgValue><ssdm name="and_ln66_82"/></StgValue>
</operation>

<operation id="2427" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2743 %xor_ln66_162 = xor i32 %and_ln66_79, i32 %and_ln66_82

]]></Node>
<StgValue><ssdm name="xor_ln66_162"/></StgValue>
</operation>

<operation id="2428" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2744 %xor_ln66_163 = xor i32 %xor_ln66_162, i32 %and_ln66_81

]]></Node>
<StgValue><ssdm name="xor_ln66_163"/></StgValue>
</operation>

<operation id="2429" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2746 %add_ln74_80 = add i32 %xor_ln66_163, i32 %t1_40

]]></Node>
<StgValue><ssdm name="add_ln74_80"/></StgValue>
</operation>

<operation id="2430" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2747 %a_73 = add i32 %add_ln74_80, i32 %xor_ln66_161

]]></Node>
<StgValue><ssdm name="a_73"/></StgValue>
</operation>

<operation id="2431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2767 %lshr_ln66_122 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_73, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_122"/></StgValue>
</operation>

<operation id="2432" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2768 %trunc_ln66_123 = trunc i32 %a_73

]]></Node>
<StgValue><ssdm name="trunc_ln66_123"/></StgValue>
</operation>

<operation id="2433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2769 %or_ln66_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_123, i30 %lshr_ln66_122

]]></Node>
<StgValue><ssdm name="or_ln66_122"/></StgValue>
</operation>

<operation id="2434" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2770 %lshr_ln66_123 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_73, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_123"/></StgValue>
</operation>

<operation id="2435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2771 %trunc_ln66_124 = trunc i32 %a_73

]]></Node>
<StgValue><ssdm name="trunc_ln66_124"/></StgValue>
</operation>

<operation id="2436" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2772 %or_ln66_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_124, i19 %lshr_ln66_123

]]></Node>
<StgValue><ssdm name="or_ln66_123"/></StgValue>
</operation>

<operation id="2437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2773 %lshr_ln66_124 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_73, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_124"/></StgValue>
</operation>

<operation id="2438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2774 %trunc_ln66_125 = trunc i32 %a_73

]]></Node>
<StgValue><ssdm name="trunc_ln66_125"/></StgValue>
</operation>

<operation id="2439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2775 %or_ln66_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_125, i10 %lshr_ln66_124

]]></Node>
<StgValue><ssdm name="or_ln66_124"/></StgValue>
</operation>

<operation id="2440" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2776 %xor_ln66_164 = xor i32 %or_ln66_122, i32 %or_ln66_123

]]></Node>
<StgValue><ssdm name="xor_ln66_164"/></StgValue>
</operation>

<operation id="2441" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2777 %xor_ln66_165 = xor i32 %xor_ln66_164, i32 %or_ln66_124

]]></Node>
<StgValue><ssdm name="xor_ln66_165"/></StgValue>
</operation>

<operation id="2442" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2778 %and_ln66_83 = and i32 %a_73, i32 %a_72

]]></Node>
<StgValue><ssdm name="and_ln66_83"/></StgValue>
</operation>

<operation id="2443" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2779 %and_ln66_84 = and i32 %a_73, i32 %a_71

]]></Node>
<StgValue><ssdm name="and_ln66_84"/></StgValue>
</operation>

<operation id="2444" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2780 %xor_ln66_166 = xor i32 %and_ln66_81, i32 %and_ln66_84

]]></Node>
<StgValue><ssdm name="xor_ln66_166"/></StgValue>
</operation>

<operation id="2445" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2781 %xor_ln66_167 = xor i32 %xor_ln66_166, i32 %and_ln66_83

]]></Node>
<StgValue><ssdm name="xor_ln66_167"/></StgValue>
</operation>

<operation id="2446" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2782 %e_74 = add i32 %t1_41, i32 %a_70

]]></Node>
<StgValue><ssdm name="e_74"/></StgValue>
</operation>

<operation id="2447" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2783 %add_ln74_82 = add i32 %xor_ln66_167, i32 %t1_41

]]></Node>
<StgValue><ssdm name="add_ln74_82"/></StgValue>
</operation>

<operation id="2448" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2784 %a_74 = add i32 %add_ln74_82, i32 %xor_ln66_165

]]></Node>
<StgValue><ssdm name="a_74"/></StgValue>
</operation>

<operation id="2449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2785 %lshr_ln65_125 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_74, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_125"/></StgValue>
</operation>

<operation id="2450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2786 %trunc_ln65_126 = trunc i32 %e_74

]]></Node>
<StgValue><ssdm name="trunc_ln65_126"/></StgValue>
</operation>

<operation id="2451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2787 %or_ln65_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_126, i26 %lshr_ln65_125

]]></Node>
<StgValue><ssdm name="or_ln65_125"/></StgValue>
</operation>

<operation id="2452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2788 %lshr_ln65_126 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_74, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_126"/></StgValue>
</operation>

<operation id="2453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2789 %trunc_ln65_127 = trunc i32 %e_74

]]></Node>
<StgValue><ssdm name="trunc_ln65_127"/></StgValue>
</operation>

<operation id="2454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2790 %or_ln65_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_127, i21 %lshr_ln65_126

]]></Node>
<StgValue><ssdm name="or_ln65_126"/></StgValue>
</operation>

<operation id="2455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2791 %lshr_ln65_127 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_74, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_127"/></StgValue>
</operation>

<operation id="2456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2792 %trunc_ln65_128 = trunc i32 %e_74

]]></Node>
<StgValue><ssdm name="trunc_ln65_128"/></StgValue>
</operation>

<operation id="2457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2793 %or_ln65_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_128, i7 %lshr_ln65_127

]]></Node>
<StgValue><ssdm name="or_ln65_127"/></StgValue>
</operation>

<operation id="2458" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2794 %xor_ln65_168 = xor i32 %or_ln65_125, i32 %or_ln65_126

]]></Node>
<StgValue><ssdm name="xor_ln65_168"/></StgValue>
</operation>

<operation id="2459" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2795 %xor_ln65_169 = xor i32 %xor_ln65_168, i32 %or_ln65_127

]]></Node>
<StgValue><ssdm name="xor_ln65_169"/></StgValue>
</operation>

<operation id="2460" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2796 %and_ln65_84 = and i32 %e_74, i32 %e_73

]]></Node>
<StgValue><ssdm name="and_ln65_84"/></StgValue>
</operation>

<operation id="2461" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2797 %xor_ln65_170 = xor i32 %e_74, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_170"/></StgValue>
</operation>

<operation id="2462" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2798 %and_ln65_85 = and i32 %e_72, i32 %xor_ln65_170

]]></Node>
<StgValue><ssdm name="and_ln65_85"/></StgValue>
</operation>

<operation id="2463" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2799 %xor_ln65_171 = xor i32 %and_ln65_84, i32 %and_ln65_85

]]></Node>
<StgValue><ssdm name="xor_ln65_171"/></StgValue>
</operation>

<operation id="2464" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2800 %add_ln65_168 = add i32 %xor_ln65_171, i32 %e_71

]]></Node>
<StgValue><ssdm name="add_ln65_168"/></StgValue>
</operation>

<operation id="2465" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2801 %add_ln65_169 = add i32 %xor_ln65_169, i32 3259730800

]]></Node>
<StgValue><ssdm name="add_ln65_169"/></StgValue>
</operation>

<operation id="2466" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2802 %add_ln65_170 = add i32 %add_ln65_169, i32 %m_42

]]></Node>
<StgValue><ssdm name="add_ln65_170"/></StgValue>
</operation>

<operation id="2467" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2803 %t1_42 = add i32 %add_ln65_170, i32 %add_ln65_168

]]></Node>
<StgValue><ssdm name="t1_42"/></StgValue>
</operation>

<operation id="2468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2804 %lshr_ln66_125 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_74, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_125"/></StgValue>
</operation>

<operation id="2469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2805 %trunc_ln66_126 = trunc i32 %a_74

]]></Node>
<StgValue><ssdm name="trunc_ln66_126"/></StgValue>
</operation>

<operation id="2470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2806 %or_ln66_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_126, i30 %lshr_ln66_125

]]></Node>
<StgValue><ssdm name="or_ln66_125"/></StgValue>
</operation>

<operation id="2471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2807 %lshr_ln66_126 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_74, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_126"/></StgValue>
</operation>

<operation id="2472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2808 %trunc_ln66_127 = trunc i32 %a_74

]]></Node>
<StgValue><ssdm name="trunc_ln66_127"/></StgValue>
</operation>

<operation id="2473" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2809 %or_ln66_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_127, i19 %lshr_ln66_126

]]></Node>
<StgValue><ssdm name="or_ln66_126"/></StgValue>
</operation>

<operation id="2474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2810 %lshr_ln66_127 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_74, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_127"/></StgValue>
</operation>

<operation id="2475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2811 %trunc_ln66_128 = trunc i32 %a_74

]]></Node>
<StgValue><ssdm name="trunc_ln66_128"/></StgValue>
</operation>

<operation id="2476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2812 %or_ln66_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_128, i10 %lshr_ln66_127

]]></Node>
<StgValue><ssdm name="or_ln66_127"/></StgValue>
</operation>

<operation id="2477" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2813 %xor_ln66_168 = xor i32 %or_ln66_125, i32 %or_ln66_126

]]></Node>
<StgValue><ssdm name="xor_ln66_168"/></StgValue>
</operation>

<operation id="2478" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2814 %xor_ln66_169 = xor i32 %xor_ln66_168, i32 %or_ln66_127

]]></Node>
<StgValue><ssdm name="xor_ln66_169"/></StgValue>
</operation>

<operation id="2479" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2819 %e_75 = add i32 %t1_42, i32 %a_71

]]></Node>
<StgValue><ssdm name="e_75"/></StgValue>
</operation>

<operation id="2480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2822 %lshr_ln65_128 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_75, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_128"/></StgValue>
</operation>

<operation id="2481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2823 %trunc_ln65_129 = trunc i32 %e_75

]]></Node>
<StgValue><ssdm name="trunc_ln65_129"/></StgValue>
</operation>

<operation id="2482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2824 %or_ln65_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_129, i26 %lshr_ln65_128

]]></Node>
<StgValue><ssdm name="or_ln65_128"/></StgValue>
</operation>

<operation id="2483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2825 %lshr_ln65_129 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_75, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_129"/></StgValue>
</operation>

<operation id="2484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2826 %trunc_ln65_130 = trunc i32 %e_75

]]></Node>
<StgValue><ssdm name="trunc_ln65_130"/></StgValue>
</operation>

<operation id="2485" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2827 %or_ln65_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_130, i21 %lshr_ln65_129

]]></Node>
<StgValue><ssdm name="or_ln65_129"/></StgValue>
</operation>

<operation id="2486" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2828 %lshr_ln65_130 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_75, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_130"/></StgValue>
</operation>

<operation id="2487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2829 %trunc_ln65_131 = trunc i32 %e_75

]]></Node>
<StgValue><ssdm name="trunc_ln65_131"/></StgValue>
</operation>

<operation id="2488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2830 %or_ln65_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_131, i7 %lshr_ln65_130

]]></Node>
<StgValue><ssdm name="or_ln65_130"/></StgValue>
</operation>

<operation id="2489" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2831 %xor_ln65_172 = xor i32 %or_ln65_128, i32 %or_ln65_129

]]></Node>
<StgValue><ssdm name="xor_ln65_172"/></StgValue>
</operation>

<operation id="2490" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2832 %xor_ln65_173 = xor i32 %xor_ln65_172, i32 %or_ln65_130

]]></Node>
<StgValue><ssdm name="xor_ln65_173"/></StgValue>
</operation>

<operation id="2491" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2833 %and_ln65_86 = and i32 %e_75, i32 %e_74

]]></Node>
<StgValue><ssdm name="and_ln65_86"/></StgValue>
</operation>

<operation id="2492" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2834 %xor_ln65_174 = xor i32 %e_75, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_174"/></StgValue>
</operation>

<operation id="2493" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2835 %and_ln65_87 = and i32 %e_73, i32 %xor_ln65_174

]]></Node>
<StgValue><ssdm name="and_ln65_87"/></StgValue>
</operation>

<operation id="2494" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2836 %xor_ln65_175 = xor i32 %and_ln65_86, i32 %and_ln65_87

]]></Node>
<StgValue><ssdm name="xor_ln65_175"/></StgValue>
</operation>

<operation id="2495" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2837 %add_ln65_172 = add i32 %xor_ln65_175, i32 %e_72

]]></Node>
<StgValue><ssdm name="add_ln65_172"/></StgValue>
</operation>

<operation id="2496" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2838 %add_ln65_173 = add i32 %xor_ln65_173, i32 3345764771

]]></Node>
<StgValue><ssdm name="add_ln65_173"/></StgValue>
</operation>

<operation id="2497" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2839 %add_ln65_174 = add i32 %add_ln65_173, i32 %m_43

]]></Node>
<StgValue><ssdm name="add_ln65_174"/></StgValue>
</operation>

<operation id="2498" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2840 %t1_43 = add i32 %add_ln65_174, i32 %add_ln65_172

]]></Node>
<StgValue><ssdm name="t1_43"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2499" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:803 %add_ln51_87 = add i32 %m_29, i32 %m_38

]]></Node>
<StgValue><ssdm name="add_ln51_87"/></StgValue>
</operation>

<operation id="2500" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:805 %m_45 = add i32 %add_ln51_88, i32 %add_ln51_87

]]></Node>
<StgValue><ssdm name="m_45"/></StgValue>
</operation>

<operation id="2501" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:829 %lshr_ln51_152 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_45, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_152"/></StgValue>
</operation>

<operation id="2502" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:830 %trunc_ln51_90 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln51_90"/></StgValue>
</operation>

<operation id="2503" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:831 %or_ln51_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_90, i15 %lshr_ln51_152

]]></Node>
<StgValue><ssdm name="or_ln51_123"/></StgValue>
</operation>

<operation id="2504" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:832 %lshr_ln51_153 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_45, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_153"/></StgValue>
</operation>

<operation id="2505" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:833 %trunc_ln51_91 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln51_91"/></StgValue>
</operation>

<operation id="2506" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:834 %or_ln51_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_91, i13 %lshr_ln51_153

]]></Node>
<StgValue><ssdm name="or_ln51_124"/></StgValue>
</operation>

<operation id="2507" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:835 %lshr_ln51_154 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_45, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_154"/></StgValue>
</operation>

<operation id="2508" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:836 %zext_ln51_62 = zext i22 %lshr_ln51_154

]]></Node>
<StgValue><ssdm name="zext_ln51_62"/></StgValue>
</operation>

<operation id="2509" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:837 %xor_ln51_124 = xor i32 %zext_ln51_62, i32 %or_ln51_124

]]></Node>
<StgValue><ssdm name="xor_ln51_124"/></StgValue>
</operation>

<operation id="2510" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:838 %xor_ln51_125 = xor i32 %xor_ln51_124, i32 %or_ln51_123

]]></Node>
<StgValue><ssdm name="xor_ln51_125"/></StgValue>
</operation>

<operation id="2511" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:839 %lshr_ln51_155 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_32, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_155"/></StgValue>
</operation>

<operation id="2512" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:840 %trunc_ln51_92 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln51_92"/></StgValue>
</operation>

<operation id="2513" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:841 %or_ln51_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_92, i25 %lshr_ln51_155

]]></Node>
<StgValue><ssdm name="or_ln51_125"/></StgValue>
</operation>

<operation id="2514" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:842 %lshr_ln51_156 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_32, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_156"/></StgValue>
</operation>

<operation id="2515" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:843 %trunc_ln51_93 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln51_93"/></StgValue>
</operation>

<operation id="2516" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:844 %or_ln51_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_93, i14 %lshr_ln51_156

]]></Node>
<StgValue><ssdm name="or_ln51_126"/></StgValue>
</operation>

<operation id="2517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:845 %lshr_ln51_157 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_32, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_157"/></StgValue>
</operation>

<operation id="2518" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:846 %zext_ln51_63 = zext i29 %lshr_ln51_157

]]></Node>
<StgValue><ssdm name="zext_ln51_63"/></StgValue>
</operation>

<operation id="2519" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:847 %xor_ln51_126 = xor i32 %zext_ln51_63, i32 %or_ln51_126

]]></Node>
<StgValue><ssdm name="xor_ln51_126"/></StgValue>
</operation>

<operation id="2520" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:848 %xor_ln51_127 = xor i32 %xor_ln51_126, i32 %or_ln51_125

]]></Node>
<StgValue><ssdm name="xor_ln51_127"/></StgValue>
</operation>

<operation id="2521" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:850 %add_ln51_94 = add i32 %xor_ln51_127, i32 %xor_ln51_125

]]></Node>
<StgValue><ssdm name="add_ln51_94"/></StgValue>
</operation>

<operation id="2522" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2815 %and_ln66_85 = and i32 %a_74, i32 %a_73

]]></Node>
<StgValue><ssdm name="and_ln66_85"/></StgValue>
</operation>

<operation id="2523" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2816 %and_ln66_86 = and i32 %a_74, i32 %a_72

]]></Node>
<StgValue><ssdm name="and_ln66_86"/></StgValue>
</operation>

<operation id="2524" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2817 %xor_ln66_170 = xor i32 %and_ln66_83, i32 %and_ln66_86

]]></Node>
<StgValue><ssdm name="xor_ln66_170"/></StgValue>
</operation>

<operation id="2525" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2818 %xor_ln66_171 = xor i32 %xor_ln66_170, i32 %and_ln66_85

]]></Node>
<StgValue><ssdm name="xor_ln66_171"/></StgValue>
</operation>

<operation id="2526" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2820 %add_ln74_84 = add i32 %xor_ln66_171, i32 %t1_42

]]></Node>
<StgValue><ssdm name="add_ln74_84"/></StgValue>
</operation>

<operation id="2527" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2821 %a_75 = add i32 %add_ln74_84, i32 %xor_ln66_169

]]></Node>
<StgValue><ssdm name="a_75"/></StgValue>
</operation>

<operation id="2528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2841 %lshr_ln66_128 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_75, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_128"/></StgValue>
</operation>

<operation id="2529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2842 %trunc_ln66_129 = trunc i32 %a_75

]]></Node>
<StgValue><ssdm name="trunc_ln66_129"/></StgValue>
</operation>

<operation id="2530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2843 %or_ln66_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_129, i30 %lshr_ln66_128

]]></Node>
<StgValue><ssdm name="or_ln66_128"/></StgValue>
</operation>

<operation id="2531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2844 %lshr_ln66_129 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_75, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_129"/></StgValue>
</operation>

<operation id="2532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2845 %trunc_ln66_130 = trunc i32 %a_75

]]></Node>
<StgValue><ssdm name="trunc_ln66_130"/></StgValue>
</operation>

<operation id="2533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2846 %or_ln66_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_130, i19 %lshr_ln66_129

]]></Node>
<StgValue><ssdm name="or_ln66_129"/></StgValue>
</operation>

<operation id="2534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2847 %lshr_ln66_130 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_75, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_130"/></StgValue>
</operation>

<operation id="2535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2848 %trunc_ln66_131 = trunc i32 %a_75

]]></Node>
<StgValue><ssdm name="trunc_ln66_131"/></StgValue>
</operation>

<operation id="2536" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2849 %or_ln66_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_131, i10 %lshr_ln66_130

]]></Node>
<StgValue><ssdm name="or_ln66_130"/></StgValue>
</operation>

<operation id="2537" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2850 %xor_ln66_172 = xor i32 %or_ln66_128, i32 %or_ln66_129

]]></Node>
<StgValue><ssdm name="xor_ln66_172"/></StgValue>
</operation>

<operation id="2538" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2851 %xor_ln66_173 = xor i32 %xor_ln66_172, i32 %or_ln66_130

]]></Node>
<StgValue><ssdm name="xor_ln66_173"/></StgValue>
</operation>

<operation id="2539" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2852 %and_ln66_87 = and i32 %a_75, i32 %a_74

]]></Node>
<StgValue><ssdm name="and_ln66_87"/></StgValue>
</operation>

<operation id="2540" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2853 %and_ln66_88 = and i32 %a_75, i32 %a_73

]]></Node>
<StgValue><ssdm name="and_ln66_88"/></StgValue>
</operation>

<operation id="2541" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2854 %xor_ln66_174 = xor i32 %and_ln66_85, i32 %and_ln66_88

]]></Node>
<StgValue><ssdm name="xor_ln66_174"/></StgValue>
</operation>

<operation id="2542" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2855 %xor_ln66_175 = xor i32 %xor_ln66_174, i32 %and_ln66_87

]]></Node>
<StgValue><ssdm name="xor_ln66_175"/></StgValue>
</operation>

<operation id="2543" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2856 %e_76 = add i32 %t1_43, i32 %a_72

]]></Node>
<StgValue><ssdm name="e_76"/></StgValue>
</operation>

<operation id="2544" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2857 %add_ln74_86 = add i32 %xor_ln66_175, i32 %t1_43

]]></Node>
<StgValue><ssdm name="add_ln74_86"/></StgValue>
</operation>

<operation id="2545" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2858 %a_76 = add i32 %add_ln74_86, i32 %xor_ln66_173

]]></Node>
<StgValue><ssdm name="a_76"/></StgValue>
</operation>

<operation id="2546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2859 %lshr_ln65_131 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_76, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_131"/></StgValue>
</operation>

<operation id="2547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2860 %trunc_ln65_132 = trunc i32 %e_76

]]></Node>
<StgValue><ssdm name="trunc_ln65_132"/></StgValue>
</operation>

<operation id="2548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2861 %or_ln65_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_132, i26 %lshr_ln65_131

]]></Node>
<StgValue><ssdm name="or_ln65_131"/></StgValue>
</operation>

<operation id="2549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2862 %lshr_ln65_132 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_76, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_132"/></StgValue>
</operation>

<operation id="2550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2863 %trunc_ln65_133 = trunc i32 %e_76

]]></Node>
<StgValue><ssdm name="trunc_ln65_133"/></StgValue>
</operation>

<operation id="2551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2864 %or_ln65_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_133, i21 %lshr_ln65_132

]]></Node>
<StgValue><ssdm name="or_ln65_132"/></StgValue>
</operation>

<operation id="2552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2865 %lshr_ln65_133 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_76, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_133"/></StgValue>
</operation>

<operation id="2553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2866 %trunc_ln65_134 = trunc i32 %e_76

]]></Node>
<StgValue><ssdm name="trunc_ln65_134"/></StgValue>
</operation>

<operation id="2554" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2867 %or_ln65_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_134, i7 %lshr_ln65_133

]]></Node>
<StgValue><ssdm name="or_ln65_133"/></StgValue>
</operation>

<operation id="2555" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2868 %xor_ln65_176 = xor i32 %or_ln65_131, i32 %or_ln65_132

]]></Node>
<StgValue><ssdm name="xor_ln65_176"/></StgValue>
</operation>

<operation id="2556" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2869 %xor_ln65_177 = xor i32 %xor_ln65_176, i32 %or_ln65_133

]]></Node>
<StgValue><ssdm name="xor_ln65_177"/></StgValue>
</operation>

<operation id="2557" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2870 %and_ln65_88 = and i32 %e_76, i32 %e_75

]]></Node>
<StgValue><ssdm name="and_ln65_88"/></StgValue>
</operation>

<operation id="2558" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2871 %xor_ln65_178 = xor i32 %e_76, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_178"/></StgValue>
</operation>

<operation id="2559" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2872 %and_ln65_89 = and i32 %e_74, i32 %xor_ln65_178

]]></Node>
<StgValue><ssdm name="and_ln65_89"/></StgValue>
</operation>

<operation id="2560" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2873 %xor_ln65_179 = xor i32 %and_ln65_88, i32 %and_ln65_89

]]></Node>
<StgValue><ssdm name="xor_ln65_179"/></StgValue>
</operation>

<operation id="2561" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2874 %add_ln65_176 = add i32 %xor_ln65_179, i32 %e_73

]]></Node>
<StgValue><ssdm name="add_ln65_176"/></StgValue>
</operation>

<operation id="2562" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2875 %add_ln65_177 = add i32 %xor_ln65_177, i32 3516065817

]]></Node>
<StgValue><ssdm name="add_ln65_177"/></StgValue>
</operation>

<operation id="2563" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2876 %add_ln65_178 = add i32 %add_ln65_177, i32 %m_44

]]></Node>
<StgValue><ssdm name="add_ln65_178"/></StgValue>
</operation>

<operation id="2564" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2877 %t1_44 = add i32 %add_ln65_178, i32 %add_ln65_176

]]></Node>
<StgValue><ssdm name="t1_44"/></StgValue>
</operation>

<operation id="2565" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2878 %lshr_ln66_131 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_76, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_131"/></StgValue>
</operation>

<operation id="2566" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2879 %trunc_ln66_132 = trunc i32 %a_76

]]></Node>
<StgValue><ssdm name="trunc_ln66_132"/></StgValue>
</operation>

<operation id="2567" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2880 %or_ln66_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_132, i30 %lshr_ln66_131

]]></Node>
<StgValue><ssdm name="or_ln66_131"/></StgValue>
</operation>

<operation id="2568" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2881 %lshr_ln66_132 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_76, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_132"/></StgValue>
</operation>

<operation id="2569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2882 %trunc_ln66_133 = trunc i32 %a_76

]]></Node>
<StgValue><ssdm name="trunc_ln66_133"/></StgValue>
</operation>

<operation id="2570" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2883 %or_ln66_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_133, i19 %lshr_ln66_132

]]></Node>
<StgValue><ssdm name="or_ln66_132"/></StgValue>
</operation>

<operation id="2571" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2884 %lshr_ln66_133 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_76, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_133"/></StgValue>
</operation>

<operation id="2572" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2885 %trunc_ln66_134 = trunc i32 %a_76

]]></Node>
<StgValue><ssdm name="trunc_ln66_134"/></StgValue>
</operation>

<operation id="2573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2886 %or_ln66_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_134, i10 %lshr_ln66_133

]]></Node>
<StgValue><ssdm name="or_ln66_133"/></StgValue>
</operation>

<operation id="2574" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2887 %xor_ln66_176 = xor i32 %or_ln66_131, i32 %or_ln66_132

]]></Node>
<StgValue><ssdm name="xor_ln66_176"/></StgValue>
</operation>

<operation id="2575" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2888 %xor_ln66_177 = xor i32 %xor_ln66_176, i32 %or_ln66_133

]]></Node>
<StgValue><ssdm name="xor_ln66_177"/></StgValue>
</operation>

<operation id="2576" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2893 %e_77 = add i32 %t1_44, i32 %a_73

]]></Node>
<StgValue><ssdm name="e_77"/></StgValue>
</operation>

<operation id="2577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2896 %lshr_ln65_134 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_77, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_134"/></StgValue>
</operation>

<operation id="2578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2897 %trunc_ln65_135 = trunc i32 %e_77

]]></Node>
<StgValue><ssdm name="trunc_ln65_135"/></StgValue>
</operation>

<operation id="2579" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2898 %or_ln65_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_135, i26 %lshr_ln65_134

]]></Node>
<StgValue><ssdm name="or_ln65_134"/></StgValue>
</operation>

<operation id="2580" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2899 %lshr_ln65_135 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_77, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_135"/></StgValue>
</operation>

<operation id="2581" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2900 %trunc_ln65_136 = trunc i32 %e_77

]]></Node>
<StgValue><ssdm name="trunc_ln65_136"/></StgValue>
</operation>

<operation id="2582" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2901 %or_ln65_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_136, i21 %lshr_ln65_135

]]></Node>
<StgValue><ssdm name="or_ln65_135"/></StgValue>
</operation>

<operation id="2583" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2902 %lshr_ln65_136 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_77, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_136"/></StgValue>
</operation>

<operation id="2584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2903 %trunc_ln65_137 = trunc i32 %e_77

]]></Node>
<StgValue><ssdm name="trunc_ln65_137"/></StgValue>
</operation>

<operation id="2585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2904 %or_ln65_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_137, i7 %lshr_ln65_136

]]></Node>
<StgValue><ssdm name="or_ln65_136"/></StgValue>
</operation>

<operation id="2586" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2905 %xor_ln65_180 = xor i32 %or_ln65_134, i32 %or_ln65_135

]]></Node>
<StgValue><ssdm name="xor_ln65_180"/></StgValue>
</operation>

<operation id="2587" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2906 %xor_ln65_181 = xor i32 %xor_ln65_180, i32 %or_ln65_136

]]></Node>
<StgValue><ssdm name="xor_ln65_181"/></StgValue>
</operation>

<operation id="2588" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2907 %and_ln65_90 = and i32 %e_77, i32 %e_76

]]></Node>
<StgValue><ssdm name="and_ln65_90"/></StgValue>
</operation>

<operation id="2589" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2908 %xor_ln65_182 = xor i32 %e_77, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_182"/></StgValue>
</operation>

<operation id="2590" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2909 %and_ln65_91 = and i32 %e_75, i32 %xor_ln65_182

]]></Node>
<StgValue><ssdm name="and_ln65_91"/></StgValue>
</operation>

<operation id="2591" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2910 %xor_ln65_183 = xor i32 %and_ln65_90, i32 %and_ln65_91

]]></Node>
<StgValue><ssdm name="xor_ln65_183"/></StgValue>
</operation>

<operation id="2592" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2911 %add_ln65_180 = add i32 %xor_ln65_183, i32 %e_74

]]></Node>
<StgValue><ssdm name="add_ln65_180"/></StgValue>
</operation>

<operation id="2593" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2912 %add_ln65_181 = add i32 %xor_ln65_181, i32 3600352804

]]></Node>
<StgValue><ssdm name="add_ln65_181"/></StgValue>
</operation>

<operation id="2594" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2913 %add_ln65_182 = add i32 %add_ln65_181, i32 %m_45

]]></Node>
<StgValue><ssdm name="add_ln65_182"/></StgValue>
</operation>

<operation id="2595" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2914 %t1_45 = add i32 %add_ln65_182, i32 %add_ln65_180

]]></Node>
<StgValue><ssdm name="t1_45"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2596" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:826 %add_ln51_90 = add i32 %m_30, i32 %m_39

]]></Node>
<StgValue><ssdm name="add_ln51_90"/></StgValue>
</operation>

<operation id="2597" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:828 %m_46 = add i32 %add_ln51_91, i32 %add_ln51_90

]]></Node>
<StgValue><ssdm name="m_46"/></StgValue>
</operation>

<operation id="2598" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:849 %add_ln51_93 = add i32 %m_31, i32 %m_40

]]></Node>
<StgValue><ssdm name="add_ln51_93"/></StgValue>
</operation>

<operation id="2599" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:851 %m_47 = add i32 %add_ln51_94, i32 %add_ln51_93

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="2600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:852 %lshr_ln51_158 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_46, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_158"/></StgValue>
</operation>

<operation id="2601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:853 %trunc_ln51_94 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln51_94"/></StgValue>
</operation>

<operation id="2602" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:854 %or_ln51_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_94, i15 %lshr_ln51_158

]]></Node>
<StgValue><ssdm name="or_ln51_127"/></StgValue>
</operation>

<operation id="2603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:855 %lshr_ln51_159 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_46, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_159"/></StgValue>
</operation>

<operation id="2604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:856 %trunc_ln51_95 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln51_95"/></StgValue>
</operation>

<operation id="2605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:857 %or_ln51_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_95, i13 %lshr_ln51_159

]]></Node>
<StgValue><ssdm name="or_ln51_128"/></StgValue>
</operation>

<operation id="2606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:858 %lshr_ln51_160 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_46, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_160"/></StgValue>
</operation>

<operation id="2607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:859 %zext_ln51_64 = zext i22 %lshr_ln51_160

]]></Node>
<StgValue><ssdm name="zext_ln51_64"/></StgValue>
</operation>

<operation id="2608" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:860 %xor_ln51_128 = xor i32 %zext_ln51_64, i32 %or_ln51_128

]]></Node>
<StgValue><ssdm name="xor_ln51_128"/></StgValue>
</operation>

<operation id="2609" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:861 %xor_ln51_129 = xor i32 %xor_ln51_128, i32 %or_ln51_127

]]></Node>
<StgValue><ssdm name="xor_ln51_129"/></StgValue>
</operation>

<operation id="2610" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:862 %lshr_ln51_161 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_33, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_161"/></StgValue>
</operation>

<operation id="2611" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:863 %trunc_ln51_96 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln51_96"/></StgValue>
</operation>

<operation id="2612" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:864 %or_ln51_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_96, i25 %lshr_ln51_161

]]></Node>
<StgValue><ssdm name="or_ln51_129"/></StgValue>
</operation>

<operation id="2613" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:865 %lshr_ln51_162 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_33, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_162"/></StgValue>
</operation>

<operation id="2614" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:866 %trunc_ln51_97 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln51_97"/></StgValue>
</operation>

<operation id="2615" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:867 %or_ln51_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_97, i14 %lshr_ln51_162

]]></Node>
<StgValue><ssdm name="or_ln51_130"/></StgValue>
</operation>

<operation id="2616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:868 %lshr_ln51_163 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_33, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_163"/></StgValue>
</operation>

<operation id="2617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:869 %zext_ln51_65 = zext i29 %lshr_ln51_163

]]></Node>
<StgValue><ssdm name="zext_ln51_65"/></StgValue>
</operation>

<operation id="2618" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:870 %xor_ln51_130 = xor i32 %zext_ln51_65, i32 %or_ln51_130

]]></Node>
<StgValue><ssdm name="xor_ln51_130"/></StgValue>
</operation>

<operation id="2619" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:871 %xor_ln51_131 = xor i32 %xor_ln51_130, i32 %or_ln51_129

]]></Node>
<StgValue><ssdm name="xor_ln51_131"/></StgValue>
</operation>

<operation id="2620" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:872 %add_ln51_96 = add i32 %m_32, i32 %m_41

]]></Node>
<StgValue><ssdm name="add_ln51_96"/></StgValue>
</operation>

<operation id="2621" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:873 %add_ln51_97 = add i32 %xor_ln51_131, i32 %xor_ln51_129

]]></Node>
<StgValue><ssdm name="add_ln51_97"/></StgValue>
</operation>

<operation id="2622" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:874 %m_48 = add i32 %add_ln51_97, i32 %add_ln51_96

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="2623" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:875 %lshr_ln51_164 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_47, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_164"/></StgValue>
</operation>

<operation id="2624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:876 %trunc_ln51_98 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln51_98"/></StgValue>
</operation>

<operation id="2625" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:877 %or_ln51_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_98, i15 %lshr_ln51_164

]]></Node>
<StgValue><ssdm name="or_ln51_131"/></StgValue>
</operation>

<operation id="2626" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:878 %lshr_ln51_165 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_47, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_165"/></StgValue>
</operation>

<operation id="2627" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:879 %trunc_ln51_99 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln51_99"/></StgValue>
</operation>

<operation id="2628" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:880 %or_ln51_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_99, i13 %lshr_ln51_165

]]></Node>
<StgValue><ssdm name="or_ln51_132"/></StgValue>
</operation>

<operation id="2629" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:881 %lshr_ln51_166 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_47, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_166"/></StgValue>
</operation>

<operation id="2630" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:882 %zext_ln51_66 = zext i22 %lshr_ln51_166

]]></Node>
<StgValue><ssdm name="zext_ln51_66"/></StgValue>
</operation>

<operation id="2631" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:883 %xor_ln51_132 = xor i32 %zext_ln51_66, i32 %or_ln51_132

]]></Node>
<StgValue><ssdm name="xor_ln51_132"/></StgValue>
</operation>

<operation id="2632" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:884 %xor_ln51_133 = xor i32 %xor_ln51_132, i32 %or_ln51_131

]]></Node>
<StgValue><ssdm name="xor_ln51_133"/></StgValue>
</operation>

<operation id="2633" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:885 %lshr_ln51_167 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_34, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_167"/></StgValue>
</operation>

<operation id="2634" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:886 %trunc_ln51_100 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln51_100"/></StgValue>
</operation>

<operation id="2635" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:887 %or_ln51_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_100, i25 %lshr_ln51_167

]]></Node>
<StgValue><ssdm name="or_ln51_133"/></StgValue>
</operation>

<operation id="2636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:888 %lshr_ln51_168 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_34, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_168"/></StgValue>
</operation>

<operation id="2637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:889 %trunc_ln51_101 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln51_101"/></StgValue>
</operation>

<operation id="2638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:890 %or_ln51_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_101, i14 %lshr_ln51_168

]]></Node>
<StgValue><ssdm name="or_ln51_134"/></StgValue>
</operation>

<operation id="2639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:891 %lshr_ln51_169 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_34, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_169"/></StgValue>
</operation>

<operation id="2640" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:892 %zext_ln51_67 = zext i29 %lshr_ln51_169

]]></Node>
<StgValue><ssdm name="zext_ln51_67"/></StgValue>
</operation>

<operation id="2641" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:893 %xor_ln51_134 = xor i32 %zext_ln51_67, i32 %or_ln51_134

]]></Node>
<StgValue><ssdm name="xor_ln51_134"/></StgValue>
</operation>

<operation id="2642" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:894 %xor_ln51_135 = xor i32 %xor_ln51_134, i32 %or_ln51_133

]]></Node>
<StgValue><ssdm name="xor_ln51_135"/></StgValue>
</operation>

<operation id="2643" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:895 %add_ln51_99 = add i32 %m_33, i32 %m_42

]]></Node>
<StgValue><ssdm name="add_ln51_99"/></StgValue>
</operation>

<operation id="2644" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:896 %add_ln51_100 = add i32 %xor_ln51_135, i32 %xor_ln51_133

]]></Node>
<StgValue><ssdm name="add_ln51_100"/></StgValue>
</operation>

<operation id="2645" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:897 %m_49 = add i32 %add_ln51_100, i32 %add_ln51_99

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="2646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:898 %lshr_ln51_170 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_48, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_170"/></StgValue>
</operation>

<operation id="2647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:899 %trunc_ln51_102 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln51_102"/></StgValue>
</operation>

<operation id="2648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:900 %or_ln51_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_102, i15 %lshr_ln51_170

]]></Node>
<StgValue><ssdm name="or_ln51_135"/></StgValue>
</operation>

<operation id="2649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:901 %lshr_ln51_171 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_48, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_171"/></StgValue>
</operation>

<operation id="2650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:902 %trunc_ln51_103 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln51_103"/></StgValue>
</operation>

<operation id="2651" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:903 %or_ln51_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_103, i13 %lshr_ln51_171

]]></Node>
<StgValue><ssdm name="or_ln51_136"/></StgValue>
</operation>

<operation id="2652" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:904 %lshr_ln51_172 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_48, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_172"/></StgValue>
</operation>

<operation id="2653" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:905 %zext_ln51_68 = zext i22 %lshr_ln51_172

]]></Node>
<StgValue><ssdm name="zext_ln51_68"/></StgValue>
</operation>

<operation id="2654" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:906 %xor_ln51_136 = xor i32 %zext_ln51_68, i32 %or_ln51_136

]]></Node>
<StgValue><ssdm name="xor_ln51_136"/></StgValue>
</operation>

<operation id="2655" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:907 %xor_ln51_137 = xor i32 %xor_ln51_136, i32 %or_ln51_135

]]></Node>
<StgValue><ssdm name="xor_ln51_137"/></StgValue>
</operation>

<operation id="2656" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:908 %lshr_ln51_173 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_35, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_173"/></StgValue>
</operation>

<operation id="2657" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:909 %trunc_ln51_104 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln51_104"/></StgValue>
</operation>

<operation id="2658" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:910 %or_ln51_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_104, i25 %lshr_ln51_173

]]></Node>
<StgValue><ssdm name="or_ln51_137"/></StgValue>
</operation>

<operation id="2659" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:911 %lshr_ln51_174 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_35, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_174"/></StgValue>
</operation>

<operation id="2660" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:912 %trunc_ln51_105 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln51_105"/></StgValue>
</operation>

<operation id="2661" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:913 %or_ln51_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_105, i14 %lshr_ln51_174

]]></Node>
<StgValue><ssdm name="or_ln51_138"/></StgValue>
</operation>

<operation id="2662" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:914 %lshr_ln51_175 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_35, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_175"/></StgValue>
</operation>

<operation id="2663" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:915 %zext_ln51_69 = zext i29 %lshr_ln51_175

]]></Node>
<StgValue><ssdm name="zext_ln51_69"/></StgValue>
</operation>

<operation id="2664" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:916 %xor_ln51_138 = xor i32 %zext_ln51_69, i32 %or_ln51_138

]]></Node>
<StgValue><ssdm name="xor_ln51_138"/></StgValue>
</operation>

<operation id="2665" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:917 %xor_ln51_139 = xor i32 %xor_ln51_138, i32 %or_ln51_137

]]></Node>
<StgValue><ssdm name="xor_ln51_139"/></StgValue>
</operation>

<operation id="2666" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:918 %add_ln51_102 = add i32 %m_34, i32 %m_43

]]></Node>
<StgValue><ssdm name="add_ln51_102"/></StgValue>
</operation>

<operation id="2667" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:919 %add_ln51_103 = add i32 %xor_ln51_139, i32 %xor_ln51_137

]]></Node>
<StgValue><ssdm name="add_ln51_103"/></StgValue>
</operation>

<operation id="2668" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:920 %m_50 = add i32 %add_ln51_103, i32 %add_ln51_102

]]></Node>
<StgValue><ssdm name="m_50"/></StgValue>
</operation>

<operation id="2669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:921 %lshr_ln51_176 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_49, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_176"/></StgValue>
</operation>

<operation id="2670" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:922 %trunc_ln51_106 = trunc i32 %m_49

]]></Node>
<StgValue><ssdm name="trunc_ln51_106"/></StgValue>
</operation>

<operation id="2671" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:923 %or_ln51_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_106, i15 %lshr_ln51_176

]]></Node>
<StgValue><ssdm name="or_ln51_139"/></StgValue>
</operation>

<operation id="2672" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:924 %lshr_ln51_177 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_49, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_177"/></StgValue>
</operation>

<operation id="2673" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:925 %trunc_ln51_107 = trunc i32 %m_49

]]></Node>
<StgValue><ssdm name="trunc_ln51_107"/></StgValue>
</operation>

<operation id="2674" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:926 %or_ln51_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_107, i13 %lshr_ln51_177

]]></Node>
<StgValue><ssdm name="or_ln51_140"/></StgValue>
</operation>

<operation id="2675" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:927 %lshr_ln51_178 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_49, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_178"/></StgValue>
</operation>

<operation id="2676" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:928 %zext_ln51_70 = zext i22 %lshr_ln51_178

]]></Node>
<StgValue><ssdm name="zext_ln51_70"/></StgValue>
</operation>

<operation id="2677" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:929 %xor_ln51_140 = xor i32 %zext_ln51_70, i32 %or_ln51_140

]]></Node>
<StgValue><ssdm name="xor_ln51_140"/></StgValue>
</operation>

<operation id="2678" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:930 %xor_ln51_141 = xor i32 %xor_ln51_140, i32 %or_ln51_139

]]></Node>
<StgValue><ssdm name="xor_ln51_141"/></StgValue>
</operation>

<operation id="2679" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:931 %lshr_ln51_179 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_36, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_179"/></StgValue>
</operation>

<operation id="2680" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:932 %trunc_ln51_108 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln51_108"/></StgValue>
</operation>

<operation id="2681" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:933 %or_ln51_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_108, i25 %lshr_ln51_179

]]></Node>
<StgValue><ssdm name="or_ln51_141"/></StgValue>
</operation>

<operation id="2682" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:934 %lshr_ln51_180 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_36, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_180"/></StgValue>
</operation>

<operation id="2683" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:935 %trunc_ln51_109 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln51_109"/></StgValue>
</operation>

<operation id="2684" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:936 %or_ln51_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_109, i14 %lshr_ln51_180

]]></Node>
<StgValue><ssdm name="or_ln51_142"/></StgValue>
</operation>

<operation id="2685" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:937 %lshr_ln51_181 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_36, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_181"/></StgValue>
</operation>

<operation id="2686" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:938 %zext_ln51_71 = zext i29 %lshr_ln51_181

]]></Node>
<StgValue><ssdm name="zext_ln51_71"/></StgValue>
</operation>

<operation id="2687" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:939 %xor_ln51_142 = xor i32 %zext_ln51_71, i32 %or_ln51_142

]]></Node>
<StgValue><ssdm name="xor_ln51_142"/></StgValue>
</operation>

<operation id="2688" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:940 %xor_ln51_143 = xor i32 %xor_ln51_142, i32 %or_ln51_141

]]></Node>
<StgValue><ssdm name="xor_ln51_143"/></StgValue>
</operation>

<operation id="2689" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:942 %add_ln51_106 = add i32 %xor_ln51_143, i32 %xor_ln51_141

]]></Node>
<StgValue><ssdm name="add_ln51_106"/></StgValue>
</operation>

<operation id="2690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:944 %lshr_ln51_182 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_50, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_182"/></StgValue>
</operation>

<operation id="2691" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:945 %trunc_ln51_110 = trunc i32 %m_50

]]></Node>
<StgValue><ssdm name="trunc_ln51_110"/></StgValue>
</operation>

<operation id="2692" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:946 %or_ln51_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_110, i15 %lshr_ln51_182

]]></Node>
<StgValue><ssdm name="or_ln51_143"/></StgValue>
</operation>

<operation id="2693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:947 %lshr_ln51_183 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_50, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_183"/></StgValue>
</operation>

<operation id="2694" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:948 %trunc_ln51_111 = trunc i32 %m_50

]]></Node>
<StgValue><ssdm name="trunc_ln51_111"/></StgValue>
</operation>

<operation id="2695" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:949 %or_ln51_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_111, i13 %lshr_ln51_183

]]></Node>
<StgValue><ssdm name="or_ln51_144"/></StgValue>
</operation>

<operation id="2696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:950 %lshr_ln51_184 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_50, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_184"/></StgValue>
</operation>

<operation id="2697" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:951 %zext_ln51_72 = zext i22 %lshr_ln51_184

]]></Node>
<StgValue><ssdm name="zext_ln51_72"/></StgValue>
</operation>

<operation id="2698" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:952 %xor_ln51_144 = xor i32 %zext_ln51_72, i32 %or_ln51_144

]]></Node>
<StgValue><ssdm name="xor_ln51_144"/></StgValue>
</operation>

<operation id="2699" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:953 %xor_ln51_145 = xor i32 %xor_ln51_144, i32 %or_ln51_143

]]></Node>
<StgValue><ssdm name="xor_ln51_145"/></StgValue>
</operation>

<operation id="2700" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:954 %lshr_ln51_185 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_37, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_185"/></StgValue>
</operation>

<operation id="2701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:955 %trunc_ln51_112 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln51_112"/></StgValue>
</operation>

<operation id="2702" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:956 %or_ln51_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_112, i25 %lshr_ln51_185

]]></Node>
<StgValue><ssdm name="or_ln51_145"/></StgValue>
</operation>

<operation id="2703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:957 %lshr_ln51_186 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_37, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_186"/></StgValue>
</operation>

<operation id="2704" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:958 %trunc_ln51_113 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln51_113"/></StgValue>
</operation>

<operation id="2705" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:959 %or_ln51_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_113, i14 %lshr_ln51_186

]]></Node>
<StgValue><ssdm name="or_ln51_146"/></StgValue>
</operation>

<operation id="2706" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:960 %lshr_ln51_187 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_37, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_187"/></StgValue>
</operation>

<operation id="2707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:961 %zext_ln51_73 = zext i29 %lshr_ln51_187

]]></Node>
<StgValue><ssdm name="zext_ln51_73"/></StgValue>
</operation>

<operation id="2708" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:962 %xor_ln51_146 = xor i32 %zext_ln51_73, i32 %or_ln51_146

]]></Node>
<StgValue><ssdm name="xor_ln51_146"/></StgValue>
</operation>

<operation id="2709" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:963 %xor_ln51_147 = xor i32 %xor_ln51_146, i32 %or_ln51_145

]]></Node>
<StgValue><ssdm name="xor_ln51_147"/></StgValue>
</operation>

<operation id="2710" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:965 %add_ln51_109 = add i32 %xor_ln51_147, i32 %xor_ln51_145

]]></Node>
<StgValue><ssdm name="add_ln51_109"/></StgValue>
</operation>

<operation id="2711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1184 %lshr_ln51_245 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_47, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_245"/></StgValue>
</operation>

<operation id="2712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1185 %trunc_ln51_152 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln51_152"/></StgValue>
</operation>

<operation id="2713" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1186 %or_ln51_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_152, i25 %lshr_ln51_245

]]></Node>
<StgValue><ssdm name="or_ln51_185"/></StgValue>
</operation>

<operation id="2714" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1187 %lshr_ln51_246 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_47, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_246"/></StgValue>
</operation>

<operation id="2715" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1188 %trunc_ln51_153 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln51_153"/></StgValue>
</operation>

<operation id="2716" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1189 %or_ln51_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_153, i14 %lshr_ln51_246

]]></Node>
<StgValue><ssdm name="or_ln51_186"/></StgValue>
</operation>

<operation id="2717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1190 %lshr_ln51_247 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_47, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_247"/></StgValue>
</operation>

<operation id="2718" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1191 %zext_ln51_93 = zext i29 %lshr_ln51_247

]]></Node>
<StgValue><ssdm name="zext_ln51_93"/></StgValue>
</operation>

<operation id="2719" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1192 %xor_ln51_186 = xor i32 %zext_ln51_93, i32 %or_ln51_186

]]></Node>
<StgValue><ssdm name="xor_ln51_186"/></StgValue>
</operation>

<operation id="2720" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1193 %xor_ln51_187 = xor i32 %xor_ln51_186, i32 %or_ln51_185

]]></Node>
<StgValue><ssdm name="xor_ln51_187"/></StgValue>
</operation>

<operation id="2721" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1204 %lshr_ln51_251 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_48, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_251"/></StgValue>
</operation>

<operation id="2722" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1205 %trunc_ln51_156 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln51_156"/></StgValue>
</operation>

<operation id="2723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1206 %or_ln51_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_156, i25 %lshr_ln51_251

]]></Node>
<StgValue><ssdm name="or_ln51_189"/></StgValue>
</operation>

<operation id="2724" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1207 %lshr_ln51_252 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_48, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_252"/></StgValue>
</operation>

<operation id="2725" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1208 %trunc_ln51_157 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln51_157"/></StgValue>
</operation>

<operation id="2726" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1209 %or_ln51_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_157, i14 %lshr_ln51_252

]]></Node>
<StgValue><ssdm name="or_ln51_190"/></StgValue>
</operation>

<operation id="2727" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1210 %lshr_ln51_253 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_48, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_253"/></StgValue>
</operation>

<operation id="2728" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1211 %zext_ln51_95 = zext i29 %lshr_ln51_253

]]></Node>
<StgValue><ssdm name="zext_ln51_95"/></StgValue>
</operation>

<operation id="2729" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1212 %xor_ln51_190 = xor i32 %zext_ln51_95, i32 %or_ln51_190

]]></Node>
<StgValue><ssdm name="xor_ln51_190"/></StgValue>
</operation>

<operation id="2730" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1213 %xor_ln51_191 = xor i32 %xor_ln51_190, i32 %or_ln51_189

]]></Node>
<StgValue><ssdm name="xor_ln51_191"/></StgValue>
</operation>

<operation id="2731" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2889 %and_ln66_89 = and i32 %a_76, i32 %a_75

]]></Node>
<StgValue><ssdm name="and_ln66_89"/></StgValue>
</operation>

<operation id="2732" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2890 %and_ln66_90 = and i32 %a_76, i32 %a_74

]]></Node>
<StgValue><ssdm name="and_ln66_90"/></StgValue>
</operation>

<operation id="2733" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2891 %xor_ln66_178 = xor i32 %and_ln66_87, i32 %and_ln66_90

]]></Node>
<StgValue><ssdm name="xor_ln66_178"/></StgValue>
</operation>

<operation id="2734" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2892 %xor_ln66_179 = xor i32 %xor_ln66_178, i32 %and_ln66_89

]]></Node>
<StgValue><ssdm name="xor_ln66_179"/></StgValue>
</operation>

<operation id="2735" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2894 %add_ln74_88 = add i32 %xor_ln66_179, i32 %t1_44

]]></Node>
<StgValue><ssdm name="add_ln74_88"/></StgValue>
</operation>

<operation id="2736" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2895 %a_77 = add i32 %add_ln74_88, i32 %xor_ln66_177

]]></Node>
<StgValue><ssdm name="a_77"/></StgValue>
</operation>

<operation id="2737" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2915 %lshr_ln66_134 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_77, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_134"/></StgValue>
</operation>

<operation id="2738" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2916 %trunc_ln66_135 = trunc i32 %a_77

]]></Node>
<StgValue><ssdm name="trunc_ln66_135"/></StgValue>
</operation>

<operation id="2739" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2917 %or_ln66_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_135, i30 %lshr_ln66_134

]]></Node>
<StgValue><ssdm name="or_ln66_134"/></StgValue>
</operation>

<operation id="2740" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2918 %lshr_ln66_135 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_77, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_135"/></StgValue>
</operation>

<operation id="2741" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2919 %trunc_ln66_136 = trunc i32 %a_77

]]></Node>
<StgValue><ssdm name="trunc_ln66_136"/></StgValue>
</operation>

<operation id="2742" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2920 %or_ln66_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_136, i19 %lshr_ln66_135

]]></Node>
<StgValue><ssdm name="or_ln66_135"/></StgValue>
</operation>

<operation id="2743" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2921 %lshr_ln66_136 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_77, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_136"/></StgValue>
</operation>

<operation id="2744" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2922 %trunc_ln66_137 = trunc i32 %a_77

]]></Node>
<StgValue><ssdm name="trunc_ln66_137"/></StgValue>
</operation>

<operation id="2745" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2923 %or_ln66_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_137, i10 %lshr_ln66_136

]]></Node>
<StgValue><ssdm name="or_ln66_136"/></StgValue>
</operation>

<operation id="2746" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2924 %xor_ln66_180 = xor i32 %or_ln66_134, i32 %or_ln66_135

]]></Node>
<StgValue><ssdm name="xor_ln66_180"/></StgValue>
</operation>

<operation id="2747" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2925 %xor_ln66_181 = xor i32 %xor_ln66_180, i32 %or_ln66_136

]]></Node>
<StgValue><ssdm name="xor_ln66_181"/></StgValue>
</operation>

<operation id="2748" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2926 %and_ln66_91 = and i32 %a_77, i32 %a_76

]]></Node>
<StgValue><ssdm name="and_ln66_91"/></StgValue>
</operation>

<operation id="2749" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2927 %and_ln66_92 = and i32 %a_77, i32 %a_75

]]></Node>
<StgValue><ssdm name="and_ln66_92"/></StgValue>
</operation>

<operation id="2750" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2928 %xor_ln66_182 = xor i32 %and_ln66_89, i32 %and_ln66_92

]]></Node>
<StgValue><ssdm name="xor_ln66_182"/></StgValue>
</operation>

<operation id="2751" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2929 %xor_ln66_183 = xor i32 %xor_ln66_182, i32 %and_ln66_91

]]></Node>
<StgValue><ssdm name="xor_ln66_183"/></StgValue>
</operation>

<operation id="2752" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2930 %e_78 = add i32 %t1_45, i32 %a_74

]]></Node>
<StgValue><ssdm name="e_78"/></StgValue>
</operation>

<operation id="2753" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2931 %add_ln74_90 = add i32 %xor_ln66_183, i32 %t1_45

]]></Node>
<StgValue><ssdm name="add_ln74_90"/></StgValue>
</operation>

<operation id="2754" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2932 %a_78 = add i32 %add_ln74_90, i32 %xor_ln66_181

]]></Node>
<StgValue><ssdm name="a_78"/></StgValue>
</operation>

<operation id="2755" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2933 %lshr_ln65_137 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_78, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_137"/></StgValue>
</operation>

<operation id="2756" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2934 %trunc_ln65_138 = trunc i32 %e_78

]]></Node>
<StgValue><ssdm name="trunc_ln65_138"/></StgValue>
</operation>

<operation id="2757" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2935 %or_ln65_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_138, i26 %lshr_ln65_137

]]></Node>
<StgValue><ssdm name="or_ln65_137"/></StgValue>
</operation>

<operation id="2758" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2936 %lshr_ln65_138 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_78, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_138"/></StgValue>
</operation>

<operation id="2759" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2937 %trunc_ln65_139 = trunc i32 %e_78

]]></Node>
<StgValue><ssdm name="trunc_ln65_139"/></StgValue>
</operation>

<operation id="2760" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2938 %or_ln65_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_139, i21 %lshr_ln65_138

]]></Node>
<StgValue><ssdm name="or_ln65_138"/></StgValue>
</operation>

<operation id="2761" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2939 %lshr_ln65_139 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_78, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_139"/></StgValue>
</operation>

<operation id="2762" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2940 %trunc_ln65_140 = trunc i32 %e_78

]]></Node>
<StgValue><ssdm name="trunc_ln65_140"/></StgValue>
</operation>

<operation id="2763" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2941 %or_ln65_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_140, i7 %lshr_ln65_139

]]></Node>
<StgValue><ssdm name="or_ln65_139"/></StgValue>
</operation>

<operation id="2764" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2942 %xor_ln65_184 = xor i32 %or_ln65_137, i32 %or_ln65_138

]]></Node>
<StgValue><ssdm name="xor_ln65_184"/></StgValue>
</operation>

<operation id="2765" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2943 %xor_ln65_185 = xor i32 %xor_ln65_184, i32 %or_ln65_139

]]></Node>
<StgValue><ssdm name="xor_ln65_185"/></StgValue>
</operation>

<operation id="2766" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2944 %and_ln65_92 = and i32 %e_78, i32 %e_77

]]></Node>
<StgValue><ssdm name="and_ln65_92"/></StgValue>
</operation>

<operation id="2767" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2945 %xor_ln65_186 = xor i32 %e_78, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_186"/></StgValue>
</operation>

<operation id="2768" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2946 %and_ln65_93 = and i32 %e_76, i32 %xor_ln65_186

]]></Node>
<StgValue><ssdm name="and_ln65_93"/></StgValue>
</operation>

<operation id="2769" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2947 %xor_ln65_187 = xor i32 %and_ln65_92, i32 %and_ln65_93

]]></Node>
<StgValue><ssdm name="xor_ln65_187"/></StgValue>
</operation>

<operation id="2770" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2948 %add_ln65_184 = add i32 %xor_ln65_187, i32 %e_75

]]></Node>
<StgValue><ssdm name="add_ln65_184"/></StgValue>
</operation>

<operation id="2771" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2949 %add_ln65_185 = add i32 %xor_ln65_185, i32 4094571909

]]></Node>
<StgValue><ssdm name="add_ln65_185"/></StgValue>
</operation>

<operation id="2772" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2950 %add_ln65_186 = add i32 %add_ln65_185, i32 %m_46

]]></Node>
<StgValue><ssdm name="add_ln65_186"/></StgValue>
</operation>

<operation id="2773" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2951 %t1_46 = add i32 %add_ln65_186, i32 %add_ln65_184

]]></Node>
<StgValue><ssdm name="t1_46"/></StgValue>
</operation>

<operation id="2774" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2952 %lshr_ln66_137 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_78, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_137"/></StgValue>
</operation>

<operation id="2775" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2953 %trunc_ln66_138 = trunc i32 %a_78

]]></Node>
<StgValue><ssdm name="trunc_ln66_138"/></StgValue>
</operation>

<operation id="2776" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2954 %or_ln66_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_138, i30 %lshr_ln66_137

]]></Node>
<StgValue><ssdm name="or_ln66_137"/></StgValue>
</operation>

<operation id="2777" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2955 %lshr_ln66_138 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_78, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_138"/></StgValue>
</operation>

<operation id="2778" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2956 %trunc_ln66_139 = trunc i32 %a_78

]]></Node>
<StgValue><ssdm name="trunc_ln66_139"/></StgValue>
</operation>

<operation id="2779" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2957 %or_ln66_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_139, i19 %lshr_ln66_138

]]></Node>
<StgValue><ssdm name="or_ln66_138"/></StgValue>
</operation>

<operation id="2780" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2958 %lshr_ln66_139 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_78, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_139"/></StgValue>
</operation>

<operation id="2781" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2959 %trunc_ln66_140 = trunc i32 %a_78

]]></Node>
<StgValue><ssdm name="trunc_ln66_140"/></StgValue>
</operation>

<operation id="2782" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2960 %or_ln66_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_140, i10 %lshr_ln66_139

]]></Node>
<StgValue><ssdm name="or_ln66_139"/></StgValue>
</operation>

<operation id="2783" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2961 %xor_ln66_184 = xor i32 %or_ln66_137, i32 %or_ln66_138

]]></Node>
<StgValue><ssdm name="xor_ln66_184"/></StgValue>
</operation>

<operation id="2784" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2962 %xor_ln66_185 = xor i32 %xor_ln66_184, i32 %or_ln66_139

]]></Node>
<StgValue><ssdm name="xor_ln66_185"/></StgValue>
</operation>

<operation id="2785" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2967 %e_79 = add i32 %t1_46, i32 %a_75

]]></Node>
<StgValue><ssdm name="e_79"/></StgValue>
</operation>

<operation id="2786" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2970 %lshr_ln65_140 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_79, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_140"/></StgValue>
</operation>

<operation id="2787" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:2971 %trunc_ln65_141 = trunc i32 %e_79

]]></Node>
<StgValue><ssdm name="trunc_ln65_141"/></StgValue>
</operation>

<operation id="2788" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:2972 %or_ln65_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_141, i26 %lshr_ln65_140

]]></Node>
<StgValue><ssdm name="or_ln65_140"/></StgValue>
</operation>

<operation id="2789" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2973 %lshr_ln65_141 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_79, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_141"/></StgValue>
</operation>

<operation id="2790" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:2974 %trunc_ln65_142 = trunc i32 %e_79

]]></Node>
<StgValue><ssdm name="trunc_ln65_142"/></StgValue>
</operation>

<operation id="2791" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:2975 %or_ln65_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_142, i21 %lshr_ln65_141

]]></Node>
<StgValue><ssdm name="or_ln65_141"/></StgValue>
</operation>

<operation id="2792" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2976 %lshr_ln65_142 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_79, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_142"/></StgValue>
</operation>

<operation id="2793" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:2977 %trunc_ln65_143 = trunc i32 %e_79

]]></Node>
<StgValue><ssdm name="trunc_ln65_143"/></StgValue>
</operation>

<operation id="2794" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:2978 %or_ln65_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_143, i7 %lshr_ln65_142

]]></Node>
<StgValue><ssdm name="or_ln65_142"/></StgValue>
</operation>

<operation id="2795" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2979 %xor_ln65_188 = xor i32 %or_ln65_140, i32 %or_ln65_141

]]></Node>
<StgValue><ssdm name="xor_ln65_188"/></StgValue>
</operation>

<operation id="2796" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2980 %xor_ln65_189 = xor i32 %xor_ln65_188, i32 %or_ln65_142

]]></Node>
<StgValue><ssdm name="xor_ln65_189"/></StgValue>
</operation>

<operation id="2797" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2981 %and_ln65_94 = and i32 %e_79, i32 %e_78

]]></Node>
<StgValue><ssdm name="and_ln65_94"/></StgValue>
</operation>

<operation id="2798" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2982 %xor_ln65_190 = xor i32 %e_79, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_190"/></StgValue>
</operation>

<operation id="2799" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2983 %and_ln65_95 = and i32 %e_77, i32 %xor_ln65_190

]]></Node>
<StgValue><ssdm name="and_ln65_95"/></StgValue>
</operation>

<operation id="2800" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2984 %xor_ln65_191 = xor i32 %and_ln65_94, i32 %and_ln65_95

]]></Node>
<StgValue><ssdm name="xor_ln65_191"/></StgValue>
</operation>

<operation id="2801" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2985 %add_ln65_188 = add i32 %xor_ln65_191, i32 %e_76

]]></Node>
<StgValue><ssdm name="add_ln65_188"/></StgValue>
</operation>

<operation id="2802" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2986 %add_ln65_189 = add i32 %xor_ln65_189, i32 275423344

]]></Node>
<StgValue><ssdm name="add_ln65_189"/></StgValue>
</operation>

<operation id="2803" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2987 %add_ln65_190 = add i32 %add_ln65_189, i32 %m_47

]]></Node>
<StgValue><ssdm name="add_ln65_190"/></StgValue>
</operation>

<operation id="2804" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2988 %t1_47 = add i32 %add_ln65_190, i32 %add_ln65_188

]]></Node>
<StgValue><ssdm name="t1_47"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2805" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:941 %add_ln51_105 = add i32 %m_35, i32 %m_44

]]></Node>
<StgValue><ssdm name="add_ln51_105"/></StgValue>
</operation>

<operation id="2806" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:943 %m_51 = add i32 %add_ln51_106, i32 %add_ln51_105

]]></Node>
<StgValue><ssdm name="m_51"/></StgValue>
</operation>

<operation id="2807" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:964 %add_ln51_108 = add i32 %m_36, i32 %m_45

]]></Node>
<StgValue><ssdm name="add_ln51_108"/></StgValue>
</operation>

<operation id="2808" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:966 %m_52 = add i32 %add_ln51_109, i32 %add_ln51_108

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="2809" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:967 %lshr_ln51_188 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_51, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_188"/></StgValue>
</operation>

<operation id="2810" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:968 %trunc_ln51_114 = trunc i32 %m_51

]]></Node>
<StgValue><ssdm name="trunc_ln51_114"/></StgValue>
</operation>

<operation id="2811" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:969 %or_ln51_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_114, i15 %lshr_ln51_188

]]></Node>
<StgValue><ssdm name="or_ln51_147"/></StgValue>
</operation>

<operation id="2812" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:970 %lshr_ln51_189 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_51, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_189"/></StgValue>
</operation>

<operation id="2813" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:971 %trunc_ln51_115 = trunc i32 %m_51

]]></Node>
<StgValue><ssdm name="trunc_ln51_115"/></StgValue>
</operation>

<operation id="2814" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:972 %or_ln51_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_115, i13 %lshr_ln51_189

]]></Node>
<StgValue><ssdm name="or_ln51_148"/></StgValue>
</operation>

<operation id="2815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:973 %lshr_ln51_190 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_51, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_190"/></StgValue>
</operation>

<operation id="2816" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:974 %zext_ln51_74 = zext i22 %lshr_ln51_190

]]></Node>
<StgValue><ssdm name="zext_ln51_74"/></StgValue>
</operation>

<operation id="2817" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:975 %xor_ln51_148 = xor i32 %zext_ln51_74, i32 %or_ln51_148

]]></Node>
<StgValue><ssdm name="xor_ln51_148"/></StgValue>
</operation>

<operation id="2818" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:976 %xor_ln51_149 = xor i32 %xor_ln51_148, i32 %or_ln51_147

]]></Node>
<StgValue><ssdm name="xor_ln51_149"/></StgValue>
</operation>

<operation id="2819" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:977 %lshr_ln51_191 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_38, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_191"/></StgValue>
</operation>

<operation id="2820" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:978 %trunc_ln51_116 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln51_116"/></StgValue>
</operation>

<operation id="2821" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:979 %or_ln51_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_116, i25 %lshr_ln51_191

]]></Node>
<StgValue><ssdm name="or_ln51_149"/></StgValue>
</operation>

<operation id="2822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:980 %lshr_ln51_192 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_38, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_192"/></StgValue>
</operation>

<operation id="2823" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:981 %trunc_ln51_117 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln51_117"/></StgValue>
</operation>

<operation id="2824" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:982 %or_ln51_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_117, i14 %lshr_ln51_192

]]></Node>
<StgValue><ssdm name="or_ln51_150"/></StgValue>
</operation>

<operation id="2825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:983 %lshr_ln51_193 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_38, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_193"/></StgValue>
</operation>

<operation id="2826" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:984 %zext_ln51_75 = zext i29 %lshr_ln51_193

]]></Node>
<StgValue><ssdm name="zext_ln51_75"/></StgValue>
</operation>

<operation id="2827" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:985 %xor_ln51_150 = xor i32 %zext_ln51_75, i32 %or_ln51_150

]]></Node>
<StgValue><ssdm name="xor_ln51_150"/></StgValue>
</operation>

<operation id="2828" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:986 %xor_ln51_151 = xor i32 %xor_ln51_150, i32 %or_ln51_149

]]></Node>
<StgValue><ssdm name="xor_ln51_151"/></StgValue>
</operation>

<operation id="2829" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:987 %add_ln51_111 = add i32 %m_37, i32 %m_46

]]></Node>
<StgValue><ssdm name="add_ln51_111"/></StgValue>
</operation>

<operation id="2830" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:988 %add_ln51_112 = add i32 %xor_ln51_151, i32 %xor_ln51_149

]]></Node>
<StgValue><ssdm name="add_ln51_112"/></StgValue>
</operation>

<operation id="2831" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:989 %m_53 = add i32 %add_ln51_112, i32 %add_ln51_111

]]></Node>
<StgValue><ssdm name="m_53"/></StgValue>
</operation>

<operation id="2832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:990 %lshr_ln51_194 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_52, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_194"/></StgValue>
</operation>

<operation id="2833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:991 %trunc_ln51_118 = trunc i32 %m_52

]]></Node>
<StgValue><ssdm name="trunc_ln51_118"/></StgValue>
</operation>

<operation id="2834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:992 %or_ln51_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_118, i15 %lshr_ln51_194

]]></Node>
<StgValue><ssdm name="or_ln51_151"/></StgValue>
</operation>

<operation id="2835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:993 %lshr_ln51_195 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_52, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_195"/></StgValue>
</operation>

<operation id="2836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:994 %trunc_ln51_119 = trunc i32 %m_52

]]></Node>
<StgValue><ssdm name="trunc_ln51_119"/></StgValue>
</operation>

<operation id="2837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:995 %or_ln51_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_119, i13 %lshr_ln51_195

]]></Node>
<StgValue><ssdm name="or_ln51_152"/></StgValue>
</operation>

<operation id="2838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:996 %lshr_ln51_196 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_52, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_196"/></StgValue>
</operation>

<operation id="2839" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:997 %zext_ln51_76 = zext i22 %lshr_ln51_196

]]></Node>
<StgValue><ssdm name="zext_ln51_76"/></StgValue>
</operation>

<operation id="2840" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:998 %xor_ln51_152 = xor i32 %zext_ln51_76, i32 %or_ln51_152

]]></Node>
<StgValue><ssdm name="xor_ln51_152"/></StgValue>
</operation>

<operation id="2841" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:999 %xor_ln51_153 = xor i32 %xor_ln51_152, i32 %or_ln51_151

]]></Node>
<StgValue><ssdm name="xor_ln51_153"/></StgValue>
</operation>

<operation id="2842" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1000 %lshr_ln51_197 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_39, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_197"/></StgValue>
</operation>

<operation id="2843" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1001 %trunc_ln51_120 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln51_120"/></StgValue>
</operation>

<operation id="2844" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1002 %or_ln51_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_120, i25 %lshr_ln51_197

]]></Node>
<StgValue><ssdm name="or_ln51_153"/></StgValue>
</operation>

<operation id="2845" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1003 %lshr_ln51_198 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_39, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_198"/></StgValue>
</operation>

<operation id="2846" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1004 %trunc_ln51_121 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln51_121"/></StgValue>
</operation>

<operation id="2847" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1005 %or_ln51_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_121, i14 %lshr_ln51_198

]]></Node>
<StgValue><ssdm name="or_ln51_154"/></StgValue>
</operation>

<operation id="2848" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1006 %lshr_ln51_199 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_39, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_199"/></StgValue>
</operation>

<operation id="2849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1007 %zext_ln51_77 = zext i29 %lshr_ln51_199

]]></Node>
<StgValue><ssdm name="zext_ln51_77"/></StgValue>
</operation>

<operation id="2850" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1008 %xor_ln51_154 = xor i32 %zext_ln51_77, i32 %or_ln51_154

]]></Node>
<StgValue><ssdm name="xor_ln51_154"/></StgValue>
</operation>

<operation id="2851" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1009 %xor_ln51_155 = xor i32 %xor_ln51_154, i32 %or_ln51_153

]]></Node>
<StgValue><ssdm name="xor_ln51_155"/></StgValue>
</operation>

<operation id="2852" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1010 %add_ln51_114 = add i32 %m_38, i32 %m_47

]]></Node>
<StgValue><ssdm name="add_ln51_114"/></StgValue>
</operation>

<operation id="2853" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1011 %add_ln51_115 = add i32 %xor_ln51_155, i32 %xor_ln51_153

]]></Node>
<StgValue><ssdm name="add_ln51_115"/></StgValue>
</operation>

<operation id="2854" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1012 %m_54 = add i32 %add_ln51_115, i32 %add_ln51_114

]]></Node>
<StgValue><ssdm name="m_54"/></StgValue>
</operation>

<operation id="2855" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1013 %lshr_ln51_200 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_53, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_200"/></StgValue>
</operation>

<operation id="2856" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1014 %trunc_ln51_122 = trunc i32 %m_53

]]></Node>
<StgValue><ssdm name="trunc_ln51_122"/></StgValue>
</operation>

<operation id="2857" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1015 %or_ln51_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_122, i15 %lshr_ln51_200

]]></Node>
<StgValue><ssdm name="or_ln51_155"/></StgValue>
</operation>

<operation id="2858" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1016 %lshr_ln51_201 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_53, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_201"/></StgValue>
</operation>

<operation id="2859" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1017 %trunc_ln51_123 = trunc i32 %m_53

]]></Node>
<StgValue><ssdm name="trunc_ln51_123"/></StgValue>
</operation>

<operation id="2860" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1018 %or_ln51_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_123, i13 %lshr_ln51_201

]]></Node>
<StgValue><ssdm name="or_ln51_156"/></StgValue>
</operation>

<operation id="2861" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1019 %lshr_ln51_202 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_53, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_202"/></StgValue>
</operation>

<operation id="2862" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1020 %zext_ln51_78 = zext i22 %lshr_ln51_202

]]></Node>
<StgValue><ssdm name="zext_ln51_78"/></StgValue>
</operation>

<operation id="2863" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1021 %xor_ln51_156 = xor i32 %zext_ln51_78, i32 %or_ln51_156

]]></Node>
<StgValue><ssdm name="xor_ln51_156"/></StgValue>
</operation>

<operation id="2864" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1022 %xor_ln51_157 = xor i32 %xor_ln51_156, i32 %or_ln51_155

]]></Node>
<StgValue><ssdm name="xor_ln51_157"/></StgValue>
</operation>

<operation id="2865" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1023 %lshr_ln51_203 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_40, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_203"/></StgValue>
</operation>

<operation id="2866" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1024 %trunc_ln51_124 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln51_124"/></StgValue>
</operation>

<operation id="2867" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1025 %or_ln51_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_124, i25 %lshr_ln51_203

]]></Node>
<StgValue><ssdm name="or_ln51_157"/></StgValue>
</operation>

<operation id="2868" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1026 %lshr_ln51_204 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_40, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_204"/></StgValue>
</operation>

<operation id="2869" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1027 %trunc_ln51_125 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln51_125"/></StgValue>
</operation>

<operation id="2870" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1028 %or_ln51_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_125, i14 %lshr_ln51_204

]]></Node>
<StgValue><ssdm name="or_ln51_158"/></StgValue>
</operation>

<operation id="2871" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1029 %lshr_ln51_205 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_40, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_205"/></StgValue>
</operation>

<operation id="2872" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1030 %zext_ln51_79 = zext i29 %lshr_ln51_205

]]></Node>
<StgValue><ssdm name="zext_ln51_79"/></StgValue>
</operation>

<operation id="2873" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1031 %xor_ln51_158 = xor i32 %zext_ln51_79, i32 %or_ln51_158

]]></Node>
<StgValue><ssdm name="xor_ln51_158"/></StgValue>
</operation>

<operation id="2874" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1032 %xor_ln51_159 = xor i32 %xor_ln51_158, i32 %or_ln51_157

]]></Node>
<StgValue><ssdm name="xor_ln51_159"/></StgValue>
</operation>

<operation id="2875" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1033 %add_ln51_117 = add i32 %m_39, i32 %m_48

]]></Node>
<StgValue><ssdm name="add_ln51_117"/></StgValue>
</operation>

<operation id="2876" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1034 %add_ln51_118 = add i32 %xor_ln51_159, i32 %xor_ln51_157

]]></Node>
<StgValue><ssdm name="add_ln51_118"/></StgValue>
</operation>

<operation id="2877" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1035 %m_55 = add i32 %add_ln51_118, i32 %add_ln51_117

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="2878" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1036 %lshr_ln51_206 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_54, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_206"/></StgValue>
</operation>

<operation id="2879" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1037 %trunc_ln51_126 = trunc i32 %m_54

]]></Node>
<StgValue><ssdm name="trunc_ln51_126"/></StgValue>
</operation>

<operation id="2880" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1038 %or_ln51_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_126, i15 %lshr_ln51_206

]]></Node>
<StgValue><ssdm name="or_ln51_159"/></StgValue>
</operation>

<operation id="2881" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1039 %lshr_ln51_207 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_54, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_207"/></StgValue>
</operation>

<operation id="2882" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1040 %trunc_ln51_127 = trunc i32 %m_54

]]></Node>
<StgValue><ssdm name="trunc_ln51_127"/></StgValue>
</operation>

<operation id="2883" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1041 %or_ln51_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_127, i13 %lshr_ln51_207

]]></Node>
<StgValue><ssdm name="or_ln51_160"/></StgValue>
</operation>

<operation id="2884" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1042 %lshr_ln51_208 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_54, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_208"/></StgValue>
</operation>

<operation id="2885" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1043 %zext_ln51_80 = zext i22 %lshr_ln51_208

]]></Node>
<StgValue><ssdm name="zext_ln51_80"/></StgValue>
</operation>

<operation id="2886" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1044 %xor_ln51_160 = xor i32 %zext_ln51_80, i32 %or_ln51_160

]]></Node>
<StgValue><ssdm name="xor_ln51_160"/></StgValue>
</operation>

<operation id="2887" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1045 %xor_ln51_161 = xor i32 %xor_ln51_160, i32 %or_ln51_159

]]></Node>
<StgValue><ssdm name="xor_ln51_161"/></StgValue>
</operation>

<operation id="2888" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1046 %lshr_ln51_209 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_41, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_209"/></StgValue>
</operation>

<operation id="2889" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1047 %trunc_ln51_128 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln51_128"/></StgValue>
</operation>

<operation id="2890" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1048 %or_ln51_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_128, i25 %lshr_ln51_209

]]></Node>
<StgValue><ssdm name="or_ln51_161"/></StgValue>
</operation>

<operation id="2891" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1049 %lshr_ln51_210 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_41, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_210"/></StgValue>
</operation>

<operation id="2892" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1050 %trunc_ln51_129 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln51_129"/></StgValue>
</operation>

<operation id="2893" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1051 %or_ln51_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_129, i14 %lshr_ln51_210

]]></Node>
<StgValue><ssdm name="or_ln51_162"/></StgValue>
</operation>

<operation id="2894" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1052 %lshr_ln51_211 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_41, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_211"/></StgValue>
</operation>

<operation id="2895" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1053 %zext_ln51_81 = zext i29 %lshr_ln51_211

]]></Node>
<StgValue><ssdm name="zext_ln51_81"/></StgValue>
</operation>

<operation id="2896" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1054 %xor_ln51_162 = xor i32 %zext_ln51_81, i32 %or_ln51_162

]]></Node>
<StgValue><ssdm name="xor_ln51_162"/></StgValue>
</operation>

<operation id="2897" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1055 %xor_ln51_163 = xor i32 %xor_ln51_162, i32 %or_ln51_161

]]></Node>
<StgValue><ssdm name="xor_ln51_163"/></StgValue>
</operation>

<operation id="2898" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1056 %add_ln51_120 = add i32 %m_40, i32 %m_49

]]></Node>
<StgValue><ssdm name="add_ln51_120"/></StgValue>
</operation>

<operation id="2899" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1057 %add_ln51_121 = add i32 %xor_ln51_163, i32 %xor_ln51_161

]]></Node>
<StgValue><ssdm name="add_ln51_121"/></StgValue>
</operation>

<operation id="2900" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1058 %m_56 = add i32 %add_ln51_121, i32 %add_ln51_120

]]></Node>
<StgValue><ssdm name="m_56"/></StgValue>
</operation>

<operation id="2901" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1059 %lshr_ln51_212 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_55, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_212"/></StgValue>
</operation>

<operation id="2902" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1060 %trunc_ln51_130 = trunc i32 %m_55

]]></Node>
<StgValue><ssdm name="trunc_ln51_130"/></StgValue>
</operation>

<operation id="2903" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1061 %or_ln51_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_130, i15 %lshr_ln51_212

]]></Node>
<StgValue><ssdm name="or_ln51_163"/></StgValue>
</operation>

<operation id="2904" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1062 %lshr_ln51_213 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_55, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_213"/></StgValue>
</operation>

<operation id="2905" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1063 %trunc_ln51_131 = trunc i32 %m_55

]]></Node>
<StgValue><ssdm name="trunc_ln51_131"/></StgValue>
</operation>

<operation id="2906" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1064 %or_ln51_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_131, i13 %lshr_ln51_213

]]></Node>
<StgValue><ssdm name="or_ln51_164"/></StgValue>
</operation>

<operation id="2907" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1065 %lshr_ln51_214 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_55, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_214"/></StgValue>
</operation>

<operation id="2908" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1066 %zext_ln51_82 = zext i22 %lshr_ln51_214

]]></Node>
<StgValue><ssdm name="zext_ln51_82"/></StgValue>
</operation>

<operation id="2909" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1067 %xor_ln51_164 = xor i32 %zext_ln51_82, i32 %or_ln51_164

]]></Node>
<StgValue><ssdm name="xor_ln51_164"/></StgValue>
</operation>

<operation id="2910" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1068 %xor_ln51_165 = xor i32 %xor_ln51_164, i32 %or_ln51_163

]]></Node>
<StgValue><ssdm name="xor_ln51_165"/></StgValue>
</operation>

<operation id="2911" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1069 %lshr_ln51_215 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_42, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_215"/></StgValue>
</operation>

<operation id="2912" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1070 %trunc_ln51_132 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln51_132"/></StgValue>
</operation>

<operation id="2913" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1071 %or_ln51_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_132, i25 %lshr_ln51_215

]]></Node>
<StgValue><ssdm name="or_ln51_165"/></StgValue>
</operation>

<operation id="2914" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1072 %lshr_ln51_216 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_42, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_216"/></StgValue>
</operation>

<operation id="2915" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1073 %trunc_ln51_133 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln51_133"/></StgValue>
</operation>

<operation id="2916" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1074 %or_ln51_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_133, i14 %lshr_ln51_216

]]></Node>
<StgValue><ssdm name="or_ln51_166"/></StgValue>
</operation>

<operation id="2917" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1075 %lshr_ln51_217 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_42, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_217"/></StgValue>
</operation>

<operation id="2918" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1076 %zext_ln51_83 = zext i29 %lshr_ln51_217

]]></Node>
<StgValue><ssdm name="zext_ln51_83"/></StgValue>
</operation>

<operation id="2919" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1077 %xor_ln51_166 = xor i32 %zext_ln51_83, i32 %or_ln51_166

]]></Node>
<StgValue><ssdm name="xor_ln51_166"/></StgValue>
</operation>

<operation id="2920" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1078 %xor_ln51_167 = xor i32 %xor_ln51_166, i32 %or_ln51_165

]]></Node>
<StgValue><ssdm name="xor_ln51_167"/></StgValue>
</operation>

<operation id="2921" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1080 %add_ln51_124 = add i32 %xor_ln51_167, i32 %xor_ln51_165

]]></Node>
<StgValue><ssdm name="add_ln51_124"/></StgValue>
</operation>

<operation id="2922" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1082 %lshr_ln51_218 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_56, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_218"/></StgValue>
</operation>

<operation id="2923" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1083 %trunc_ln51_134 = trunc i32 %m_56

]]></Node>
<StgValue><ssdm name="trunc_ln51_134"/></StgValue>
</operation>

<operation id="2924" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1084 %or_ln51_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_134, i15 %lshr_ln51_218

]]></Node>
<StgValue><ssdm name="or_ln51_167"/></StgValue>
</operation>

<operation id="2925" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1085 %lshr_ln51_219 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_56, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_219"/></StgValue>
</operation>

<operation id="2926" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1086 %trunc_ln51_135 = trunc i32 %m_56

]]></Node>
<StgValue><ssdm name="trunc_ln51_135"/></StgValue>
</operation>

<operation id="2927" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1087 %or_ln51_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_135, i13 %lshr_ln51_219

]]></Node>
<StgValue><ssdm name="or_ln51_168"/></StgValue>
</operation>

<operation id="2928" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1088 %lshr_ln51_220 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_56, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_220"/></StgValue>
</operation>

<operation id="2929" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1089 %zext_ln51_84 = zext i22 %lshr_ln51_220

]]></Node>
<StgValue><ssdm name="zext_ln51_84"/></StgValue>
</operation>

<operation id="2930" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1090 %xor_ln51_168 = xor i32 %zext_ln51_84, i32 %or_ln51_168

]]></Node>
<StgValue><ssdm name="xor_ln51_168"/></StgValue>
</operation>

<operation id="2931" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1091 %xor_ln51_169 = xor i32 %xor_ln51_168, i32 %or_ln51_167

]]></Node>
<StgValue><ssdm name="xor_ln51_169"/></StgValue>
</operation>

<operation id="2932" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1092 %lshr_ln51_221 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_43, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_221"/></StgValue>
</operation>

<operation id="2933" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1093 %trunc_ln51_136 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln51_136"/></StgValue>
</operation>

<operation id="2934" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1094 %or_ln51_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_136, i25 %lshr_ln51_221

]]></Node>
<StgValue><ssdm name="or_ln51_169"/></StgValue>
</operation>

<operation id="2935" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1095 %lshr_ln51_222 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_43, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_222"/></StgValue>
</operation>

<operation id="2936" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1096 %trunc_ln51_137 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln51_137"/></StgValue>
</operation>

<operation id="2937" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1097 %or_ln51_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_137, i14 %lshr_ln51_222

]]></Node>
<StgValue><ssdm name="or_ln51_170"/></StgValue>
</operation>

<operation id="2938" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1098 %lshr_ln51_223 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_43, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_223"/></StgValue>
</operation>

<operation id="2939" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1099 %zext_ln51_85 = zext i29 %lshr_ln51_223

]]></Node>
<StgValue><ssdm name="zext_ln51_85"/></StgValue>
</operation>

<operation id="2940" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1100 %xor_ln51_170 = xor i32 %zext_ln51_85, i32 %or_ln51_170

]]></Node>
<StgValue><ssdm name="xor_ln51_170"/></StgValue>
</operation>

<operation id="2941" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1101 %xor_ln51_171 = xor i32 %xor_ln51_170, i32 %or_ln51_169

]]></Node>
<StgValue><ssdm name="xor_ln51_171"/></StgValue>
</operation>

<operation id="2942" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1103 %add_ln51_127 = add i32 %xor_ln51_171, i32 %xor_ln51_169

]]></Node>
<StgValue><ssdm name="add_ln51_127"/></StgValue>
</operation>

<operation id="2943" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2963 %and_ln66_93 = and i32 %a_78, i32 %a_77

]]></Node>
<StgValue><ssdm name="and_ln66_93"/></StgValue>
</operation>

<operation id="2944" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2964 %and_ln66_94 = and i32 %a_78, i32 %a_76

]]></Node>
<StgValue><ssdm name="and_ln66_94"/></StgValue>
</operation>

<operation id="2945" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2965 %xor_ln66_186 = xor i32 %and_ln66_91, i32 %and_ln66_94

]]></Node>
<StgValue><ssdm name="xor_ln66_186"/></StgValue>
</operation>

<operation id="2946" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2966 %xor_ln66_187 = xor i32 %xor_ln66_186, i32 %and_ln66_93

]]></Node>
<StgValue><ssdm name="xor_ln66_187"/></StgValue>
</operation>

<operation id="2947" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2968 %add_ln74_92 = add i32 %xor_ln66_187, i32 %t1_46

]]></Node>
<StgValue><ssdm name="add_ln74_92"/></StgValue>
</operation>

<operation id="2948" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2969 %a_79 = add i32 %add_ln74_92, i32 %xor_ln66_185

]]></Node>
<StgValue><ssdm name="a_79"/></StgValue>
</operation>

<operation id="2949" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2989 %lshr_ln66_140 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_79, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_140"/></StgValue>
</operation>

<operation id="2950" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:2990 %trunc_ln66_141 = trunc i32 %a_79

]]></Node>
<StgValue><ssdm name="trunc_ln66_141"/></StgValue>
</operation>

<operation id="2951" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:2991 %or_ln66_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_141, i30 %lshr_ln66_140

]]></Node>
<StgValue><ssdm name="or_ln66_140"/></StgValue>
</operation>

<operation id="2952" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2992 %lshr_ln66_141 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_79, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_141"/></StgValue>
</operation>

<operation id="2953" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:2993 %trunc_ln66_142 = trunc i32 %a_79

]]></Node>
<StgValue><ssdm name="trunc_ln66_142"/></StgValue>
</operation>

<operation id="2954" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:2994 %or_ln66_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_142, i19 %lshr_ln66_141

]]></Node>
<StgValue><ssdm name="or_ln66_141"/></StgValue>
</operation>

<operation id="2955" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2995 %lshr_ln66_142 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_79, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_142"/></StgValue>
</operation>

<operation id="2956" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:2996 %trunc_ln66_143 = trunc i32 %a_79

]]></Node>
<StgValue><ssdm name="trunc_ln66_143"/></StgValue>
</operation>

<operation id="2957" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:2997 %or_ln66_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_143, i10 %lshr_ln66_142

]]></Node>
<StgValue><ssdm name="or_ln66_142"/></StgValue>
</operation>

<operation id="2958" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2998 %xor_ln66_188 = xor i32 %or_ln66_140, i32 %or_ln66_141

]]></Node>
<StgValue><ssdm name="xor_ln66_188"/></StgValue>
</operation>

<operation id="2959" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:2999 %xor_ln66_189 = xor i32 %xor_ln66_188, i32 %or_ln66_142

]]></Node>
<StgValue><ssdm name="xor_ln66_189"/></StgValue>
</operation>

<operation id="2960" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3000 %and_ln66_95 = and i32 %a_79, i32 %a_78

]]></Node>
<StgValue><ssdm name="and_ln66_95"/></StgValue>
</operation>

<operation id="2961" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3001 %and_ln66_96 = and i32 %a_79, i32 %a_77

]]></Node>
<StgValue><ssdm name="and_ln66_96"/></StgValue>
</operation>

<operation id="2962" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3002 %xor_ln66_190 = xor i32 %and_ln66_93, i32 %and_ln66_96

]]></Node>
<StgValue><ssdm name="xor_ln66_190"/></StgValue>
</operation>

<operation id="2963" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3003 %xor_ln66_191 = xor i32 %xor_ln66_190, i32 %and_ln66_95

]]></Node>
<StgValue><ssdm name="xor_ln66_191"/></StgValue>
</operation>

<operation id="2964" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3004 %e_80 = add i32 %t1_47, i32 %a_76

]]></Node>
<StgValue><ssdm name="e_80"/></StgValue>
</operation>

<operation id="2965" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3005 %add_ln74_94 = add i32 %xor_ln66_191, i32 %t1_47

]]></Node>
<StgValue><ssdm name="add_ln74_94"/></StgValue>
</operation>

<operation id="2966" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3006 %a_80 = add i32 %add_ln74_94, i32 %xor_ln66_189

]]></Node>
<StgValue><ssdm name="a_80"/></StgValue>
</operation>

<operation id="2967" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3007 %lshr_ln65_143 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_80, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_143"/></StgValue>
</operation>

<operation id="2968" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3008 %trunc_ln65_144 = trunc i32 %e_80

]]></Node>
<StgValue><ssdm name="trunc_ln65_144"/></StgValue>
</operation>

<operation id="2969" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3009 %or_ln65_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_144, i26 %lshr_ln65_143

]]></Node>
<StgValue><ssdm name="or_ln65_143"/></StgValue>
</operation>

<operation id="2970" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3010 %lshr_ln65_144 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_80, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_144"/></StgValue>
</operation>

<operation id="2971" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3011 %trunc_ln65_145 = trunc i32 %e_80

]]></Node>
<StgValue><ssdm name="trunc_ln65_145"/></StgValue>
</operation>

<operation id="2972" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3012 %or_ln65_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_145, i21 %lshr_ln65_144

]]></Node>
<StgValue><ssdm name="or_ln65_144"/></StgValue>
</operation>

<operation id="2973" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3013 %lshr_ln65_145 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_80, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_145"/></StgValue>
</operation>

<operation id="2974" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3014 %trunc_ln65_146 = trunc i32 %e_80

]]></Node>
<StgValue><ssdm name="trunc_ln65_146"/></StgValue>
</operation>

<operation id="2975" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3015 %or_ln65_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_146, i7 %lshr_ln65_145

]]></Node>
<StgValue><ssdm name="or_ln65_145"/></StgValue>
</operation>

<operation id="2976" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3016 %xor_ln65_192 = xor i32 %or_ln65_143, i32 %or_ln65_144

]]></Node>
<StgValue><ssdm name="xor_ln65_192"/></StgValue>
</operation>

<operation id="2977" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3017 %xor_ln65_193 = xor i32 %xor_ln65_192, i32 %or_ln65_145

]]></Node>
<StgValue><ssdm name="xor_ln65_193"/></StgValue>
</operation>

<operation id="2978" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3018 %and_ln65_96 = and i32 %e_80, i32 %e_79

]]></Node>
<StgValue><ssdm name="and_ln65_96"/></StgValue>
</operation>

<operation id="2979" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3019 %xor_ln65_194 = xor i32 %e_80, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_194"/></StgValue>
</operation>

<operation id="2980" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3020 %and_ln65_97 = and i32 %e_78, i32 %xor_ln65_194

]]></Node>
<StgValue><ssdm name="and_ln65_97"/></StgValue>
</operation>

<operation id="2981" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3021 %xor_ln65_195 = xor i32 %and_ln65_96, i32 %and_ln65_97

]]></Node>
<StgValue><ssdm name="xor_ln65_195"/></StgValue>
</operation>

<operation id="2982" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3022 %add_ln65_192 = add i32 %xor_ln65_195, i32 %e_77

]]></Node>
<StgValue><ssdm name="add_ln65_192"/></StgValue>
</operation>

<operation id="2983" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3023 %add_ln65_193 = add i32 %xor_ln65_193, i32 430227734

]]></Node>
<StgValue><ssdm name="add_ln65_193"/></StgValue>
</operation>

<operation id="2984" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3024 %add_ln65_194 = add i32 %add_ln65_193, i32 %m_48

]]></Node>
<StgValue><ssdm name="add_ln65_194"/></StgValue>
</operation>

<operation id="2985" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3025 %t1_48 = add i32 %add_ln65_194, i32 %add_ln65_192

]]></Node>
<StgValue><ssdm name="t1_48"/></StgValue>
</operation>

<operation id="2986" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3026 %lshr_ln66_143 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_80, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_143"/></StgValue>
</operation>

<operation id="2987" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3027 %trunc_ln66_144 = trunc i32 %a_80

]]></Node>
<StgValue><ssdm name="trunc_ln66_144"/></StgValue>
</operation>

<operation id="2988" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3028 %or_ln66_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_144, i30 %lshr_ln66_143

]]></Node>
<StgValue><ssdm name="or_ln66_143"/></StgValue>
</operation>

<operation id="2989" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3029 %lshr_ln66_144 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_80, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_144"/></StgValue>
</operation>

<operation id="2990" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3030 %trunc_ln66_145 = trunc i32 %a_80

]]></Node>
<StgValue><ssdm name="trunc_ln66_145"/></StgValue>
</operation>

<operation id="2991" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3031 %or_ln66_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_145, i19 %lshr_ln66_144

]]></Node>
<StgValue><ssdm name="or_ln66_144"/></StgValue>
</operation>

<operation id="2992" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3032 %lshr_ln66_145 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_80, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_145"/></StgValue>
</operation>

<operation id="2993" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3033 %trunc_ln66_146 = trunc i32 %a_80

]]></Node>
<StgValue><ssdm name="trunc_ln66_146"/></StgValue>
</operation>

<operation id="2994" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3034 %or_ln66_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_146, i10 %lshr_ln66_145

]]></Node>
<StgValue><ssdm name="or_ln66_145"/></StgValue>
</operation>

<operation id="2995" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3035 %xor_ln66_192 = xor i32 %or_ln66_143, i32 %or_ln66_144

]]></Node>
<StgValue><ssdm name="xor_ln66_192"/></StgValue>
</operation>

<operation id="2996" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3036 %xor_ln66_193 = xor i32 %xor_ln66_192, i32 %or_ln66_145

]]></Node>
<StgValue><ssdm name="xor_ln66_193"/></StgValue>
</operation>

<operation id="2997" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3041 %e_81 = add i32 %t1_48, i32 %a_77

]]></Node>
<StgValue><ssdm name="e_81"/></StgValue>
</operation>

<operation id="2998" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3044 %lshr_ln65_146 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_81, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_146"/></StgValue>
</operation>

<operation id="2999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3045 %trunc_ln65_147 = trunc i32 %e_81

]]></Node>
<StgValue><ssdm name="trunc_ln65_147"/></StgValue>
</operation>

<operation id="3000" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3046 %or_ln65_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_147, i26 %lshr_ln65_146

]]></Node>
<StgValue><ssdm name="or_ln65_146"/></StgValue>
</operation>

<operation id="3001" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3047 %lshr_ln65_147 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_81, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_147"/></StgValue>
</operation>

<operation id="3002" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3048 %trunc_ln65_148 = trunc i32 %e_81

]]></Node>
<StgValue><ssdm name="trunc_ln65_148"/></StgValue>
</operation>

<operation id="3003" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3049 %or_ln65_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_148, i21 %lshr_ln65_147

]]></Node>
<StgValue><ssdm name="or_ln65_147"/></StgValue>
</operation>

<operation id="3004" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3050 %lshr_ln65_148 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_81, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_148"/></StgValue>
</operation>

<operation id="3005" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3051 %trunc_ln65_149 = trunc i32 %e_81

]]></Node>
<StgValue><ssdm name="trunc_ln65_149"/></StgValue>
</operation>

<operation id="3006" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3052 %or_ln65_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_149, i7 %lshr_ln65_148

]]></Node>
<StgValue><ssdm name="or_ln65_148"/></StgValue>
</operation>

<operation id="3007" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3053 %xor_ln65_196 = xor i32 %or_ln65_146, i32 %or_ln65_147

]]></Node>
<StgValue><ssdm name="xor_ln65_196"/></StgValue>
</operation>

<operation id="3008" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3054 %xor_ln65_197 = xor i32 %xor_ln65_196, i32 %or_ln65_148

]]></Node>
<StgValue><ssdm name="xor_ln65_197"/></StgValue>
</operation>

<operation id="3009" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3055 %and_ln65_98 = and i32 %e_81, i32 %e_80

]]></Node>
<StgValue><ssdm name="and_ln65_98"/></StgValue>
</operation>

<operation id="3010" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3056 %xor_ln65_198 = xor i32 %e_81, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_198"/></StgValue>
</operation>

<operation id="3011" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3057 %and_ln65_99 = and i32 %e_79, i32 %xor_ln65_198

]]></Node>
<StgValue><ssdm name="and_ln65_99"/></StgValue>
</operation>

<operation id="3012" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3058 %xor_ln65_199 = xor i32 %and_ln65_98, i32 %and_ln65_99

]]></Node>
<StgValue><ssdm name="xor_ln65_199"/></StgValue>
</operation>

<operation id="3013" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3059 %add_ln65_196 = add i32 %xor_ln65_199, i32 %e_78

]]></Node>
<StgValue><ssdm name="add_ln65_196"/></StgValue>
</operation>

<operation id="3014" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3060 %add_ln65_197 = add i32 %xor_ln65_197, i32 506948616

]]></Node>
<StgValue><ssdm name="add_ln65_197"/></StgValue>
</operation>

<operation id="3015" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3061 %add_ln65_198 = add i32 %add_ln65_197, i32 %m_49

]]></Node>
<StgValue><ssdm name="add_ln65_198"/></StgValue>
</operation>

<operation id="3016" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3062 %t1_49 = add i32 %add_ln65_198, i32 %add_ln65_196

]]></Node>
<StgValue><ssdm name="t1_49"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="3017" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1079 %add_ln51_123 = add i32 %m_41, i32 %m_50

]]></Node>
<StgValue><ssdm name="add_ln51_123"/></StgValue>
</operation>

<operation id="3018" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1081 %m_57 = add i32 %add_ln51_124, i32 %add_ln51_123

]]></Node>
<StgValue><ssdm name="m_57"/></StgValue>
</operation>

<operation id="3019" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1102 %add_ln51_126 = add i32 %m_42, i32 %m_51

]]></Node>
<StgValue><ssdm name="add_ln51_126"/></StgValue>
</operation>

<operation id="3020" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1104 %m_58 = add i32 %add_ln51_127, i32 %add_ln51_126

]]></Node>
<StgValue><ssdm name="m_58"/></StgValue>
</operation>

<operation id="3021" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1105 %lshr_ln51_224 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_57, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_224"/></StgValue>
</operation>

<operation id="3022" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1106 %trunc_ln51_138 = trunc i32 %m_57

]]></Node>
<StgValue><ssdm name="trunc_ln51_138"/></StgValue>
</operation>

<operation id="3023" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1107 %or_ln51_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_138, i15 %lshr_ln51_224

]]></Node>
<StgValue><ssdm name="or_ln51_171"/></StgValue>
</operation>

<operation id="3024" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1108 %lshr_ln51_225 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_57, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_225"/></StgValue>
</operation>

<operation id="3025" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1109 %trunc_ln51_139 = trunc i32 %m_57

]]></Node>
<StgValue><ssdm name="trunc_ln51_139"/></StgValue>
</operation>

<operation id="3026" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1110 %or_ln51_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_139, i13 %lshr_ln51_225

]]></Node>
<StgValue><ssdm name="or_ln51_172"/></StgValue>
</operation>

<operation id="3027" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1111 %lshr_ln51_226 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_57, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_226"/></StgValue>
</operation>

<operation id="3028" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1112 %zext_ln51_86 = zext i22 %lshr_ln51_226

]]></Node>
<StgValue><ssdm name="zext_ln51_86"/></StgValue>
</operation>

<operation id="3029" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1113 %xor_ln51_172 = xor i32 %zext_ln51_86, i32 %or_ln51_172

]]></Node>
<StgValue><ssdm name="xor_ln51_172"/></StgValue>
</operation>

<operation id="3030" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1114 %xor_ln51_173 = xor i32 %xor_ln51_172, i32 %or_ln51_171

]]></Node>
<StgValue><ssdm name="xor_ln51_173"/></StgValue>
</operation>

<operation id="3031" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1115 %lshr_ln51_227 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_44, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_227"/></StgValue>
</operation>

<operation id="3032" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1116 %trunc_ln51_140 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln51_140"/></StgValue>
</operation>

<operation id="3033" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1117 %or_ln51_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_140, i25 %lshr_ln51_227

]]></Node>
<StgValue><ssdm name="or_ln51_173"/></StgValue>
</operation>

<operation id="3034" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1118 %lshr_ln51_228 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_44, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_228"/></StgValue>
</operation>

<operation id="3035" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1119 %trunc_ln51_141 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln51_141"/></StgValue>
</operation>

<operation id="3036" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1120 %or_ln51_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_141, i14 %lshr_ln51_228

]]></Node>
<StgValue><ssdm name="or_ln51_174"/></StgValue>
</operation>

<operation id="3037" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1121 %lshr_ln51_229 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_44, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_229"/></StgValue>
</operation>

<operation id="3038" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1122 %zext_ln51_87 = zext i29 %lshr_ln51_229

]]></Node>
<StgValue><ssdm name="zext_ln51_87"/></StgValue>
</operation>

<operation id="3039" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1123 %xor_ln51_174 = xor i32 %zext_ln51_87, i32 %or_ln51_174

]]></Node>
<StgValue><ssdm name="xor_ln51_174"/></StgValue>
</operation>

<operation id="3040" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1124 %xor_ln51_175 = xor i32 %xor_ln51_174, i32 %or_ln51_173

]]></Node>
<StgValue><ssdm name="xor_ln51_175"/></StgValue>
</operation>

<operation id="3041" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1125 %add_ln51_129 = add i32 %m_43, i32 %m_52

]]></Node>
<StgValue><ssdm name="add_ln51_129"/></StgValue>
</operation>

<operation id="3042" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1126 %add_ln51_130 = add i32 %xor_ln51_175, i32 %xor_ln51_173

]]></Node>
<StgValue><ssdm name="add_ln51_130"/></StgValue>
</operation>

<operation id="3043" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1127 %m_59 = add i32 %add_ln51_130, i32 %add_ln51_129

]]></Node>
<StgValue><ssdm name="m_59"/></StgValue>
</operation>

<operation id="3044" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1128 %lshr_ln51_230 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_58, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_230"/></StgValue>
</operation>

<operation id="3045" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1129 %trunc_ln51_142 = trunc i32 %m_58

]]></Node>
<StgValue><ssdm name="trunc_ln51_142"/></StgValue>
</operation>

<operation id="3046" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1130 %or_ln51_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_142, i15 %lshr_ln51_230

]]></Node>
<StgValue><ssdm name="or_ln51_175"/></StgValue>
</operation>

<operation id="3047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1131 %lshr_ln51_231 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_58, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_231"/></StgValue>
</operation>

<operation id="3048" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1132 %trunc_ln51_143 = trunc i32 %m_58

]]></Node>
<StgValue><ssdm name="trunc_ln51_143"/></StgValue>
</operation>

<operation id="3049" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1133 %or_ln51_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_143, i13 %lshr_ln51_231

]]></Node>
<StgValue><ssdm name="or_ln51_176"/></StgValue>
</operation>

<operation id="3050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1134 %lshr_ln51_232 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_58, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_232"/></StgValue>
</operation>

<operation id="3051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1135 %zext_ln51_88 = zext i22 %lshr_ln51_232

]]></Node>
<StgValue><ssdm name="zext_ln51_88"/></StgValue>
</operation>

<operation id="3052" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1136 %xor_ln51_176 = xor i32 %zext_ln51_88, i32 %or_ln51_176

]]></Node>
<StgValue><ssdm name="xor_ln51_176"/></StgValue>
</operation>

<operation id="3053" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1137 %xor_ln51_177 = xor i32 %xor_ln51_176, i32 %or_ln51_175

]]></Node>
<StgValue><ssdm name="xor_ln51_177"/></StgValue>
</operation>

<operation id="3054" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1138 %lshr_ln51_233 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_45, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_233"/></StgValue>
</operation>

<operation id="3055" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1139 %trunc_ln51_144 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln51_144"/></StgValue>
</operation>

<operation id="3056" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1140 %or_ln51_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_144, i25 %lshr_ln51_233

]]></Node>
<StgValue><ssdm name="or_ln51_177"/></StgValue>
</operation>

<operation id="3057" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1141 %lshr_ln51_234 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_45, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_234"/></StgValue>
</operation>

<operation id="3058" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1142 %trunc_ln51_145 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln51_145"/></StgValue>
</operation>

<operation id="3059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1143 %or_ln51_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_145, i14 %lshr_ln51_234

]]></Node>
<StgValue><ssdm name="or_ln51_178"/></StgValue>
</operation>

<operation id="3060" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1144 %lshr_ln51_235 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_45, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_235"/></StgValue>
</operation>

<operation id="3061" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1145 %zext_ln51_89 = zext i29 %lshr_ln51_235

]]></Node>
<StgValue><ssdm name="zext_ln51_89"/></StgValue>
</operation>

<operation id="3062" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1146 %xor_ln51_178 = xor i32 %zext_ln51_89, i32 %or_ln51_178

]]></Node>
<StgValue><ssdm name="xor_ln51_178"/></StgValue>
</operation>

<operation id="3063" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1147 %xor_ln51_179 = xor i32 %xor_ln51_178, i32 %or_ln51_177

]]></Node>
<StgValue><ssdm name="xor_ln51_179"/></StgValue>
</operation>

<operation id="3064" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1149 %add_ln51_133 = add i32 %xor_ln51_179, i32 %xor_ln51_177

]]></Node>
<StgValue><ssdm name="add_ln51_133"/></StgValue>
</operation>

<operation id="3065" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1151 %lshr_ln51_236 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_59, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_236"/></StgValue>
</operation>

<operation id="3066" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1152 %trunc_ln51_146 = trunc i32 %m_59

]]></Node>
<StgValue><ssdm name="trunc_ln51_146"/></StgValue>
</operation>

<operation id="3067" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1153 %or_ln51_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_146, i15 %lshr_ln51_236

]]></Node>
<StgValue><ssdm name="or_ln51_179"/></StgValue>
</operation>

<operation id="3068" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1154 %lshr_ln51_237 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_59, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_237"/></StgValue>
</operation>

<operation id="3069" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1155 %trunc_ln51_147 = trunc i32 %m_59

]]></Node>
<StgValue><ssdm name="trunc_ln51_147"/></StgValue>
</operation>

<operation id="3070" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1156 %or_ln51_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_147, i13 %lshr_ln51_237

]]></Node>
<StgValue><ssdm name="or_ln51_180"/></StgValue>
</operation>

<operation id="3071" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1157 %lshr_ln51_238 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_59, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_238"/></StgValue>
</operation>

<operation id="3072" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1158 %zext_ln51_90 = zext i22 %lshr_ln51_238

]]></Node>
<StgValue><ssdm name="zext_ln51_90"/></StgValue>
</operation>

<operation id="3073" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1159 %xor_ln51_180 = xor i32 %zext_ln51_90, i32 %or_ln51_180

]]></Node>
<StgValue><ssdm name="xor_ln51_180"/></StgValue>
</operation>

<operation id="3074" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1160 %xor_ln51_181 = xor i32 %xor_ln51_180, i32 %or_ln51_179

]]></Node>
<StgValue><ssdm name="xor_ln51_181"/></StgValue>
</operation>

<operation id="3075" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1161 %lshr_ln51_239 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_46, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_239"/></StgValue>
</operation>

<operation id="3076" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph:1162 %trunc_ln51_148 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln51_148"/></StgValue>
</operation>

<operation id="3077" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
.lr.ph:1163 %or_ln51_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln51_148, i25 %lshr_ln51_239

]]></Node>
<StgValue><ssdm name="or_ln51_181"/></StgValue>
</operation>

<operation id="3078" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1164 %lshr_ln51_240 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_46, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_240"/></StgValue>
</operation>

<operation id="3079" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="18" op_0_bw="32">
<![CDATA[
.lr.ph:1165 %trunc_ln51_149 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln51_149"/></StgValue>
</operation>

<operation id="3080" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
.lr.ph:1166 %or_ln51_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln51_149, i14 %lshr_ln51_240

]]></Node>
<StgValue><ssdm name="or_ln51_182"/></StgValue>
</operation>

<operation id="3081" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1167 %lshr_ln51_241 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_46, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_241"/></StgValue>
</operation>

<operation id="3082" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="29">
<![CDATA[
.lr.ph:1168 %zext_ln51_91 = zext i29 %lshr_ln51_241

]]></Node>
<StgValue><ssdm name="zext_ln51_91"/></StgValue>
</operation>

<operation id="3083" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1169 %xor_ln51_182 = xor i32 %zext_ln51_91, i32 %or_ln51_182

]]></Node>
<StgValue><ssdm name="xor_ln51_182"/></StgValue>
</operation>

<operation id="3084" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1170 %xor_ln51_183 = xor i32 %xor_ln51_182, i32 %or_ln51_181

]]></Node>
<StgValue><ssdm name="xor_ln51_183"/></StgValue>
</operation>

<operation id="3085" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1171 %add_ln51_135 = add i32 %m_45, i32 %m_54

]]></Node>
<StgValue><ssdm name="add_ln51_135"/></StgValue>
</operation>

<operation id="3086" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1172 %add_ln51_136 = add i32 %xor_ln51_183, i32 %xor_ln51_181

]]></Node>
<StgValue><ssdm name="add_ln51_136"/></StgValue>
</operation>

<operation id="3087" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1173 %m_61 = add i32 %add_ln51_136, i32 %add_ln51_135

]]></Node>
<StgValue><ssdm name="m_61"/></StgValue>
</operation>

<operation id="3088" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1194 %lshr_ln51_248 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_61, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_248"/></StgValue>
</operation>

<operation id="3089" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1195 %trunc_ln51_154 = trunc i32 %m_61

]]></Node>
<StgValue><ssdm name="trunc_ln51_154"/></StgValue>
</operation>

<operation id="3090" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1196 %or_ln51_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_154, i15 %lshr_ln51_248

]]></Node>
<StgValue><ssdm name="or_ln51_187"/></StgValue>
</operation>

<operation id="3091" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1197 %lshr_ln51_249 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_61, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_249"/></StgValue>
</operation>

<operation id="3092" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1198 %trunc_ln51_155 = trunc i32 %m_61

]]></Node>
<StgValue><ssdm name="trunc_ln51_155"/></StgValue>
</operation>

<operation id="3093" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1199 %or_ln51_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_155, i13 %lshr_ln51_249

]]></Node>
<StgValue><ssdm name="or_ln51_188"/></StgValue>
</operation>

<operation id="3094" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1200 %lshr_ln51_250 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_61, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_250"/></StgValue>
</operation>

<operation id="3095" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1201 %zext_ln51_94 = zext i22 %lshr_ln51_250

]]></Node>
<StgValue><ssdm name="zext_ln51_94"/></StgValue>
</operation>

<operation id="3096" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1202 %xor_ln51_188 = xor i32 %zext_ln51_94, i32 %or_ln51_188

]]></Node>
<StgValue><ssdm name="xor_ln51_188"/></StgValue>
</operation>

<operation id="3097" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1203 %xor_ln51_189 = xor i32 %xor_ln51_188, i32 %or_ln51_187

]]></Node>
<StgValue><ssdm name="xor_ln51_189"/></StgValue>
</operation>

<operation id="3098" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3037 %and_ln66_97 = and i32 %a_80, i32 %a_79

]]></Node>
<StgValue><ssdm name="and_ln66_97"/></StgValue>
</operation>

<operation id="3099" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3038 %and_ln66_98 = and i32 %a_80, i32 %a_78

]]></Node>
<StgValue><ssdm name="and_ln66_98"/></StgValue>
</operation>

<operation id="3100" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3039 %xor_ln66_194 = xor i32 %and_ln66_95, i32 %and_ln66_98

]]></Node>
<StgValue><ssdm name="xor_ln66_194"/></StgValue>
</operation>

<operation id="3101" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3040 %xor_ln66_195 = xor i32 %xor_ln66_194, i32 %and_ln66_97

]]></Node>
<StgValue><ssdm name="xor_ln66_195"/></StgValue>
</operation>

<operation id="3102" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3042 %add_ln74_96 = add i32 %xor_ln66_195, i32 %t1_48

]]></Node>
<StgValue><ssdm name="add_ln74_96"/></StgValue>
</operation>

<operation id="3103" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3043 %a_81 = add i32 %add_ln74_96, i32 %xor_ln66_193

]]></Node>
<StgValue><ssdm name="a_81"/></StgValue>
</operation>

<operation id="3104" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3063 %lshr_ln66_146 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_81, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_146"/></StgValue>
</operation>

<operation id="3105" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3064 %trunc_ln66_147 = trunc i32 %a_81

]]></Node>
<StgValue><ssdm name="trunc_ln66_147"/></StgValue>
</operation>

<operation id="3106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3065 %or_ln66_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_147, i30 %lshr_ln66_146

]]></Node>
<StgValue><ssdm name="or_ln66_146"/></StgValue>
</operation>

<operation id="3107" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3066 %lshr_ln66_147 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_81, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_147"/></StgValue>
</operation>

<operation id="3108" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3067 %trunc_ln66_148 = trunc i32 %a_81

]]></Node>
<StgValue><ssdm name="trunc_ln66_148"/></StgValue>
</operation>

<operation id="3109" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3068 %or_ln66_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_148, i19 %lshr_ln66_147

]]></Node>
<StgValue><ssdm name="or_ln66_147"/></StgValue>
</operation>

<operation id="3110" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3069 %lshr_ln66_148 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_81, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_148"/></StgValue>
</operation>

<operation id="3111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3070 %trunc_ln66_149 = trunc i32 %a_81

]]></Node>
<StgValue><ssdm name="trunc_ln66_149"/></StgValue>
</operation>

<operation id="3112" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3071 %or_ln66_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_149, i10 %lshr_ln66_148

]]></Node>
<StgValue><ssdm name="or_ln66_148"/></StgValue>
</operation>

<operation id="3113" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3072 %xor_ln66_196 = xor i32 %or_ln66_146, i32 %or_ln66_147

]]></Node>
<StgValue><ssdm name="xor_ln66_196"/></StgValue>
</operation>

<operation id="3114" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3073 %xor_ln66_197 = xor i32 %xor_ln66_196, i32 %or_ln66_148

]]></Node>
<StgValue><ssdm name="xor_ln66_197"/></StgValue>
</operation>

<operation id="3115" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3074 %and_ln66_99 = and i32 %a_81, i32 %a_80

]]></Node>
<StgValue><ssdm name="and_ln66_99"/></StgValue>
</operation>

<operation id="3116" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3075 %and_ln66_100 = and i32 %a_81, i32 %a_79

]]></Node>
<StgValue><ssdm name="and_ln66_100"/></StgValue>
</operation>

<operation id="3117" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3076 %xor_ln66_198 = xor i32 %and_ln66_97, i32 %and_ln66_100

]]></Node>
<StgValue><ssdm name="xor_ln66_198"/></StgValue>
</operation>

<operation id="3118" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3077 %xor_ln66_199 = xor i32 %xor_ln66_198, i32 %and_ln66_99

]]></Node>
<StgValue><ssdm name="xor_ln66_199"/></StgValue>
</operation>

<operation id="3119" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3078 %e_82 = add i32 %t1_49, i32 %a_78

]]></Node>
<StgValue><ssdm name="e_82"/></StgValue>
</operation>

<operation id="3120" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3079 %add_ln74_98 = add i32 %xor_ln66_199, i32 %t1_49

]]></Node>
<StgValue><ssdm name="add_ln74_98"/></StgValue>
</operation>

<operation id="3121" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3080 %a_82 = add i32 %add_ln74_98, i32 %xor_ln66_197

]]></Node>
<StgValue><ssdm name="a_82"/></StgValue>
</operation>

<operation id="3122" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3081 %lshr_ln65_149 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_82, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_149"/></StgValue>
</operation>

<operation id="3123" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3082 %trunc_ln65_150 = trunc i32 %e_82

]]></Node>
<StgValue><ssdm name="trunc_ln65_150"/></StgValue>
</operation>

<operation id="3124" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3083 %or_ln65_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_150, i26 %lshr_ln65_149

]]></Node>
<StgValue><ssdm name="or_ln65_149"/></StgValue>
</operation>

<operation id="3125" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3084 %lshr_ln65_150 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_82, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_150"/></StgValue>
</operation>

<operation id="3126" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3085 %trunc_ln65_151 = trunc i32 %e_82

]]></Node>
<StgValue><ssdm name="trunc_ln65_151"/></StgValue>
</operation>

<operation id="3127" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3086 %or_ln65_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_151, i21 %lshr_ln65_150

]]></Node>
<StgValue><ssdm name="or_ln65_150"/></StgValue>
</operation>

<operation id="3128" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3087 %lshr_ln65_151 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_82, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_151"/></StgValue>
</operation>

<operation id="3129" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3088 %trunc_ln65_152 = trunc i32 %e_82

]]></Node>
<StgValue><ssdm name="trunc_ln65_152"/></StgValue>
</operation>

<operation id="3130" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3089 %or_ln65_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_152, i7 %lshr_ln65_151

]]></Node>
<StgValue><ssdm name="or_ln65_151"/></StgValue>
</operation>

<operation id="3131" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3090 %xor_ln65_200 = xor i32 %or_ln65_149, i32 %or_ln65_150

]]></Node>
<StgValue><ssdm name="xor_ln65_200"/></StgValue>
</operation>

<operation id="3132" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3091 %xor_ln65_201 = xor i32 %xor_ln65_200, i32 %or_ln65_151

]]></Node>
<StgValue><ssdm name="xor_ln65_201"/></StgValue>
</operation>

<operation id="3133" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3092 %and_ln65_100 = and i32 %e_82, i32 %e_81

]]></Node>
<StgValue><ssdm name="and_ln65_100"/></StgValue>
</operation>

<operation id="3134" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3093 %xor_ln65_202 = xor i32 %e_82, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_202"/></StgValue>
</operation>

<operation id="3135" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3094 %and_ln65_101 = and i32 %e_80, i32 %xor_ln65_202

]]></Node>
<StgValue><ssdm name="and_ln65_101"/></StgValue>
</operation>

<operation id="3136" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3095 %xor_ln65_203 = xor i32 %and_ln65_100, i32 %and_ln65_101

]]></Node>
<StgValue><ssdm name="xor_ln65_203"/></StgValue>
</operation>

<operation id="3137" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3096 %add_ln65_200 = add i32 %xor_ln65_203, i32 %e_79

]]></Node>
<StgValue><ssdm name="add_ln65_200"/></StgValue>
</operation>

<operation id="3138" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3097 %add_ln65_201 = add i32 %xor_ln65_201, i32 659060556

]]></Node>
<StgValue><ssdm name="add_ln65_201"/></StgValue>
</operation>

<operation id="3139" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3098 %add_ln65_202 = add i32 %add_ln65_201, i32 %m_50

]]></Node>
<StgValue><ssdm name="add_ln65_202"/></StgValue>
</operation>

<operation id="3140" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3099 %t1_50 = add i32 %add_ln65_202, i32 %add_ln65_200

]]></Node>
<StgValue><ssdm name="t1_50"/></StgValue>
</operation>

<operation id="3141" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3100 %lshr_ln66_149 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_82, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_149"/></StgValue>
</operation>

<operation id="3142" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3101 %trunc_ln66_150 = trunc i32 %a_82

]]></Node>
<StgValue><ssdm name="trunc_ln66_150"/></StgValue>
</operation>

<operation id="3143" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3102 %or_ln66_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_150, i30 %lshr_ln66_149

]]></Node>
<StgValue><ssdm name="or_ln66_149"/></StgValue>
</operation>

<operation id="3144" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3103 %lshr_ln66_150 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_82, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_150"/></StgValue>
</operation>

<operation id="3145" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3104 %trunc_ln66_151 = trunc i32 %a_82

]]></Node>
<StgValue><ssdm name="trunc_ln66_151"/></StgValue>
</operation>

<operation id="3146" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3105 %or_ln66_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_151, i19 %lshr_ln66_150

]]></Node>
<StgValue><ssdm name="or_ln66_150"/></StgValue>
</operation>

<operation id="3147" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3106 %lshr_ln66_151 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_82, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_151"/></StgValue>
</operation>

<operation id="3148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3107 %trunc_ln66_152 = trunc i32 %a_82

]]></Node>
<StgValue><ssdm name="trunc_ln66_152"/></StgValue>
</operation>

<operation id="3149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3108 %or_ln66_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_152, i10 %lshr_ln66_151

]]></Node>
<StgValue><ssdm name="or_ln66_151"/></StgValue>
</operation>

<operation id="3150" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3109 %xor_ln66_200 = xor i32 %or_ln66_149, i32 %or_ln66_150

]]></Node>
<StgValue><ssdm name="xor_ln66_200"/></StgValue>
</operation>

<operation id="3151" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3110 %xor_ln66_201 = xor i32 %xor_ln66_200, i32 %or_ln66_151

]]></Node>
<StgValue><ssdm name="xor_ln66_201"/></StgValue>
</operation>

<operation id="3152" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3115 %e_83 = add i32 %t1_50, i32 %a_79

]]></Node>
<StgValue><ssdm name="e_83"/></StgValue>
</operation>

<operation id="3153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3118 %lshr_ln65_152 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_83, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_152"/></StgValue>
</operation>

<operation id="3154" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3119 %trunc_ln65_153 = trunc i32 %e_83

]]></Node>
<StgValue><ssdm name="trunc_ln65_153"/></StgValue>
</operation>

<operation id="3155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3120 %or_ln65_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_153, i26 %lshr_ln65_152

]]></Node>
<StgValue><ssdm name="or_ln65_152"/></StgValue>
</operation>

<operation id="3156" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3121 %lshr_ln65_153 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_83, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_153"/></StgValue>
</operation>

<operation id="3157" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3122 %trunc_ln65_154 = trunc i32 %e_83

]]></Node>
<StgValue><ssdm name="trunc_ln65_154"/></StgValue>
</operation>

<operation id="3158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3123 %or_ln65_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_154, i21 %lshr_ln65_153

]]></Node>
<StgValue><ssdm name="or_ln65_153"/></StgValue>
</operation>

<operation id="3159" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3124 %lshr_ln65_154 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_83, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_154"/></StgValue>
</operation>

<operation id="3160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3125 %trunc_ln65_155 = trunc i32 %e_83

]]></Node>
<StgValue><ssdm name="trunc_ln65_155"/></StgValue>
</operation>

<operation id="3161" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3126 %or_ln65_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_155, i7 %lshr_ln65_154

]]></Node>
<StgValue><ssdm name="or_ln65_154"/></StgValue>
</operation>

<operation id="3162" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3127 %xor_ln65_204 = xor i32 %or_ln65_152, i32 %or_ln65_153

]]></Node>
<StgValue><ssdm name="xor_ln65_204"/></StgValue>
</operation>

<operation id="3163" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3128 %xor_ln65_205 = xor i32 %xor_ln65_204, i32 %or_ln65_154

]]></Node>
<StgValue><ssdm name="xor_ln65_205"/></StgValue>
</operation>

<operation id="3164" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3129 %and_ln65_102 = and i32 %e_83, i32 %e_82

]]></Node>
<StgValue><ssdm name="and_ln65_102"/></StgValue>
</operation>

<operation id="3165" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3130 %xor_ln65_206 = xor i32 %e_83, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_206"/></StgValue>
</operation>

<operation id="3166" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3131 %and_ln65_103 = and i32 %e_81, i32 %xor_ln65_206

]]></Node>
<StgValue><ssdm name="and_ln65_103"/></StgValue>
</operation>

<operation id="3167" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3132 %xor_ln65_207 = xor i32 %and_ln65_102, i32 %and_ln65_103

]]></Node>
<StgValue><ssdm name="xor_ln65_207"/></StgValue>
</operation>

<operation id="3168" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3133 %add_ln65_204 = add i32 %xor_ln65_207, i32 %e_80

]]></Node>
<StgValue><ssdm name="add_ln65_204"/></StgValue>
</operation>

<operation id="3169" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3134 %add_ln65_205 = add i32 %xor_ln65_205, i32 883997877

]]></Node>
<StgValue><ssdm name="add_ln65_205"/></StgValue>
</operation>

<operation id="3170" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3135 %add_ln65_206 = add i32 %add_ln65_205, i32 %m_51

]]></Node>
<StgValue><ssdm name="add_ln65_206"/></StgValue>
</operation>

<operation id="3171" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3136 %t1_51 = add i32 %add_ln65_206, i32 %add_ln65_204

]]></Node>
<StgValue><ssdm name="t1_51"/></StgValue>
</operation>

<operation id="3172" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3581 %add_ln65_256 = add i32 %xor_ln51_189, i32 %m_47

]]></Node>
<StgValue><ssdm name="add_ln65_256"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="3173" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1148 %add_ln51_132 = add i32 %m_44, i32 %m_53

]]></Node>
<StgValue><ssdm name="add_ln51_132"/></StgValue>
</operation>

<operation id="3174" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1150 %m_60 = add i32 %add_ln51_133, i32 %add_ln51_132

]]></Node>
<StgValue><ssdm name="m_60"/></StgValue>
</operation>

<operation id="3175" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1174 %lshr_ln51_242 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_60, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_242"/></StgValue>
</operation>

<operation id="3176" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="17" op_0_bw="32">
<![CDATA[
.lr.ph:1175 %trunc_ln51_150 = trunc i32 %m_60

]]></Node>
<StgValue><ssdm name="trunc_ln51_150"/></StgValue>
</operation>

<operation id="3177" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
.lr.ph:1176 %or_ln51_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln51_150, i15 %lshr_ln51_242

]]></Node>
<StgValue><ssdm name="or_ln51_183"/></StgValue>
</operation>

<operation id="3178" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1177 %lshr_ln51_243 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_60, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_243"/></StgValue>
</operation>

<operation id="3179" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="19" op_0_bw="32">
<![CDATA[
.lr.ph:1178 %trunc_ln51_151 = trunc i32 %m_60

]]></Node>
<StgValue><ssdm name="trunc_ln51_151"/></StgValue>
</operation>

<operation id="3180" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
.lr.ph:1179 %or_ln51_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln51_151, i13 %lshr_ln51_243

]]></Node>
<StgValue><ssdm name="or_ln51_184"/></StgValue>
</operation>

<operation id="3181" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1180 %lshr_ln51_244 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_60, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln51_244"/></StgValue>
</operation>

<operation id="3182" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="22">
<![CDATA[
.lr.ph:1181 %zext_ln51_92 = zext i22 %lshr_ln51_244

]]></Node>
<StgValue><ssdm name="zext_ln51_92"/></StgValue>
</operation>

<operation id="3183" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1182 %xor_ln51_184 = xor i32 %zext_ln51_92, i32 %or_ln51_184

]]></Node>
<StgValue><ssdm name="xor_ln51_184"/></StgValue>
</operation>

<operation id="3184" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1183 %xor_ln51_185 = xor i32 %xor_ln51_184, i32 %or_ln51_183

]]></Node>
<StgValue><ssdm name="xor_ln51_185"/></StgValue>
</operation>

<operation id="3185" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3111 %and_ln66_101 = and i32 %a_82, i32 %a_81

]]></Node>
<StgValue><ssdm name="and_ln66_101"/></StgValue>
</operation>

<operation id="3186" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3112 %and_ln66_102 = and i32 %a_82, i32 %a_80

]]></Node>
<StgValue><ssdm name="and_ln66_102"/></StgValue>
</operation>

<operation id="3187" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3113 %xor_ln66_202 = xor i32 %and_ln66_99, i32 %and_ln66_102

]]></Node>
<StgValue><ssdm name="xor_ln66_202"/></StgValue>
</operation>

<operation id="3188" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3114 %xor_ln66_203 = xor i32 %xor_ln66_202, i32 %and_ln66_101

]]></Node>
<StgValue><ssdm name="xor_ln66_203"/></StgValue>
</operation>

<operation id="3189" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3116 %add_ln74_100 = add i32 %xor_ln66_203, i32 %t1_50

]]></Node>
<StgValue><ssdm name="add_ln74_100"/></StgValue>
</operation>

<operation id="3190" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3117 %a_83 = add i32 %add_ln74_100, i32 %xor_ln66_201

]]></Node>
<StgValue><ssdm name="a_83"/></StgValue>
</operation>

<operation id="3191" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3137 %lshr_ln66_152 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_83, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_152"/></StgValue>
</operation>

<operation id="3192" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3138 %trunc_ln66_153 = trunc i32 %a_83

]]></Node>
<StgValue><ssdm name="trunc_ln66_153"/></StgValue>
</operation>

<operation id="3193" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3139 %or_ln66_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_153, i30 %lshr_ln66_152

]]></Node>
<StgValue><ssdm name="or_ln66_152"/></StgValue>
</operation>

<operation id="3194" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3140 %lshr_ln66_153 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_83, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_153"/></StgValue>
</operation>

<operation id="3195" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3141 %trunc_ln66_154 = trunc i32 %a_83

]]></Node>
<StgValue><ssdm name="trunc_ln66_154"/></StgValue>
</operation>

<operation id="3196" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3142 %or_ln66_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_154, i19 %lshr_ln66_153

]]></Node>
<StgValue><ssdm name="or_ln66_153"/></StgValue>
</operation>

<operation id="3197" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3143 %lshr_ln66_154 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_83, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_154"/></StgValue>
</operation>

<operation id="3198" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3144 %trunc_ln66_155 = trunc i32 %a_83

]]></Node>
<StgValue><ssdm name="trunc_ln66_155"/></StgValue>
</operation>

<operation id="3199" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3145 %or_ln66_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_155, i10 %lshr_ln66_154

]]></Node>
<StgValue><ssdm name="or_ln66_154"/></StgValue>
</operation>

<operation id="3200" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3146 %xor_ln66_204 = xor i32 %or_ln66_152, i32 %or_ln66_153

]]></Node>
<StgValue><ssdm name="xor_ln66_204"/></StgValue>
</operation>

<operation id="3201" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3147 %xor_ln66_205 = xor i32 %xor_ln66_204, i32 %or_ln66_154

]]></Node>
<StgValue><ssdm name="xor_ln66_205"/></StgValue>
</operation>

<operation id="3202" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3148 %and_ln66_103 = and i32 %a_83, i32 %a_82

]]></Node>
<StgValue><ssdm name="and_ln66_103"/></StgValue>
</operation>

<operation id="3203" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3149 %and_ln66_104 = and i32 %a_83, i32 %a_81

]]></Node>
<StgValue><ssdm name="and_ln66_104"/></StgValue>
</operation>

<operation id="3204" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3150 %xor_ln66_206 = xor i32 %and_ln66_101, i32 %and_ln66_104

]]></Node>
<StgValue><ssdm name="xor_ln66_206"/></StgValue>
</operation>

<operation id="3205" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3151 %xor_ln66_207 = xor i32 %xor_ln66_206, i32 %and_ln66_103

]]></Node>
<StgValue><ssdm name="xor_ln66_207"/></StgValue>
</operation>

<operation id="3206" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3152 %e_84 = add i32 %t1_51, i32 %a_80

]]></Node>
<StgValue><ssdm name="e_84"/></StgValue>
</operation>

<operation id="3207" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3153 %add_ln74_102 = add i32 %xor_ln66_207, i32 %t1_51

]]></Node>
<StgValue><ssdm name="add_ln74_102"/></StgValue>
</operation>

<operation id="3208" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3154 %a_84 = add i32 %add_ln74_102, i32 %xor_ln66_205

]]></Node>
<StgValue><ssdm name="a_84"/></StgValue>
</operation>

<operation id="3209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3155 %lshr_ln65_155 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_84, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_155"/></StgValue>
</operation>

<operation id="3210" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3156 %trunc_ln65_156 = trunc i32 %e_84

]]></Node>
<StgValue><ssdm name="trunc_ln65_156"/></StgValue>
</operation>

<operation id="3211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3157 %or_ln65_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_156, i26 %lshr_ln65_155

]]></Node>
<StgValue><ssdm name="or_ln65_155"/></StgValue>
</operation>

<operation id="3212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3158 %lshr_ln65_156 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_84, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_156"/></StgValue>
</operation>

<operation id="3213" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3159 %trunc_ln65_157 = trunc i32 %e_84

]]></Node>
<StgValue><ssdm name="trunc_ln65_157"/></StgValue>
</operation>

<operation id="3214" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3160 %or_ln65_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_157, i21 %lshr_ln65_156

]]></Node>
<StgValue><ssdm name="or_ln65_156"/></StgValue>
</operation>

<operation id="3215" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3161 %lshr_ln65_157 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_84, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_157"/></StgValue>
</operation>

<operation id="3216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3162 %trunc_ln65_158 = trunc i32 %e_84

]]></Node>
<StgValue><ssdm name="trunc_ln65_158"/></StgValue>
</operation>

<operation id="3217" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3163 %or_ln65_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_158, i7 %lshr_ln65_157

]]></Node>
<StgValue><ssdm name="or_ln65_157"/></StgValue>
</operation>

<operation id="3218" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3164 %xor_ln65_208 = xor i32 %or_ln65_155, i32 %or_ln65_156

]]></Node>
<StgValue><ssdm name="xor_ln65_208"/></StgValue>
</operation>

<operation id="3219" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3165 %xor_ln65_209 = xor i32 %xor_ln65_208, i32 %or_ln65_157

]]></Node>
<StgValue><ssdm name="xor_ln65_209"/></StgValue>
</operation>

<operation id="3220" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3166 %and_ln65_104 = and i32 %e_84, i32 %e_83

]]></Node>
<StgValue><ssdm name="and_ln65_104"/></StgValue>
</operation>

<operation id="3221" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3167 %xor_ln65_210 = xor i32 %e_84, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_210"/></StgValue>
</operation>

<operation id="3222" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3168 %and_ln65_105 = and i32 %e_82, i32 %xor_ln65_210

]]></Node>
<StgValue><ssdm name="and_ln65_105"/></StgValue>
</operation>

<operation id="3223" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3169 %xor_ln65_211 = xor i32 %and_ln65_104, i32 %and_ln65_105

]]></Node>
<StgValue><ssdm name="xor_ln65_211"/></StgValue>
</operation>

<operation id="3224" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3170 %add_ln65_208 = add i32 %xor_ln65_211, i32 %e_81

]]></Node>
<StgValue><ssdm name="add_ln65_208"/></StgValue>
</operation>

<operation id="3225" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3171 %add_ln65_209 = add i32 %xor_ln65_209, i32 958139571

]]></Node>
<StgValue><ssdm name="add_ln65_209"/></StgValue>
</operation>

<operation id="3226" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3172 %add_ln65_210 = add i32 %add_ln65_209, i32 %m_52

]]></Node>
<StgValue><ssdm name="add_ln65_210"/></StgValue>
</operation>

<operation id="3227" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3173 %t1_52 = add i32 %add_ln65_210, i32 %add_ln65_208

]]></Node>
<StgValue><ssdm name="t1_52"/></StgValue>
</operation>

<operation id="3228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3174 %lshr_ln66_155 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_84, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_155"/></StgValue>
</operation>

<operation id="3229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3175 %trunc_ln66_156 = trunc i32 %a_84

]]></Node>
<StgValue><ssdm name="trunc_ln66_156"/></StgValue>
</operation>

<operation id="3230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3176 %or_ln66_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_156, i30 %lshr_ln66_155

]]></Node>
<StgValue><ssdm name="or_ln66_155"/></StgValue>
</operation>

<operation id="3231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3177 %lshr_ln66_156 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_84, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_156"/></StgValue>
</operation>

<operation id="3232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3178 %trunc_ln66_157 = trunc i32 %a_84

]]></Node>
<StgValue><ssdm name="trunc_ln66_157"/></StgValue>
</operation>

<operation id="3233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3179 %or_ln66_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_157, i19 %lshr_ln66_156

]]></Node>
<StgValue><ssdm name="or_ln66_156"/></StgValue>
</operation>

<operation id="3234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3180 %lshr_ln66_157 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_84, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_157"/></StgValue>
</operation>

<operation id="3235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3181 %trunc_ln66_158 = trunc i32 %a_84

]]></Node>
<StgValue><ssdm name="trunc_ln66_158"/></StgValue>
</operation>

<operation id="3236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3182 %or_ln66_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_158, i10 %lshr_ln66_157

]]></Node>
<StgValue><ssdm name="or_ln66_157"/></StgValue>
</operation>

<operation id="3237" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3183 %xor_ln66_208 = xor i32 %or_ln66_155, i32 %or_ln66_156

]]></Node>
<StgValue><ssdm name="xor_ln66_208"/></StgValue>
</operation>

<operation id="3238" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3184 %xor_ln66_209 = xor i32 %xor_ln66_208, i32 %or_ln66_157

]]></Node>
<StgValue><ssdm name="xor_ln66_209"/></StgValue>
</operation>

<operation id="3239" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3189 %e_85 = add i32 %t1_52, i32 %a_81

]]></Node>
<StgValue><ssdm name="e_85"/></StgValue>
</operation>

<operation id="3240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3192 %lshr_ln65_158 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_85, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_158"/></StgValue>
</operation>

<operation id="3241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3193 %trunc_ln65_159 = trunc i32 %e_85

]]></Node>
<StgValue><ssdm name="trunc_ln65_159"/></StgValue>
</operation>

<operation id="3242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3194 %or_ln65_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_159, i26 %lshr_ln65_158

]]></Node>
<StgValue><ssdm name="or_ln65_158"/></StgValue>
</operation>

<operation id="3243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3195 %lshr_ln65_159 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_85, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_159"/></StgValue>
</operation>

<operation id="3244" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3196 %trunc_ln65_160 = trunc i32 %e_85

]]></Node>
<StgValue><ssdm name="trunc_ln65_160"/></StgValue>
</operation>

<operation id="3245" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3197 %or_ln65_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_160, i21 %lshr_ln65_159

]]></Node>
<StgValue><ssdm name="or_ln65_159"/></StgValue>
</operation>

<operation id="3246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3198 %lshr_ln65_160 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_85, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_160"/></StgValue>
</operation>

<operation id="3247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3199 %trunc_ln65_161 = trunc i32 %e_85

]]></Node>
<StgValue><ssdm name="trunc_ln65_161"/></StgValue>
</operation>

<operation id="3248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3200 %or_ln65_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_161, i7 %lshr_ln65_160

]]></Node>
<StgValue><ssdm name="or_ln65_160"/></StgValue>
</operation>

<operation id="3249" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3201 %xor_ln65_212 = xor i32 %or_ln65_158, i32 %or_ln65_159

]]></Node>
<StgValue><ssdm name="xor_ln65_212"/></StgValue>
</operation>

<operation id="3250" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3202 %xor_ln65_213 = xor i32 %xor_ln65_212, i32 %or_ln65_160

]]></Node>
<StgValue><ssdm name="xor_ln65_213"/></StgValue>
</operation>

<operation id="3251" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3203 %and_ln65_106 = and i32 %e_85, i32 %e_84

]]></Node>
<StgValue><ssdm name="and_ln65_106"/></StgValue>
</operation>

<operation id="3252" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3204 %xor_ln65_214 = xor i32 %e_85, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_214"/></StgValue>
</operation>

<operation id="3253" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3205 %and_ln65_107 = and i32 %e_83, i32 %xor_ln65_214

]]></Node>
<StgValue><ssdm name="and_ln65_107"/></StgValue>
</operation>

<operation id="3254" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3206 %xor_ln65_215 = xor i32 %and_ln65_106, i32 %and_ln65_107

]]></Node>
<StgValue><ssdm name="xor_ln65_215"/></StgValue>
</operation>

<operation id="3255" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3207 %add_ln65_212 = add i32 %xor_ln65_215, i32 %e_82

]]></Node>
<StgValue><ssdm name="add_ln65_212"/></StgValue>
</operation>

<operation id="3256" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3208 %add_ln65_213 = add i32 %xor_ln65_213, i32 1322822218

]]></Node>
<StgValue><ssdm name="add_ln65_213"/></StgValue>
</operation>

<operation id="3257" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3209 %add_ln65_214 = add i32 %add_ln65_213, i32 %m_53

]]></Node>
<StgValue><ssdm name="add_ln65_214"/></StgValue>
</operation>

<operation id="3258" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3210 %t1_53 = add i32 %add_ln65_214, i32 %add_ln65_212

]]></Node>
<StgValue><ssdm name="t1_53"/></StgValue>
</operation>

<operation id="3259" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3541 %add_ln65_249 = add i32 %xor_ln51_185, i32 %m_55

]]></Node>
<StgValue><ssdm name="add_ln65_249"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="3260" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3185 %and_ln66_105 = and i32 %a_84, i32 %a_83

]]></Node>
<StgValue><ssdm name="and_ln66_105"/></StgValue>
</operation>

<operation id="3261" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3186 %and_ln66_106 = and i32 %a_84, i32 %a_82

]]></Node>
<StgValue><ssdm name="and_ln66_106"/></StgValue>
</operation>

<operation id="3262" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3187 %xor_ln66_210 = xor i32 %and_ln66_103, i32 %and_ln66_106

]]></Node>
<StgValue><ssdm name="xor_ln66_210"/></StgValue>
</operation>

<operation id="3263" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3188 %xor_ln66_211 = xor i32 %xor_ln66_210, i32 %and_ln66_105

]]></Node>
<StgValue><ssdm name="xor_ln66_211"/></StgValue>
</operation>

<operation id="3264" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3190 %add_ln74_104 = add i32 %xor_ln66_211, i32 %t1_52

]]></Node>
<StgValue><ssdm name="add_ln74_104"/></StgValue>
</operation>

<operation id="3265" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3191 %a_85 = add i32 %add_ln74_104, i32 %xor_ln66_209

]]></Node>
<StgValue><ssdm name="a_85"/></StgValue>
</operation>

<operation id="3266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3211 %lshr_ln66_158 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_85, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_158"/></StgValue>
</operation>

<operation id="3267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3212 %trunc_ln66_159 = trunc i32 %a_85

]]></Node>
<StgValue><ssdm name="trunc_ln66_159"/></StgValue>
</operation>

<operation id="3268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3213 %or_ln66_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_159, i30 %lshr_ln66_158

]]></Node>
<StgValue><ssdm name="or_ln66_158"/></StgValue>
</operation>

<operation id="3269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3214 %lshr_ln66_159 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_85, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_159"/></StgValue>
</operation>

<operation id="3270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3215 %trunc_ln66_160 = trunc i32 %a_85

]]></Node>
<StgValue><ssdm name="trunc_ln66_160"/></StgValue>
</operation>

<operation id="3271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3216 %or_ln66_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_160, i19 %lshr_ln66_159

]]></Node>
<StgValue><ssdm name="or_ln66_159"/></StgValue>
</operation>

<operation id="3272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3217 %lshr_ln66_160 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_85, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_160"/></StgValue>
</operation>

<operation id="3273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3218 %trunc_ln66_161 = trunc i32 %a_85

]]></Node>
<StgValue><ssdm name="trunc_ln66_161"/></StgValue>
</operation>

<operation id="3274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3219 %or_ln66_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_161, i10 %lshr_ln66_160

]]></Node>
<StgValue><ssdm name="or_ln66_160"/></StgValue>
</operation>

<operation id="3275" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3220 %xor_ln66_212 = xor i32 %or_ln66_158, i32 %or_ln66_159

]]></Node>
<StgValue><ssdm name="xor_ln66_212"/></StgValue>
</operation>

<operation id="3276" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3221 %xor_ln66_213 = xor i32 %xor_ln66_212, i32 %or_ln66_160

]]></Node>
<StgValue><ssdm name="xor_ln66_213"/></StgValue>
</operation>

<operation id="3277" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3222 %and_ln66_107 = and i32 %a_85, i32 %a_84

]]></Node>
<StgValue><ssdm name="and_ln66_107"/></StgValue>
</operation>

<operation id="3278" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3223 %and_ln66_108 = and i32 %a_85, i32 %a_83

]]></Node>
<StgValue><ssdm name="and_ln66_108"/></StgValue>
</operation>

<operation id="3279" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3224 %xor_ln66_214 = xor i32 %and_ln66_105, i32 %and_ln66_108

]]></Node>
<StgValue><ssdm name="xor_ln66_214"/></StgValue>
</operation>

<operation id="3280" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3225 %xor_ln66_215 = xor i32 %xor_ln66_214, i32 %and_ln66_107

]]></Node>
<StgValue><ssdm name="xor_ln66_215"/></StgValue>
</operation>

<operation id="3281" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3226 %e_86 = add i32 %t1_53, i32 %a_82

]]></Node>
<StgValue><ssdm name="e_86"/></StgValue>
</operation>

<operation id="3282" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3227 %add_ln74_106 = add i32 %xor_ln66_215, i32 %t1_53

]]></Node>
<StgValue><ssdm name="add_ln74_106"/></StgValue>
</operation>

<operation id="3283" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3228 %a_86 = add i32 %add_ln74_106, i32 %xor_ln66_213

]]></Node>
<StgValue><ssdm name="a_86"/></StgValue>
</operation>

<operation id="3284" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3229 %lshr_ln65_161 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_86, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_161"/></StgValue>
</operation>

<operation id="3285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3230 %trunc_ln65_162 = trunc i32 %e_86

]]></Node>
<StgValue><ssdm name="trunc_ln65_162"/></StgValue>
</operation>

<operation id="3286" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3231 %or_ln65_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_162, i26 %lshr_ln65_161

]]></Node>
<StgValue><ssdm name="or_ln65_161"/></StgValue>
</operation>

<operation id="3287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3232 %lshr_ln65_162 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_86, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_162"/></StgValue>
</operation>

<operation id="3288" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3233 %trunc_ln65_163 = trunc i32 %e_86

]]></Node>
<StgValue><ssdm name="trunc_ln65_163"/></StgValue>
</operation>

<operation id="3289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3234 %or_ln65_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_163, i21 %lshr_ln65_162

]]></Node>
<StgValue><ssdm name="or_ln65_162"/></StgValue>
</operation>

<operation id="3290" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3235 %lshr_ln65_163 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_86, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_163"/></StgValue>
</operation>

<operation id="3291" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3236 %trunc_ln65_164 = trunc i32 %e_86

]]></Node>
<StgValue><ssdm name="trunc_ln65_164"/></StgValue>
</operation>

<operation id="3292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3237 %or_ln65_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_164, i7 %lshr_ln65_163

]]></Node>
<StgValue><ssdm name="or_ln65_163"/></StgValue>
</operation>

<operation id="3293" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3238 %xor_ln65_216 = xor i32 %or_ln65_161, i32 %or_ln65_162

]]></Node>
<StgValue><ssdm name="xor_ln65_216"/></StgValue>
</operation>

<operation id="3294" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3239 %xor_ln65_217 = xor i32 %xor_ln65_216, i32 %or_ln65_163

]]></Node>
<StgValue><ssdm name="xor_ln65_217"/></StgValue>
</operation>

<operation id="3295" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3240 %and_ln65_108 = and i32 %e_86, i32 %e_85

]]></Node>
<StgValue><ssdm name="and_ln65_108"/></StgValue>
</operation>

<operation id="3296" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3241 %xor_ln65_218 = xor i32 %e_86, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_218"/></StgValue>
</operation>

<operation id="3297" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3242 %and_ln65_109 = and i32 %e_84, i32 %xor_ln65_218

]]></Node>
<StgValue><ssdm name="and_ln65_109"/></StgValue>
</operation>

<operation id="3298" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3243 %xor_ln65_219 = xor i32 %and_ln65_108, i32 %and_ln65_109

]]></Node>
<StgValue><ssdm name="xor_ln65_219"/></StgValue>
</operation>

<operation id="3299" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3244 %add_ln65_216 = add i32 %xor_ln65_219, i32 %e_83

]]></Node>
<StgValue><ssdm name="add_ln65_216"/></StgValue>
</operation>

<operation id="3300" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3245 %add_ln65_217 = add i32 %xor_ln65_217, i32 1537002063

]]></Node>
<StgValue><ssdm name="add_ln65_217"/></StgValue>
</operation>

<operation id="3301" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3246 %add_ln65_218 = add i32 %add_ln65_217, i32 %m_54

]]></Node>
<StgValue><ssdm name="add_ln65_218"/></StgValue>
</operation>

<operation id="3302" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3247 %t1_54 = add i32 %add_ln65_218, i32 %add_ln65_216

]]></Node>
<StgValue><ssdm name="t1_54"/></StgValue>
</operation>

<operation id="3303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3248 %lshr_ln66_161 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_86, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_161"/></StgValue>
</operation>

<operation id="3304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3249 %trunc_ln66_162 = trunc i32 %a_86

]]></Node>
<StgValue><ssdm name="trunc_ln66_162"/></StgValue>
</operation>

<operation id="3305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3250 %or_ln66_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_162, i30 %lshr_ln66_161

]]></Node>
<StgValue><ssdm name="or_ln66_161"/></StgValue>
</operation>

<operation id="3306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3251 %lshr_ln66_162 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_86, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_162"/></StgValue>
</operation>

<operation id="3307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3252 %trunc_ln66_163 = trunc i32 %a_86

]]></Node>
<StgValue><ssdm name="trunc_ln66_163"/></StgValue>
</operation>

<operation id="3308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3253 %or_ln66_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_163, i19 %lshr_ln66_162

]]></Node>
<StgValue><ssdm name="or_ln66_162"/></StgValue>
</operation>

<operation id="3309" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3254 %lshr_ln66_163 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_86, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_163"/></StgValue>
</operation>

<operation id="3310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3255 %trunc_ln66_164 = trunc i32 %a_86

]]></Node>
<StgValue><ssdm name="trunc_ln66_164"/></StgValue>
</operation>

<operation id="3311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3256 %or_ln66_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_164, i10 %lshr_ln66_163

]]></Node>
<StgValue><ssdm name="or_ln66_163"/></StgValue>
</operation>

<operation id="3312" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3257 %xor_ln66_216 = xor i32 %or_ln66_161, i32 %or_ln66_162

]]></Node>
<StgValue><ssdm name="xor_ln66_216"/></StgValue>
</operation>

<operation id="3313" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3258 %xor_ln66_217 = xor i32 %xor_ln66_216, i32 %or_ln66_163

]]></Node>
<StgValue><ssdm name="xor_ln66_217"/></StgValue>
</operation>

<operation id="3314" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3263 %e_87 = add i32 %t1_54, i32 %a_83

]]></Node>
<StgValue><ssdm name="e_87"/></StgValue>
</operation>

<operation id="3315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3266 %lshr_ln65_164 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_87, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_164"/></StgValue>
</operation>

<operation id="3316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3267 %trunc_ln65_165 = trunc i32 %e_87

]]></Node>
<StgValue><ssdm name="trunc_ln65_165"/></StgValue>
</operation>

<operation id="3317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3268 %or_ln65_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_165, i26 %lshr_ln65_164

]]></Node>
<StgValue><ssdm name="or_ln65_164"/></StgValue>
</operation>

<operation id="3318" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3269 %lshr_ln65_165 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_87, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_165"/></StgValue>
</operation>

<operation id="3319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3270 %trunc_ln65_166 = trunc i32 %e_87

]]></Node>
<StgValue><ssdm name="trunc_ln65_166"/></StgValue>
</operation>

<operation id="3320" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3271 %or_ln65_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_166, i21 %lshr_ln65_165

]]></Node>
<StgValue><ssdm name="or_ln65_165"/></StgValue>
</operation>

<operation id="3321" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3272 %lshr_ln65_166 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_87, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_166"/></StgValue>
</operation>

<operation id="3322" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3273 %trunc_ln65_167 = trunc i32 %e_87

]]></Node>
<StgValue><ssdm name="trunc_ln65_167"/></StgValue>
</operation>

<operation id="3323" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3274 %or_ln65_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_167, i7 %lshr_ln65_166

]]></Node>
<StgValue><ssdm name="or_ln65_166"/></StgValue>
</operation>

<operation id="3324" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3275 %xor_ln65_220 = xor i32 %or_ln65_164, i32 %or_ln65_165

]]></Node>
<StgValue><ssdm name="xor_ln65_220"/></StgValue>
</operation>

<operation id="3325" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3276 %xor_ln65_221 = xor i32 %xor_ln65_220, i32 %or_ln65_166

]]></Node>
<StgValue><ssdm name="xor_ln65_221"/></StgValue>
</operation>

<operation id="3326" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3277 %and_ln65_110 = and i32 %e_87, i32 %e_86

]]></Node>
<StgValue><ssdm name="and_ln65_110"/></StgValue>
</operation>

<operation id="3327" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3278 %xor_ln65_222 = xor i32 %e_87, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_222"/></StgValue>
</operation>

<operation id="3328" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3279 %and_ln65_111 = and i32 %e_85, i32 %xor_ln65_222

]]></Node>
<StgValue><ssdm name="and_ln65_111"/></StgValue>
</operation>

<operation id="3329" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3280 %xor_ln65_223 = xor i32 %and_ln65_110, i32 %and_ln65_111

]]></Node>
<StgValue><ssdm name="xor_ln65_223"/></StgValue>
</operation>

<operation id="3330" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3281 %add_ln65_220 = add i32 %xor_ln65_223, i32 %e_84

]]></Node>
<StgValue><ssdm name="add_ln65_220"/></StgValue>
</operation>

<operation id="3331" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3282 %add_ln65_221 = add i32 %xor_ln65_221, i32 1747873779

]]></Node>
<StgValue><ssdm name="add_ln65_221"/></StgValue>
</operation>

<operation id="3332" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3283 %add_ln65_222 = add i32 %add_ln65_221, i32 %m_55

]]></Node>
<StgValue><ssdm name="add_ln65_222"/></StgValue>
</operation>

<operation id="3333" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3284 %t1_55 = add i32 %add_ln65_222, i32 %add_ln65_220

]]></Node>
<StgValue><ssdm name="t1_55"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="3334" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3259 %and_ln66_109 = and i32 %a_86, i32 %a_85

]]></Node>
<StgValue><ssdm name="and_ln66_109"/></StgValue>
</operation>

<operation id="3335" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3260 %and_ln66_110 = and i32 %a_86, i32 %a_84

]]></Node>
<StgValue><ssdm name="and_ln66_110"/></StgValue>
</operation>

<operation id="3336" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3261 %xor_ln66_218 = xor i32 %and_ln66_107, i32 %and_ln66_110

]]></Node>
<StgValue><ssdm name="xor_ln66_218"/></StgValue>
</operation>

<operation id="3337" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3262 %xor_ln66_219 = xor i32 %xor_ln66_218, i32 %and_ln66_109

]]></Node>
<StgValue><ssdm name="xor_ln66_219"/></StgValue>
</operation>

<operation id="3338" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3264 %add_ln74_108 = add i32 %xor_ln66_219, i32 %t1_54

]]></Node>
<StgValue><ssdm name="add_ln74_108"/></StgValue>
</operation>

<operation id="3339" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3265 %a_87 = add i32 %add_ln74_108, i32 %xor_ln66_217

]]></Node>
<StgValue><ssdm name="a_87"/></StgValue>
</operation>

<operation id="3340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3285 %lshr_ln66_164 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_87, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_164"/></StgValue>
</operation>

<operation id="3341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3286 %trunc_ln66_165 = trunc i32 %a_87

]]></Node>
<StgValue><ssdm name="trunc_ln66_165"/></StgValue>
</operation>

<operation id="3342" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3287 %or_ln66_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_165, i30 %lshr_ln66_164

]]></Node>
<StgValue><ssdm name="or_ln66_164"/></StgValue>
</operation>

<operation id="3343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3288 %lshr_ln66_165 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_87, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_165"/></StgValue>
</operation>

<operation id="3344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3289 %trunc_ln66_166 = trunc i32 %a_87

]]></Node>
<StgValue><ssdm name="trunc_ln66_166"/></StgValue>
</operation>

<operation id="3345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3290 %or_ln66_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_166, i19 %lshr_ln66_165

]]></Node>
<StgValue><ssdm name="or_ln66_165"/></StgValue>
</operation>

<operation id="3346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3291 %lshr_ln66_166 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_87, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_166"/></StgValue>
</operation>

<operation id="3347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3292 %trunc_ln66_167 = trunc i32 %a_87

]]></Node>
<StgValue><ssdm name="trunc_ln66_167"/></StgValue>
</operation>

<operation id="3348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3293 %or_ln66_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_167, i10 %lshr_ln66_166

]]></Node>
<StgValue><ssdm name="or_ln66_166"/></StgValue>
</operation>

<operation id="3349" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3294 %xor_ln66_220 = xor i32 %or_ln66_164, i32 %or_ln66_165

]]></Node>
<StgValue><ssdm name="xor_ln66_220"/></StgValue>
</operation>

<operation id="3350" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3295 %xor_ln66_221 = xor i32 %xor_ln66_220, i32 %or_ln66_166

]]></Node>
<StgValue><ssdm name="xor_ln66_221"/></StgValue>
</operation>

<operation id="3351" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3296 %and_ln66_111 = and i32 %a_87, i32 %a_86

]]></Node>
<StgValue><ssdm name="and_ln66_111"/></StgValue>
</operation>

<operation id="3352" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3297 %and_ln66_112 = and i32 %a_87, i32 %a_85

]]></Node>
<StgValue><ssdm name="and_ln66_112"/></StgValue>
</operation>

<operation id="3353" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3298 %xor_ln66_222 = xor i32 %and_ln66_109, i32 %and_ln66_112

]]></Node>
<StgValue><ssdm name="xor_ln66_222"/></StgValue>
</operation>

<operation id="3354" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3299 %xor_ln66_223 = xor i32 %xor_ln66_222, i32 %and_ln66_111

]]></Node>
<StgValue><ssdm name="xor_ln66_223"/></StgValue>
</operation>

<operation id="3355" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3300 %e_88 = add i32 %t1_55, i32 %a_84

]]></Node>
<StgValue><ssdm name="e_88"/></StgValue>
</operation>

<operation id="3356" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3301 %add_ln74_110 = add i32 %xor_ln66_223, i32 %t1_55

]]></Node>
<StgValue><ssdm name="add_ln74_110"/></StgValue>
</operation>

<operation id="3357" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3302 %a_88 = add i32 %add_ln74_110, i32 %xor_ln66_221

]]></Node>
<StgValue><ssdm name="a_88"/></StgValue>
</operation>

<operation id="3358" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3303 %lshr_ln65_167 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_88, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_167"/></StgValue>
</operation>

<operation id="3359" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3304 %trunc_ln65_168 = trunc i32 %e_88

]]></Node>
<StgValue><ssdm name="trunc_ln65_168"/></StgValue>
</operation>

<operation id="3360" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3305 %or_ln65_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_168, i26 %lshr_ln65_167

]]></Node>
<StgValue><ssdm name="or_ln65_167"/></StgValue>
</operation>

<operation id="3361" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3306 %lshr_ln65_168 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_88, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_168"/></StgValue>
</operation>

<operation id="3362" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3307 %trunc_ln65_169 = trunc i32 %e_88

]]></Node>
<StgValue><ssdm name="trunc_ln65_169"/></StgValue>
</operation>

<operation id="3363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3308 %or_ln65_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_169, i21 %lshr_ln65_168

]]></Node>
<StgValue><ssdm name="or_ln65_168"/></StgValue>
</operation>

<operation id="3364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3309 %lshr_ln65_169 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_88, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_169"/></StgValue>
</operation>

<operation id="3365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3310 %trunc_ln65_170 = trunc i32 %e_88

]]></Node>
<StgValue><ssdm name="trunc_ln65_170"/></StgValue>
</operation>

<operation id="3366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3311 %or_ln65_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_170, i7 %lshr_ln65_169

]]></Node>
<StgValue><ssdm name="or_ln65_169"/></StgValue>
</operation>

<operation id="3367" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3312 %xor_ln65_224 = xor i32 %or_ln65_167, i32 %or_ln65_168

]]></Node>
<StgValue><ssdm name="xor_ln65_224"/></StgValue>
</operation>

<operation id="3368" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3313 %xor_ln65_225 = xor i32 %xor_ln65_224, i32 %or_ln65_169

]]></Node>
<StgValue><ssdm name="xor_ln65_225"/></StgValue>
</operation>

<operation id="3369" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3314 %and_ln65_112 = and i32 %e_88, i32 %e_87

]]></Node>
<StgValue><ssdm name="and_ln65_112"/></StgValue>
</operation>

<operation id="3370" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3315 %xor_ln65_226 = xor i32 %e_88, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_226"/></StgValue>
</operation>

<operation id="3371" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3316 %and_ln65_113 = and i32 %e_86, i32 %xor_ln65_226

]]></Node>
<StgValue><ssdm name="and_ln65_113"/></StgValue>
</operation>

<operation id="3372" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3317 %xor_ln65_227 = xor i32 %and_ln65_112, i32 %and_ln65_113

]]></Node>
<StgValue><ssdm name="xor_ln65_227"/></StgValue>
</operation>

<operation id="3373" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3318 %add_ln65_224 = add i32 %xor_ln65_227, i32 %e_85

]]></Node>
<StgValue><ssdm name="add_ln65_224"/></StgValue>
</operation>

<operation id="3374" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3319 %add_ln65_225 = add i32 %xor_ln65_225, i32 1955562222

]]></Node>
<StgValue><ssdm name="add_ln65_225"/></StgValue>
</operation>

<operation id="3375" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3320 %add_ln65_226 = add i32 %add_ln65_225, i32 %m_56

]]></Node>
<StgValue><ssdm name="add_ln65_226"/></StgValue>
</operation>

<operation id="3376" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3321 %t1_56 = add i32 %add_ln65_226, i32 %add_ln65_224

]]></Node>
<StgValue><ssdm name="t1_56"/></StgValue>
</operation>

<operation id="3377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3322 %lshr_ln66_167 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_88, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_167"/></StgValue>
</operation>

<operation id="3378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3323 %trunc_ln66_168 = trunc i32 %a_88

]]></Node>
<StgValue><ssdm name="trunc_ln66_168"/></StgValue>
</operation>

<operation id="3379" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3324 %or_ln66_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_168, i30 %lshr_ln66_167

]]></Node>
<StgValue><ssdm name="or_ln66_167"/></StgValue>
</operation>

<operation id="3380" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3325 %lshr_ln66_168 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_88, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_168"/></StgValue>
</operation>

<operation id="3381" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3326 %trunc_ln66_169 = trunc i32 %a_88

]]></Node>
<StgValue><ssdm name="trunc_ln66_169"/></StgValue>
</operation>

<operation id="3382" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3327 %or_ln66_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_169, i19 %lshr_ln66_168

]]></Node>
<StgValue><ssdm name="or_ln66_168"/></StgValue>
</operation>

<operation id="3383" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3328 %lshr_ln66_169 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_88, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_169"/></StgValue>
</operation>

<operation id="3384" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3329 %trunc_ln66_170 = trunc i32 %a_88

]]></Node>
<StgValue><ssdm name="trunc_ln66_170"/></StgValue>
</operation>

<operation id="3385" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3330 %or_ln66_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_170, i10 %lshr_ln66_169

]]></Node>
<StgValue><ssdm name="or_ln66_169"/></StgValue>
</operation>

<operation id="3386" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3331 %xor_ln66_224 = xor i32 %or_ln66_167, i32 %or_ln66_168

]]></Node>
<StgValue><ssdm name="xor_ln66_224"/></StgValue>
</operation>

<operation id="3387" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3332 %xor_ln66_225 = xor i32 %xor_ln66_224, i32 %or_ln66_169

]]></Node>
<StgValue><ssdm name="xor_ln66_225"/></StgValue>
</operation>

<operation id="3388" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3337 %e_89 = add i32 %t1_56, i32 %a_85

]]></Node>
<StgValue><ssdm name="e_89"/></StgValue>
</operation>

<operation id="3389" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3340 %lshr_ln65_170 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_89, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_170"/></StgValue>
</operation>

<operation id="3390" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3341 %trunc_ln65_171 = trunc i32 %e_89

]]></Node>
<StgValue><ssdm name="trunc_ln65_171"/></StgValue>
</operation>

<operation id="3391" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3342 %or_ln65_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_171, i26 %lshr_ln65_170

]]></Node>
<StgValue><ssdm name="or_ln65_170"/></StgValue>
</operation>

<operation id="3392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3343 %lshr_ln65_171 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_89, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_171"/></StgValue>
</operation>

<operation id="3393" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3344 %trunc_ln65_172 = trunc i32 %e_89

]]></Node>
<StgValue><ssdm name="trunc_ln65_172"/></StgValue>
</operation>

<operation id="3394" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3345 %or_ln65_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_172, i21 %lshr_ln65_171

]]></Node>
<StgValue><ssdm name="or_ln65_171"/></StgValue>
</operation>

<operation id="3395" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3346 %lshr_ln65_172 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_89, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_172"/></StgValue>
</operation>

<operation id="3396" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3347 %trunc_ln65_173 = trunc i32 %e_89

]]></Node>
<StgValue><ssdm name="trunc_ln65_173"/></StgValue>
</operation>

<operation id="3397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3348 %or_ln65_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_173, i7 %lshr_ln65_172

]]></Node>
<StgValue><ssdm name="or_ln65_172"/></StgValue>
</operation>

<operation id="3398" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3349 %xor_ln65_228 = xor i32 %or_ln65_170, i32 %or_ln65_171

]]></Node>
<StgValue><ssdm name="xor_ln65_228"/></StgValue>
</operation>

<operation id="3399" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3350 %xor_ln65_229 = xor i32 %xor_ln65_228, i32 %or_ln65_172

]]></Node>
<StgValue><ssdm name="xor_ln65_229"/></StgValue>
</operation>

<operation id="3400" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3351 %and_ln65_114 = and i32 %e_89, i32 %e_88

]]></Node>
<StgValue><ssdm name="and_ln65_114"/></StgValue>
</operation>

<operation id="3401" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3352 %xor_ln65_230 = xor i32 %e_89, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_230"/></StgValue>
</operation>

<operation id="3402" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3353 %and_ln65_115 = and i32 %e_87, i32 %xor_ln65_230

]]></Node>
<StgValue><ssdm name="and_ln65_115"/></StgValue>
</operation>

<operation id="3403" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3354 %xor_ln65_231 = xor i32 %and_ln65_114, i32 %and_ln65_115

]]></Node>
<StgValue><ssdm name="xor_ln65_231"/></StgValue>
</operation>

<operation id="3404" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3355 %add_ln65_228 = add i32 %xor_ln65_231, i32 %e_86

]]></Node>
<StgValue><ssdm name="add_ln65_228"/></StgValue>
</operation>

<operation id="3405" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3356 %add_ln65_229 = add i32 %xor_ln65_229, i32 2024104815

]]></Node>
<StgValue><ssdm name="add_ln65_229"/></StgValue>
</operation>

<operation id="3406" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3357 %add_ln65_230 = add i32 %add_ln65_229, i32 %m_57

]]></Node>
<StgValue><ssdm name="add_ln65_230"/></StgValue>
</operation>

<operation id="3407" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3358 %t1_57 = add i32 %add_ln65_230, i32 %add_ln65_228

]]></Node>
<StgValue><ssdm name="t1_57"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="3408" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3333 %and_ln66_113 = and i32 %a_88, i32 %a_87

]]></Node>
<StgValue><ssdm name="and_ln66_113"/></StgValue>
</operation>

<operation id="3409" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3334 %and_ln66_114 = and i32 %a_88, i32 %a_86

]]></Node>
<StgValue><ssdm name="and_ln66_114"/></StgValue>
</operation>

<operation id="3410" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3335 %xor_ln66_226 = xor i32 %and_ln66_111, i32 %and_ln66_114

]]></Node>
<StgValue><ssdm name="xor_ln66_226"/></StgValue>
</operation>

<operation id="3411" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3336 %xor_ln66_227 = xor i32 %xor_ln66_226, i32 %and_ln66_113

]]></Node>
<StgValue><ssdm name="xor_ln66_227"/></StgValue>
</operation>

<operation id="3412" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3338 %add_ln74_112 = add i32 %xor_ln66_227, i32 %t1_56

]]></Node>
<StgValue><ssdm name="add_ln74_112"/></StgValue>
</operation>

<operation id="3413" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3339 %a_89 = add i32 %add_ln74_112, i32 %xor_ln66_225

]]></Node>
<StgValue><ssdm name="a_89"/></StgValue>
</operation>

<operation id="3414" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3359 %lshr_ln66_170 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_89, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_170"/></StgValue>
</operation>

<operation id="3415" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3360 %trunc_ln66_171 = trunc i32 %a_89

]]></Node>
<StgValue><ssdm name="trunc_ln66_171"/></StgValue>
</operation>

<operation id="3416" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3361 %or_ln66_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_171, i30 %lshr_ln66_170

]]></Node>
<StgValue><ssdm name="or_ln66_170"/></StgValue>
</operation>

<operation id="3417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3362 %lshr_ln66_171 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_89, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_171"/></StgValue>
</operation>

<operation id="3418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3363 %trunc_ln66_172 = trunc i32 %a_89

]]></Node>
<StgValue><ssdm name="trunc_ln66_172"/></StgValue>
</operation>

<operation id="3419" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3364 %or_ln66_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_172, i19 %lshr_ln66_171

]]></Node>
<StgValue><ssdm name="or_ln66_171"/></StgValue>
</operation>

<operation id="3420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3365 %lshr_ln66_172 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_89, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_172"/></StgValue>
</operation>

<operation id="3421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3366 %trunc_ln66_173 = trunc i32 %a_89

]]></Node>
<StgValue><ssdm name="trunc_ln66_173"/></StgValue>
</operation>

<operation id="3422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3367 %or_ln66_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_173, i10 %lshr_ln66_172

]]></Node>
<StgValue><ssdm name="or_ln66_172"/></StgValue>
</operation>

<operation id="3423" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3368 %xor_ln66_228 = xor i32 %or_ln66_170, i32 %or_ln66_171

]]></Node>
<StgValue><ssdm name="xor_ln66_228"/></StgValue>
</operation>

<operation id="3424" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3369 %xor_ln66_229 = xor i32 %xor_ln66_228, i32 %or_ln66_172

]]></Node>
<StgValue><ssdm name="xor_ln66_229"/></StgValue>
</operation>

<operation id="3425" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3370 %and_ln66_115 = and i32 %a_89, i32 %a_88

]]></Node>
<StgValue><ssdm name="and_ln66_115"/></StgValue>
</operation>

<operation id="3426" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3371 %and_ln66_116 = and i32 %a_89, i32 %a_87

]]></Node>
<StgValue><ssdm name="and_ln66_116"/></StgValue>
</operation>

<operation id="3427" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3372 %xor_ln66_230 = xor i32 %and_ln66_113, i32 %and_ln66_116

]]></Node>
<StgValue><ssdm name="xor_ln66_230"/></StgValue>
</operation>

<operation id="3428" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3373 %xor_ln66_231 = xor i32 %xor_ln66_230, i32 %and_ln66_115

]]></Node>
<StgValue><ssdm name="xor_ln66_231"/></StgValue>
</operation>

<operation id="3429" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3374 %e_90 = add i32 %t1_57, i32 %a_86

]]></Node>
<StgValue><ssdm name="e_90"/></StgValue>
</operation>

<operation id="3430" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3375 %add_ln74_114 = add i32 %xor_ln66_231, i32 %t1_57

]]></Node>
<StgValue><ssdm name="add_ln74_114"/></StgValue>
</operation>

<operation id="3431" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3376 %a_90 = add i32 %add_ln74_114, i32 %xor_ln66_229

]]></Node>
<StgValue><ssdm name="a_90"/></StgValue>
</operation>

<operation id="3432" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3377 %lshr_ln65_173 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_90, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_173"/></StgValue>
</operation>

<operation id="3433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3378 %trunc_ln65_174 = trunc i32 %e_90

]]></Node>
<StgValue><ssdm name="trunc_ln65_174"/></StgValue>
</operation>

<operation id="3434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3379 %or_ln65_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_174, i26 %lshr_ln65_173

]]></Node>
<StgValue><ssdm name="or_ln65_173"/></StgValue>
</operation>

<operation id="3435" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3380 %lshr_ln65_174 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_90, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_174"/></StgValue>
</operation>

<operation id="3436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3381 %trunc_ln65_175 = trunc i32 %e_90

]]></Node>
<StgValue><ssdm name="trunc_ln65_175"/></StgValue>
</operation>

<operation id="3437" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3382 %or_ln65_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_175, i21 %lshr_ln65_174

]]></Node>
<StgValue><ssdm name="or_ln65_174"/></StgValue>
</operation>

<operation id="3438" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3383 %lshr_ln65_175 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_90, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_175"/></StgValue>
</operation>

<operation id="3439" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3384 %trunc_ln65_176 = trunc i32 %e_90

]]></Node>
<StgValue><ssdm name="trunc_ln65_176"/></StgValue>
</operation>

<operation id="3440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3385 %or_ln65_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_176, i7 %lshr_ln65_175

]]></Node>
<StgValue><ssdm name="or_ln65_175"/></StgValue>
</operation>

<operation id="3441" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3386 %xor_ln65_232 = xor i32 %or_ln65_173, i32 %or_ln65_174

]]></Node>
<StgValue><ssdm name="xor_ln65_232"/></StgValue>
</operation>

<operation id="3442" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3387 %xor_ln65_233 = xor i32 %xor_ln65_232, i32 %or_ln65_175

]]></Node>
<StgValue><ssdm name="xor_ln65_233"/></StgValue>
</operation>

<operation id="3443" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3388 %and_ln65_116 = and i32 %e_90, i32 %e_89

]]></Node>
<StgValue><ssdm name="and_ln65_116"/></StgValue>
</operation>

<operation id="3444" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3389 %xor_ln65_234 = xor i32 %e_90, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_234"/></StgValue>
</operation>

<operation id="3445" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3390 %and_ln65_117 = and i32 %e_88, i32 %xor_ln65_234

]]></Node>
<StgValue><ssdm name="and_ln65_117"/></StgValue>
</operation>

<operation id="3446" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3391 %xor_ln65_235 = xor i32 %and_ln65_116, i32 %and_ln65_117

]]></Node>
<StgValue><ssdm name="xor_ln65_235"/></StgValue>
</operation>

<operation id="3447" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3392 %add_ln65_232 = add i32 %e_87, i32 %xor_ln65_235

]]></Node>
<StgValue><ssdm name="add_ln65_232"/></StgValue>
</operation>

<operation id="3448" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3393 %add_ln65_233 = add i32 %m_58, i32 %xor_ln65_233

]]></Node>
<StgValue><ssdm name="add_ln65_233"/></StgValue>
</operation>

<operation id="3449" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3394 %add_ln65_234 = add i32 %add_ln65_233, i32 2227730452

]]></Node>
<StgValue><ssdm name="add_ln65_234"/></StgValue>
</operation>

<operation id="3450" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3395 %t1_58 = add i32 %add_ln65_234, i32 %add_ln65_232

]]></Node>
<StgValue><ssdm name="t1_58"/></StgValue>
</operation>

<operation id="3451" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3396 %lshr_ln66_173 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_90, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_173"/></StgValue>
</operation>

<operation id="3452" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3397 %trunc_ln66_174 = trunc i32 %a_90

]]></Node>
<StgValue><ssdm name="trunc_ln66_174"/></StgValue>
</operation>

<operation id="3453" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3398 %or_ln66_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_174, i30 %lshr_ln66_173

]]></Node>
<StgValue><ssdm name="or_ln66_173"/></StgValue>
</operation>

<operation id="3454" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3399 %lshr_ln66_174 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_90, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_174"/></StgValue>
</operation>

<operation id="3455" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3400 %trunc_ln66_175 = trunc i32 %a_90

]]></Node>
<StgValue><ssdm name="trunc_ln66_175"/></StgValue>
</operation>

<operation id="3456" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3401 %or_ln66_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_175, i19 %lshr_ln66_174

]]></Node>
<StgValue><ssdm name="or_ln66_174"/></StgValue>
</operation>

<operation id="3457" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3402 %lshr_ln66_175 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_90, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_175"/></StgValue>
</operation>

<operation id="3458" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3403 %trunc_ln66_176 = trunc i32 %a_90

]]></Node>
<StgValue><ssdm name="trunc_ln66_176"/></StgValue>
</operation>

<operation id="3459" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3404 %or_ln66_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_176, i10 %lshr_ln66_175

]]></Node>
<StgValue><ssdm name="or_ln66_175"/></StgValue>
</operation>

<operation id="3460" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3405 %xor_ln66_232 = xor i32 %or_ln66_173, i32 %or_ln66_174

]]></Node>
<StgValue><ssdm name="xor_ln66_232"/></StgValue>
</operation>

<operation id="3461" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3406 %xor_ln66_233 = xor i32 %xor_ln66_232, i32 %or_ln66_175

]]></Node>
<StgValue><ssdm name="xor_ln66_233"/></StgValue>
</operation>

<operation id="3462" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3411 %e_91 = add i32 %t1_58, i32 %a_87

]]></Node>
<StgValue><ssdm name="e_91"/></StgValue>
</operation>

<operation id="3463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3414 %lshr_ln65_176 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_91, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_176"/></StgValue>
</operation>

<operation id="3464" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3415 %trunc_ln65_177 = trunc i32 %e_91

]]></Node>
<StgValue><ssdm name="trunc_ln65_177"/></StgValue>
</operation>

<operation id="3465" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3416 %or_ln65_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_177, i26 %lshr_ln65_176

]]></Node>
<StgValue><ssdm name="or_ln65_176"/></StgValue>
</operation>

<operation id="3466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3417 %lshr_ln65_177 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_91, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_177"/></StgValue>
</operation>

<operation id="3467" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3418 %trunc_ln65_178 = trunc i32 %e_91

]]></Node>
<StgValue><ssdm name="trunc_ln65_178"/></StgValue>
</operation>

<operation id="3468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3419 %or_ln65_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_178, i21 %lshr_ln65_177

]]></Node>
<StgValue><ssdm name="or_ln65_177"/></StgValue>
</operation>

<operation id="3469" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3420 %lshr_ln65_178 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_91, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_178"/></StgValue>
</operation>

<operation id="3470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3421 %trunc_ln65_179 = trunc i32 %e_91

]]></Node>
<StgValue><ssdm name="trunc_ln65_179"/></StgValue>
</operation>

<operation id="3471" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3422 %or_ln65_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_179, i7 %lshr_ln65_178

]]></Node>
<StgValue><ssdm name="or_ln65_178"/></StgValue>
</operation>

<operation id="3472" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3423 %xor_ln65_236 = xor i32 %or_ln65_176, i32 %or_ln65_177

]]></Node>
<StgValue><ssdm name="xor_ln65_236"/></StgValue>
</operation>

<operation id="3473" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3424 %xor_ln65_237 = xor i32 %xor_ln65_236, i32 %or_ln65_178

]]></Node>
<StgValue><ssdm name="xor_ln65_237"/></StgValue>
</operation>

<operation id="3474" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3425 %and_ln65_118 = and i32 %e_91, i32 %e_90

]]></Node>
<StgValue><ssdm name="and_ln65_118"/></StgValue>
</operation>

<operation id="3475" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3426 %xor_ln65_238 = xor i32 %e_91, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_238"/></StgValue>
</operation>

<operation id="3476" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3427 %and_ln65_119 = and i32 %e_89, i32 %xor_ln65_238

]]></Node>
<StgValue><ssdm name="and_ln65_119"/></StgValue>
</operation>

<operation id="3477" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3428 %xor_ln65_239 = xor i32 %and_ln65_118, i32 %and_ln65_119

]]></Node>
<StgValue><ssdm name="xor_ln65_239"/></StgValue>
</operation>

<operation id="3478" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3429 %add_ln65_236 = add i32 %e_88, i32 %xor_ln65_239

]]></Node>
<StgValue><ssdm name="add_ln65_236"/></StgValue>
</operation>

<operation id="3479" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3430 %add_ln65_237 = add i32 %m_59, i32 %xor_ln65_237

]]></Node>
<StgValue><ssdm name="add_ln65_237"/></StgValue>
</operation>

<operation id="3480" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3431 %add_ln65_238 = add i32 %add_ln65_237, i32 2361852424

]]></Node>
<StgValue><ssdm name="add_ln65_238"/></StgValue>
</operation>

<operation id="3481" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3432 %t1_59 = add i32 %add_ln65_238, i32 %add_ln65_236

]]></Node>
<StgValue><ssdm name="t1_59"/></StgValue>
</operation>

<operation id="3482" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3610 %ctx_load_32 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_32"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3483" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3407 %and_ln66_117 = and i32 %a_90, i32 %a_89

]]></Node>
<StgValue><ssdm name="and_ln66_117"/></StgValue>
</operation>

<operation id="3484" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3408 %and_ln66_118 = and i32 %a_90, i32 %a_88

]]></Node>
<StgValue><ssdm name="and_ln66_118"/></StgValue>
</operation>

<operation id="3485" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3409 %xor_ln66_234 = xor i32 %and_ln66_115, i32 %and_ln66_118

]]></Node>
<StgValue><ssdm name="xor_ln66_234"/></StgValue>
</operation>

<operation id="3486" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3410 %xor_ln66_235 = xor i32 %xor_ln66_234, i32 %and_ln66_117

]]></Node>
<StgValue><ssdm name="xor_ln66_235"/></StgValue>
</operation>

<operation id="3487" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3412 %add_ln74_116 = add i32 %xor_ln66_235, i32 %t1_58

]]></Node>
<StgValue><ssdm name="add_ln74_116"/></StgValue>
</operation>

<operation id="3488" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3413 %a_91 = add i32 %add_ln74_116, i32 %xor_ln66_233

]]></Node>
<StgValue><ssdm name="a_91"/></StgValue>
</operation>

<operation id="3489" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3433 %lshr_ln66_176 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_91, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_176"/></StgValue>
</operation>

<operation id="3490" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3434 %trunc_ln66_177 = trunc i32 %a_91

]]></Node>
<StgValue><ssdm name="trunc_ln66_177"/></StgValue>
</operation>

<operation id="3491" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3435 %or_ln66_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_177, i30 %lshr_ln66_176

]]></Node>
<StgValue><ssdm name="or_ln66_176"/></StgValue>
</operation>

<operation id="3492" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3436 %lshr_ln66_177 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_91, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_177"/></StgValue>
</operation>

<operation id="3493" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3437 %trunc_ln66_178 = trunc i32 %a_91

]]></Node>
<StgValue><ssdm name="trunc_ln66_178"/></StgValue>
</operation>

<operation id="3494" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3438 %or_ln66_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_178, i19 %lshr_ln66_177

]]></Node>
<StgValue><ssdm name="or_ln66_177"/></StgValue>
</operation>

<operation id="3495" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3439 %lshr_ln66_178 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_91, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_178"/></StgValue>
</operation>

<operation id="3496" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3440 %trunc_ln66_179 = trunc i32 %a_91

]]></Node>
<StgValue><ssdm name="trunc_ln66_179"/></StgValue>
</operation>

<operation id="3497" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3441 %or_ln66_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_179, i10 %lshr_ln66_178

]]></Node>
<StgValue><ssdm name="or_ln66_178"/></StgValue>
</operation>

<operation id="3498" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3442 %xor_ln66_236 = xor i32 %or_ln66_176, i32 %or_ln66_177

]]></Node>
<StgValue><ssdm name="xor_ln66_236"/></StgValue>
</operation>

<operation id="3499" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3443 %xor_ln66_237 = xor i32 %xor_ln66_236, i32 %or_ln66_178

]]></Node>
<StgValue><ssdm name="xor_ln66_237"/></StgValue>
</operation>

<operation id="3500" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3444 %and_ln66_119 = and i32 %a_91, i32 %a_90

]]></Node>
<StgValue><ssdm name="and_ln66_119"/></StgValue>
</operation>

<operation id="3501" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3445 %and_ln66_120 = and i32 %a_91, i32 %a_89

]]></Node>
<StgValue><ssdm name="and_ln66_120"/></StgValue>
</operation>

<operation id="3502" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3446 %xor_ln66_238 = xor i32 %and_ln66_117, i32 %and_ln66_120

]]></Node>
<StgValue><ssdm name="xor_ln66_238"/></StgValue>
</operation>

<operation id="3503" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3447 %xor_ln66_239 = xor i32 %xor_ln66_238, i32 %and_ln66_119

]]></Node>
<StgValue><ssdm name="xor_ln66_239"/></StgValue>
</operation>

<operation id="3504" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3448 %e_92 = add i32 %t1_59, i32 %a_88

]]></Node>
<StgValue><ssdm name="e_92"/></StgValue>
</operation>

<operation id="3505" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3449 %add_ln74_118 = add i32 %xor_ln66_239, i32 %t1_59

]]></Node>
<StgValue><ssdm name="add_ln74_118"/></StgValue>
</operation>

<operation id="3506" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3450 %a_92 = add i32 %add_ln74_118, i32 %xor_ln66_237

]]></Node>
<StgValue><ssdm name="a_92"/></StgValue>
</operation>

<operation id="3507" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3451 %lshr_ln65_179 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_92, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_179"/></StgValue>
</operation>

<operation id="3508" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3452 %trunc_ln65_180 = trunc i32 %e_92

]]></Node>
<StgValue><ssdm name="trunc_ln65_180"/></StgValue>
</operation>

<operation id="3509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3453 %or_ln65_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_180, i26 %lshr_ln65_179

]]></Node>
<StgValue><ssdm name="or_ln65_179"/></StgValue>
</operation>

<operation id="3510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3454 %lshr_ln65_180 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_92, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_180"/></StgValue>
</operation>

<operation id="3511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3455 %trunc_ln65_181 = trunc i32 %e_92

]]></Node>
<StgValue><ssdm name="trunc_ln65_181"/></StgValue>
</operation>

<operation id="3512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3456 %or_ln65_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_181, i21 %lshr_ln65_180

]]></Node>
<StgValue><ssdm name="or_ln65_180"/></StgValue>
</operation>

<operation id="3513" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3457 %lshr_ln65_181 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_92, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_181"/></StgValue>
</operation>

<operation id="3514" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3458 %trunc_ln65_182 = trunc i32 %e_92

]]></Node>
<StgValue><ssdm name="trunc_ln65_182"/></StgValue>
</operation>

<operation id="3515" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3459 %or_ln65_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_182, i7 %lshr_ln65_181

]]></Node>
<StgValue><ssdm name="or_ln65_181"/></StgValue>
</operation>

<operation id="3516" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3460 %xor_ln65_240 = xor i32 %or_ln65_179, i32 %or_ln65_180

]]></Node>
<StgValue><ssdm name="xor_ln65_240"/></StgValue>
</operation>

<operation id="3517" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3461 %xor_ln65_241 = xor i32 %xor_ln65_240, i32 %or_ln65_181

]]></Node>
<StgValue><ssdm name="xor_ln65_241"/></StgValue>
</operation>

<operation id="3518" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3462 %and_ln65_120 = and i32 %e_92, i32 %e_91

]]></Node>
<StgValue><ssdm name="and_ln65_120"/></StgValue>
</operation>

<operation id="3519" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3463 %xor_ln65_242 = xor i32 %e_92, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_242"/></StgValue>
</operation>

<operation id="3520" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3464 %and_ln65_121 = and i32 %e_90, i32 %xor_ln65_242

]]></Node>
<StgValue><ssdm name="and_ln65_121"/></StgValue>
</operation>

<operation id="3521" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3465 %xor_ln65_243 = xor i32 %and_ln65_120, i32 %and_ln65_121

]]></Node>
<StgValue><ssdm name="xor_ln65_243"/></StgValue>
</operation>

<operation id="3522" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3466 %add_ln65_240 = add i32 %e_89, i32 %xor_ln65_243

]]></Node>
<StgValue><ssdm name="add_ln65_240"/></StgValue>
</operation>

<operation id="3523" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3467 %add_ln65_241 = add i32 %m_60, i32 %xor_ln65_241

]]></Node>
<StgValue><ssdm name="add_ln65_241"/></StgValue>
</operation>

<operation id="3524" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3468 %add_ln65_242 = add i32 %add_ln65_241, i32 2428436474

]]></Node>
<StgValue><ssdm name="add_ln65_242"/></StgValue>
</operation>

<operation id="3525" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3469 %t1_60 = add i32 %add_ln65_242, i32 %add_ln65_240

]]></Node>
<StgValue><ssdm name="t1_60"/></StgValue>
</operation>

<operation id="3526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3470 %lshr_ln66_179 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_92, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_179"/></StgValue>
</operation>

<operation id="3527" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3471 %trunc_ln66_180 = trunc i32 %a_92

]]></Node>
<StgValue><ssdm name="trunc_ln66_180"/></StgValue>
</operation>

<operation id="3528" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3472 %or_ln66_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_180, i30 %lshr_ln66_179

]]></Node>
<StgValue><ssdm name="or_ln66_179"/></StgValue>
</operation>

<operation id="3529" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3473 %lshr_ln66_180 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_92, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_180"/></StgValue>
</operation>

<operation id="3530" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3474 %trunc_ln66_181 = trunc i32 %a_92

]]></Node>
<StgValue><ssdm name="trunc_ln66_181"/></StgValue>
</operation>

<operation id="3531" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3475 %or_ln66_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_181, i19 %lshr_ln66_180

]]></Node>
<StgValue><ssdm name="or_ln66_180"/></StgValue>
</operation>

<operation id="3532" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3476 %lshr_ln66_181 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_92, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_181"/></StgValue>
</operation>

<operation id="3533" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3477 %trunc_ln66_182 = trunc i32 %a_92

]]></Node>
<StgValue><ssdm name="trunc_ln66_182"/></StgValue>
</operation>

<operation id="3534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3478 %or_ln66_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_182, i10 %lshr_ln66_181

]]></Node>
<StgValue><ssdm name="or_ln66_181"/></StgValue>
</operation>

<operation id="3535" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3479 %xor_ln66_240 = xor i32 %or_ln66_179, i32 %or_ln66_180

]]></Node>
<StgValue><ssdm name="xor_ln66_240"/></StgValue>
</operation>

<operation id="3536" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3480 %xor_ln66_241 = xor i32 %xor_ln66_240, i32 %or_ln66_181

]]></Node>
<StgValue><ssdm name="xor_ln66_241"/></StgValue>
</operation>

<operation id="3537" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3485 %e_93 = add i32 %t1_60, i32 %a_89

]]></Node>
<StgValue><ssdm name="e_93"/></StgValue>
</operation>

<operation id="3538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3488 %lshr_ln65_182 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_93, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_182"/></StgValue>
</operation>

<operation id="3539" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3489 %trunc_ln65_183 = trunc i32 %e_93

]]></Node>
<StgValue><ssdm name="trunc_ln65_183"/></StgValue>
</operation>

<operation id="3540" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3490 %or_ln65_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_183, i26 %lshr_ln65_182

]]></Node>
<StgValue><ssdm name="or_ln65_182"/></StgValue>
</operation>

<operation id="3541" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3491 %lshr_ln65_183 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_93, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_183"/></StgValue>
</operation>

<operation id="3542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3492 %trunc_ln65_184 = trunc i32 %e_93

]]></Node>
<StgValue><ssdm name="trunc_ln65_184"/></StgValue>
</operation>

<operation id="3543" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3493 %or_ln65_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_184, i21 %lshr_ln65_183

]]></Node>
<StgValue><ssdm name="or_ln65_183"/></StgValue>
</operation>

<operation id="3544" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3494 %lshr_ln65_184 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_93, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_184"/></StgValue>
</operation>

<operation id="3545" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3495 %trunc_ln65_185 = trunc i32 %e_93

]]></Node>
<StgValue><ssdm name="trunc_ln65_185"/></StgValue>
</operation>

<operation id="3546" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3496 %or_ln65_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_185, i7 %lshr_ln65_184

]]></Node>
<StgValue><ssdm name="or_ln65_184"/></StgValue>
</operation>

<operation id="3547" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3497 %xor_ln65_244 = xor i32 %or_ln65_182, i32 %or_ln65_183

]]></Node>
<StgValue><ssdm name="xor_ln65_244"/></StgValue>
</operation>

<operation id="3548" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3498 %xor_ln65_245 = xor i32 %xor_ln65_244, i32 %or_ln65_184

]]></Node>
<StgValue><ssdm name="xor_ln65_245"/></StgValue>
</operation>

<operation id="3549" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3499 %and_ln65_122 = and i32 %e_93, i32 %e_92

]]></Node>
<StgValue><ssdm name="and_ln65_122"/></StgValue>
</operation>

<operation id="3550" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3500 %xor_ln65_246 = xor i32 %e_93, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_246"/></StgValue>
</operation>

<operation id="3551" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3501 %and_ln65_123 = and i32 %e_91, i32 %xor_ln65_246

]]></Node>
<StgValue><ssdm name="and_ln65_123"/></StgValue>
</operation>

<operation id="3552" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3502 %xor_ln65_247 = xor i32 %and_ln65_122, i32 %and_ln65_123

]]></Node>
<StgValue><ssdm name="xor_ln65_247"/></StgValue>
</operation>

<operation id="3553" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3503 %add_ln65_244 = add i32 %e_90, i32 %xor_ln65_247

]]></Node>
<StgValue><ssdm name="add_ln65_244"/></StgValue>
</operation>

<operation id="3554" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3504 %add_ln65_245 = add i32 %m_61, i32 %xor_ln65_245

]]></Node>
<StgValue><ssdm name="add_ln65_245"/></StgValue>
</operation>

<operation id="3555" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3505 %add_ln65_246 = add i32 %add_ln65_245, i32 2756734187

]]></Node>
<StgValue><ssdm name="add_ln65_246"/></StgValue>
</operation>

<operation id="3556" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3506 %t1_61 = add i32 %add_ln65_246, i32 %add_ln65_244

]]></Node>
<StgValue><ssdm name="t1_61"/></StgValue>
</operation>

<operation id="3557" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3601 %ctx_load_31 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_31"/></StgValue>
</operation>

<operation id="3558" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3610 %ctx_load_32 = load i4 %ctx_addr_38

]]></Node>
<StgValue><ssdm name="ctx_load_32"/></StgValue>
</operation>

<operation id="3559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:3611 %trunc_ln81 = trunc i64 %ctx_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="3560" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3613 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_32, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="3561" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3625 %ctx_load_34 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_34"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3562" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3481 %and_ln66_121 = and i32 %a_92, i32 %a_91

]]></Node>
<StgValue><ssdm name="and_ln66_121"/></StgValue>
</operation>

<operation id="3563" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3482 %and_ln66_122 = and i32 %a_92, i32 %a_90

]]></Node>
<StgValue><ssdm name="and_ln66_122"/></StgValue>
</operation>

<operation id="3564" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3483 %xor_ln66_242 = xor i32 %and_ln66_119, i32 %and_ln66_122

]]></Node>
<StgValue><ssdm name="xor_ln66_242"/></StgValue>
</operation>

<operation id="3565" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3484 %xor_ln66_243 = xor i32 %xor_ln66_242, i32 %and_ln66_121

]]></Node>
<StgValue><ssdm name="xor_ln66_243"/></StgValue>
</operation>

<operation id="3566" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3486 %add_ln74_120 = add i32 %xor_ln66_243, i32 %t1_60

]]></Node>
<StgValue><ssdm name="add_ln74_120"/></StgValue>
</operation>

<operation id="3567" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3487 %a_93 = add i32 %add_ln74_120, i32 %xor_ln66_241

]]></Node>
<StgValue><ssdm name="a_93"/></StgValue>
</operation>

<operation id="3568" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3507 %lshr_ln66_182 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_93, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_182"/></StgValue>
</operation>

<operation id="3569" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3508 %trunc_ln66_183 = trunc i32 %a_93

]]></Node>
<StgValue><ssdm name="trunc_ln66_183"/></StgValue>
</operation>

<operation id="3570" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3509 %or_ln66_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_183, i30 %lshr_ln66_182

]]></Node>
<StgValue><ssdm name="or_ln66_182"/></StgValue>
</operation>

<operation id="3571" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3510 %lshr_ln66_183 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_93, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_183"/></StgValue>
</operation>

<operation id="3572" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3511 %trunc_ln66_184 = trunc i32 %a_93

]]></Node>
<StgValue><ssdm name="trunc_ln66_184"/></StgValue>
</operation>

<operation id="3573" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3512 %or_ln66_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_184, i19 %lshr_ln66_183

]]></Node>
<StgValue><ssdm name="or_ln66_183"/></StgValue>
</operation>

<operation id="3574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3513 %lshr_ln66_184 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_93, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_184"/></StgValue>
</operation>

<operation id="3575" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3514 %trunc_ln66_185 = trunc i32 %a_93

]]></Node>
<StgValue><ssdm name="trunc_ln66_185"/></StgValue>
</operation>

<operation id="3576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3515 %or_ln66_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_185, i10 %lshr_ln66_184

]]></Node>
<StgValue><ssdm name="or_ln66_184"/></StgValue>
</operation>

<operation id="3577" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3516 %xor_ln66_244 = xor i32 %or_ln66_182, i32 %or_ln66_183

]]></Node>
<StgValue><ssdm name="xor_ln66_244"/></StgValue>
</operation>

<operation id="3578" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3517 %xor_ln66_245 = xor i32 %xor_ln66_244, i32 %or_ln66_184

]]></Node>
<StgValue><ssdm name="xor_ln66_245"/></StgValue>
</operation>

<operation id="3579" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3518 %and_ln66_123 = and i32 %a_93, i32 %a_92

]]></Node>
<StgValue><ssdm name="and_ln66_123"/></StgValue>
</operation>

<operation id="3580" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3519 %and_ln66_124 = and i32 %a_93, i32 %a_91

]]></Node>
<StgValue><ssdm name="and_ln66_124"/></StgValue>
</operation>

<operation id="3581" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3520 %xor_ln66_246 = xor i32 %and_ln66_121, i32 %and_ln66_124

]]></Node>
<StgValue><ssdm name="xor_ln66_246"/></StgValue>
</operation>

<operation id="3582" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3521 %xor_ln66_247 = xor i32 %xor_ln66_246, i32 %and_ln66_123

]]></Node>
<StgValue><ssdm name="xor_ln66_247"/></StgValue>
</operation>

<operation id="3583" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3522 %e_94 = add i32 %t1_61, i32 %a_90

]]></Node>
<StgValue><ssdm name="e_94"/></StgValue>
</operation>

<operation id="3584" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3523 %add_ln74_122 = add i32 %xor_ln66_247, i32 %t1_61

]]></Node>
<StgValue><ssdm name="add_ln74_122"/></StgValue>
</operation>

<operation id="3585" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3524 %a_94 = add i32 %add_ln74_122, i32 %xor_ln66_245

]]></Node>
<StgValue><ssdm name="a_94"/></StgValue>
</operation>

<operation id="3586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3525 %lshr_ln65_185 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_94, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_185"/></StgValue>
</operation>

<operation id="3587" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3526 %trunc_ln65_186 = trunc i32 %e_94

]]></Node>
<StgValue><ssdm name="trunc_ln65_186"/></StgValue>
</operation>

<operation id="3588" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3527 %or_ln65_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_186, i26 %lshr_ln65_185

]]></Node>
<StgValue><ssdm name="or_ln65_185"/></StgValue>
</operation>

<operation id="3589" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3528 %lshr_ln65_186 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_94, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_186"/></StgValue>
</operation>

<operation id="3590" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3529 %trunc_ln65_187 = trunc i32 %e_94

]]></Node>
<StgValue><ssdm name="trunc_ln65_187"/></StgValue>
</operation>

<operation id="3591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3530 %or_ln65_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_187, i21 %lshr_ln65_186

]]></Node>
<StgValue><ssdm name="or_ln65_186"/></StgValue>
</operation>

<operation id="3592" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3531 %lshr_ln65_187 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_94, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_187"/></StgValue>
</operation>

<operation id="3593" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3532 %trunc_ln65_188 = trunc i32 %e_94

]]></Node>
<StgValue><ssdm name="trunc_ln65_188"/></StgValue>
</operation>

<operation id="3594" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3533 %or_ln65_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_188, i7 %lshr_ln65_187

]]></Node>
<StgValue><ssdm name="or_ln65_187"/></StgValue>
</operation>

<operation id="3595" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3534 %xor_ln65_248 = xor i32 %or_ln65_185, i32 %or_ln65_186

]]></Node>
<StgValue><ssdm name="xor_ln65_248"/></StgValue>
</operation>

<operation id="3596" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3535 %xor_ln65_249 = xor i32 %xor_ln65_248, i32 %or_ln65_187

]]></Node>
<StgValue><ssdm name="xor_ln65_249"/></StgValue>
</operation>

<operation id="3597" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3536 %and_ln65_124 = and i32 %e_94, i32 %e_93

]]></Node>
<StgValue><ssdm name="and_ln65_124"/></StgValue>
</operation>

<operation id="3598" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3537 %xor_ln65_250 = xor i32 %e_94, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_250"/></StgValue>
</operation>

<operation id="3599" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3538 %and_ln65_125 = and i32 %e_92, i32 %xor_ln65_250

]]></Node>
<StgValue><ssdm name="and_ln65_125"/></StgValue>
</operation>

<operation id="3600" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3539 %xor_ln65_251 = xor i32 %and_ln65_124, i32 %and_ln65_125

]]></Node>
<StgValue><ssdm name="xor_ln65_251"/></StgValue>
</operation>

<operation id="3601" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3540 %add_ln65_248 = add i32 %e_91, i32 %xor_ln65_251

]]></Node>
<StgValue><ssdm name="add_ln65_248"/></StgValue>
</operation>

<operation id="3602" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3542 %add_ln65_250 = add i32 %add_ln65_249, i32 %add_ln65_248

]]></Node>
<StgValue><ssdm name="add_ln65_250"/></StgValue>
</operation>

<operation id="3603" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3543 %add_ln65_251 = add i32 %m_46, i32 %xor_ln51_187

]]></Node>
<StgValue><ssdm name="add_ln65_251"/></StgValue>
</operation>

<operation id="3604" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3544 %add_ln65_252 = add i32 %xor_ln65_249, i32 3204031479

]]></Node>
<StgValue><ssdm name="add_ln65_252"/></StgValue>
</operation>

<operation id="3605" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3545 %add_ln65_253 = add i32 %add_ln65_252, i32 %add_ln65_251

]]></Node>
<StgValue><ssdm name="add_ln65_253"/></StgValue>
</operation>

<operation id="3606" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3546 %t1_62 = add i32 %add_ln65_253, i32 %add_ln65_250

]]></Node>
<StgValue><ssdm name="t1_62"/></StgValue>
</operation>

<operation id="3607" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3547 %lshr_ln66_185 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_94, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_185"/></StgValue>
</operation>

<operation id="3608" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3548 %trunc_ln66_186 = trunc i32 %a_94

]]></Node>
<StgValue><ssdm name="trunc_ln66_186"/></StgValue>
</operation>

<operation id="3609" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3549 %or_ln66_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_186, i30 %lshr_ln66_185

]]></Node>
<StgValue><ssdm name="or_ln66_185"/></StgValue>
</operation>

<operation id="3610" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3550 %lshr_ln66_186 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_94, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_186"/></StgValue>
</operation>

<operation id="3611" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3551 %trunc_ln66_187 = trunc i32 %a_94

]]></Node>
<StgValue><ssdm name="trunc_ln66_187"/></StgValue>
</operation>

<operation id="3612" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3552 %or_ln66_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_187, i19 %lshr_ln66_186

]]></Node>
<StgValue><ssdm name="or_ln66_186"/></StgValue>
</operation>

<operation id="3613" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3553 %lshr_ln66_187 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_94, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_187"/></StgValue>
</operation>

<operation id="3614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3554 %trunc_ln66_188 = trunc i32 %a_94

]]></Node>
<StgValue><ssdm name="trunc_ln66_188"/></StgValue>
</operation>

<operation id="3615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3555 %or_ln66_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_188, i10 %lshr_ln66_187

]]></Node>
<StgValue><ssdm name="or_ln66_187"/></StgValue>
</operation>

<operation id="3616" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3556 %xor_ln66_248 = xor i32 %or_ln66_185, i32 %or_ln66_186

]]></Node>
<StgValue><ssdm name="xor_ln66_248"/></StgValue>
</operation>

<operation id="3617" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3557 %xor_ln66_249 = xor i32 %xor_ln66_248, i32 %or_ln66_187

]]></Node>
<StgValue><ssdm name="xor_ln66_249"/></StgValue>
</operation>

<operation id="3618" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3562 %e_95 = add i32 %t1_62, i32 %a_91

]]></Node>
<StgValue><ssdm name="e_95"/></StgValue>
</operation>

<operation id="3619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3565 %lshr_ln65_188 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_95, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_188"/></StgValue>
</operation>

<operation id="3620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph:3566 %trunc_ln65_189 = trunc i32 %e_95

]]></Node>
<StgValue><ssdm name="trunc_ln65_189"/></StgValue>
</operation>

<operation id="3621" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
.lr.ph:3567 %or_ln65_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln65_189, i26 %lshr_ln65_188

]]></Node>
<StgValue><ssdm name="or_ln65_188"/></StgValue>
</operation>

<operation id="3622" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3568 %lshr_ln65_189 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_95, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_189"/></StgValue>
</operation>

<operation id="3623" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph:3569 %trunc_ln65_190 = trunc i32 %e_95

]]></Node>
<StgValue><ssdm name="trunc_ln65_190"/></StgValue>
</operation>

<operation id="3624" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
.lr.ph:3570 %or_ln65_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln65_190, i21 %lshr_ln65_189

]]></Node>
<StgValue><ssdm name="or_ln65_189"/></StgValue>
</operation>

<operation id="3625" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3571 %lshr_ln65_190 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_95, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln65_190"/></StgValue>
</operation>

<operation id="3626" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="25" op_0_bw="32">
<![CDATA[
.lr.ph:3572 %trunc_ln65_191 = trunc i32 %e_95

]]></Node>
<StgValue><ssdm name="trunc_ln65_191"/></StgValue>
</operation>

<operation id="3627" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.lr.ph:3573 %or_ln65_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln65_191, i7 %lshr_ln65_190

]]></Node>
<StgValue><ssdm name="or_ln65_190"/></StgValue>
</operation>

<operation id="3628" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3574 %xor_ln65_252 = xor i32 %or_ln65_188, i32 %or_ln65_189

]]></Node>
<StgValue><ssdm name="xor_ln65_252"/></StgValue>
</operation>

<operation id="3629" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3575 %xor_ln65_253 = xor i32 %xor_ln65_252, i32 %or_ln65_190

]]></Node>
<StgValue><ssdm name="xor_ln65_253"/></StgValue>
</operation>

<operation id="3630" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3576 %and_ln65_126 = and i32 %e_95, i32 %e_94

]]></Node>
<StgValue><ssdm name="and_ln65_126"/></StgValue>
</operation>

<operation id="3631" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3577 %xor_ln65_254 = xor i32 %e_95, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln65_254"/></StgValue>
</operation>

<operation id="3632" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3578 %and_ln65_127 = and i32 %e_93, i32 %xor_ln65_254

]]></Node>
<StgValue><ssdm name="and_ln65_127"/></StgValue>
</operation>

<operation id="3633" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3579 %xor_ln65_255 = xor i32 %and_ln65_126, i32 %and_ln65_127

]]></Node>
<StgValue><ssdm name="xor_ln65_255"/></StgValue>
</operation>

<operation id="3634" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3580 %add_ln65_255 = add i32 %xor_ln65_255, i32 %e_92

]]></Node>
<StgValue><ssdm name="add_ln65_255"/></StgValue>
</operation>

<operation id="3635" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3583 %add_ln65_258 = add i32 %m_56, i32 %xor_ln51_191

]]></Node>
<StgValue><ssdm name="add_ln65_258"/></StgValue>
</operation>

<operation id="3636" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3584 %add_ln65_259 = add i32 %xor_ln65_253, i32 3329325298

]]></Node>
<StgValue><ssdm name="add_ln65_259"/></StgValue>
</operation>

<operation id="3637" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3585 %add_ln65_260 = add i32 %add_ln65_259, i32 %add_ln65_258

]]></Node>
<StgValue><ssdm name="add_ln65_260"/></StgValue>
</operation>

<operation id="3638" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3601 %ctx_load_31 = load i4 %ctx_addr_37

]]></Node>
<StgValue><ssdm name="ctx_load_31"/></StgValue>
</operation>

<operation id="3639" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:3602 %trunc_ln79 = trunc i64 %ctx_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="3640" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3606 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_31, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="3641" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3612 %add_ln81 = add i32 %a_94, i32 %trunc_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="3642" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3614 %add_ln82 = add i32 %a_93, i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="3643" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:3615 %or_ln82_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln82, i32 %add_ln81

]]></Node>
<StgValue><ssdm name="or_ln82_3"/></StgValue>
</operation>

<operation id="3644" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph:3616 %store_ln82 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_38, i64 %or_ln82_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3645" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3617 %ctx_load_33 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_33"/></StgValue>
</operation>

<operation id="3646" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3625 %ctx_load_34 = load i4 %ctx_addr_40

]]></Node>
<StgValue><ssdm name="ctx_load_34"/></StgValue>
</operation>

<operation id="3647" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:3626 %trunc_ln85 = trunc i64 %ctx_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="3648" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3627 %add_ln85 = add i32 %e_94, i32 %trunc_ln85

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="3649" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3628 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_34, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="3650" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3629 %add_ln86 = add i32 %e_93, i32 %trunc_ln3

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3651" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3558 %and_ln66_125 = and i32 %a_94, i32 %a_93

]]></Node>
<StgValue><ssdm name="and_ln66_125"/></StgValue>
</operation>

<operation id="3652" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3559 %and_ln66_126 = and i32 %a_94, i32 %a_92

]]></Node>
<StgValue><ssdm name="and_ln66_126"/></StgValue>
</operation>

<operation id="3653" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3560 %xor_ln66_250 = xor i32 %and_ln66_123, i32 %and_ln66_126

]]></Node>
<StgValue><ssdm name="xor_ln66_250"/></StgValue>
</operation>

<operation id="3654" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3561 %xor_ln66_251 = xor i32 %xor_ln66_250, i32 %and_ln66_125

]]></Node>
<StgValue><ssdm name="xor_ln66_251"/></StgValue>
</operation>

<operation id="3655" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3563 %add_ln74_124 = add i32 %xor_ln66_251, i32 %t1_62

]]></Node>
<StgValue><ssdm name="add_ln74_124"/></StgValue>
</operation>

<operation id="3656" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3564 %a_95 = add i32 %add_ln74_124, i32 %xor_ln66_249

]]></Node>
<StgValue><ssdm name="a_95"/></StgValue>
</operation>

<operation id="3657" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3582 %add_ln65_257 = add i32 %add_ln65_256, i32 %add_ln65_255

]]></Node>
<StgValue><ssdm name="add_ln65_257"/></StgValue>
</operation>

<operation id="3658" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3586 %t1_63 = add i32 %add_ln65_260, i32 %add_ln65_257

]]></Node>
<StgValue><ssdm name="t1_63"/></StgValue>
</operation>

<operation id="3659" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3587 %lshr_ln66_188 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_95, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_188"/></StgValue>
</operation>

<operation id="3660" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="2" op_0_bw="32">
<![CDATA[
.lr.ph:3588 %trunc_ln66_189 = trunc i32 %a_95

]]></Node>
<StgValue><ssdm name="trunc_ln66_189"/></StgValue>
</operation>

<operation id="3661" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.lr.ph:3589 %or_ln66_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln66_189, i30 %lshr_ln66_188

]]></Node>
<StgValue><ssdm name="or_ln66_188"/></StgValue>
</operation>

<operation id="3662" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3590 %lshr_ln66_189 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_95, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_189"/></StgValue>
</operation>

<operation id="3663" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="13" op_0_bw="32">
<![CDATA[
.lr.ph:3591 %trunc_ln66_190 = trunc i32 %a_95

]]></Node>
<StgValue><ssdm name="trunc_ln66_190"/></StgValue>
</operation>

<operation id="3664" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
.lr.ph:3592 %or_ln66_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln66_190, i19 %lshr_ln66_189

]]></Node>
<StgValue><ssdm name="or_ln66_189"/></StgValue>
</operation>

<operation id="3665" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3593 %lshr_ln66_190 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_95, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln66_190"/></StgValue>
</operation>

<operation id="3666" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="22" op_0_bw="32">
<![CDATA[
.lr.ph:3594 %trunc_ln66_191 = trunc i32 %a_95

]]></Node>
<StgValue><ssdm name="trunc_ln66_191"/></StgValue>
</operation>

<operation id="3667" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.lr.ph:3595 %or_ln66_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln66_191, i10 %lshr_ln66_190

]]></Node>
<StgValue><ssdm name="or_ln66_190"/></StgValue>
</operation>

<operation id="3668" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3596 %xor_ln66_252 = xor i32 %or_ln66_188, i32 %or_ln66_189

]]></Node>
<StgValue><ssdm name="xor_ln66_252"/></StgValue>
</operation>

<operation id="3669" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3597 %xor_ln66_253 = xor i32 %xor_ln66_252, i32 %or_ln66_190

]]></Node>
<StgValue><ssdm name="xor_ln66_253"/></StgValue>
</operation>

<operation id="3670" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3598 %xor_ln66_254 = xor i32 %a_94, i32 %a_93

]]></Node>
<StgValue><ssdm name="xor_ln66_254"/></StgValue>
</operation>

<operation id="3671" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3599 %and_ln66_127 = and i32 %a_95, i32 %xor_ln66_254

]]></Node>
<StgValue><ssdm name="and_ln66_127"/></StgValue>
</operation>

<operation id="3672" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3600 %xor_ln66_255 = xor i32 %and_ln66_127, i32 %and_ln66_125

]]></Node>
<StgValue><ssdm name="xor_ln66_255"/></StgValue>
</operation>

<operation id="3673" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3603 %add_ln79_1 = add i32 %xor_ln66_255, i32 %trunc_ln79

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="3674" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3604 %add_ln79_2 = add i32 %xor_ln66_253, i32 %t1_63

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="3675" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3605 %add_ln79 = add i32 %add_ln79_2, i32 %add_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="3676" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3607 %add_ln80 = add i32 %a_95, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="3677" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:3608 %or_ln80_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln80, i32 %add_ln79

]]></Node>
<StgValue><ssdm name="or_ln80_3"/></StgValue>
</operation>

<operation id="3678" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph:3609 %store_ln80 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_37, i64 %or_ln80_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="3679" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph:3617 %ctx_load_33 = load i4 %ctx_addr_39

]]></Node>
<StgValue><ssdm name="ctx_load_33"/></StgValue>
</operation>

<operation id="3680" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:3618 %trunc_ln83 = trunc i64 %ctx_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="3681" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3619 %add_ln83_1 = add i32 %trunc_ln83, i32 %t1_63

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="3682" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3620 %add_ln83 = add i32 %add_ln83_1, i32 %a_92

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="3683" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:3621 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_33, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="3684" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3622 %add_ln84 = add i32 %e_95, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="3685" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:3630 %or_ln86_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln86, i32 %add_ln85

]]></Node>
<StgValue><ssdm name="or_ln86_3"/></StgValue>
</operation>

<operation id="3686" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph:3631 %store_ln86 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_40, i64 %or_ln86_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3687" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3688" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="3689" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="3690" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:3623 %or_ln84_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln84, i32 %add_ln83

]]></Node>
<StgValue><ssdm name="or_ln84_3"/></StgValue>
</operation>

<operation id="3691" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph:3624 %store_ln84 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_39, i64 %or_ln84_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="3692" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0">
<![CDATA[
.lr.ph:3632 %ret_ln87 = ret

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
