autoidx 22
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:6.1-94.10"
module \fsm_using_function
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$1.$result[2:0]$8
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$9
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_0[0:0]$11
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_1[0:0]$12
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.state[2:0]$10
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:66.1-92.4"
  wire $0\gnt_0[0:0]
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:66.1-92.4"
  wire $0\gnt_1[0:0]
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:57.1-64.4"
  wire width 3 $0\state[2:0]
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $2\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$15
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $3\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$17
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $4\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$19
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 $5\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$21
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:36.15-36.28"
  wire $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:36$14_Y
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:38.28-38.41"
  wire $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:38$16_Y
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:43.15-43.28"
  wire $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:43$18_Y
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:48.15-48.28"
  wire $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:48$20_Y
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:59.7-59.20"
  wire $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:59$4_Y
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:68.5-68.18"
  wire $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:68$6_Y
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:15.9-15.14"
  wire input 1 \clock
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$1.$result
  attribute \nosync 1
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  wire width 3 \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result
  attribute \nosync 1
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:33.12-33.17"
  wire \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_0
  attribute \nosync 1
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:34.12-34.17"
  wire \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_1
  attribute \nosync 1
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:32.22-32.27"
  wire width 3 \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.state
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:17.9-17.14"
  wire output 5 \gnt_0
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:17.15-17.20"
  wire output 6 \gnt_1
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:27.27-27.37"
  wire width 3 \next_state
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:15.21-15.26"
  wire input 3 \req_0
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:15.27-15.32"
  wire input 4 \req_1
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:15.15-15.20"
  wire input 2 \reset
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:26.27-26.32"
  wire width 3 \state
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:36.15-36.28"
  cell $eq $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:36$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:36$14_Y
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:38.28-38.41"
  cell $eq $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:38$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:38$16_Y
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:43.15-43.28"
  cell $eq $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:43$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:43$18_Y
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:48.15-48.28"
  cell $eq $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:48$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:48$20_Y
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:59.7-59.20"
  cell $eq $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:59$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:59$4_Y
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:68.5-68.18"
  cell $eq $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:68$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:68$6_Y
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
  process $proc$asicworld/verilog/code_tidbits_fsm_using_function.v:0$7
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.state[2:0]$10 \state
    assign $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_0[0:0]$11 \req_0
    assign $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_1[0:0]$12 \req_1
    assign $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$9 $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13
    assign $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$1.$result[2:0]$8 $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13
    attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:35.3-54.10"
    switch \state
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13 $2\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$15
        attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:36.11-42.18"
        switch $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:36$14_Y
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:36.15-36.28"
          case 1'1
            assign { } { }
            assign $2\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$15 3'010
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:38.19-38.23"
          case 
            assign { } { }
            assign $2\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$15 $3\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$17
            attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:38.24-42.18"
            switch $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:38$16_Y
              attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:38.28-38.41"
              case 1'1
                assign { } { }
                assign $3\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$17 3'100
              attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:40.19-40.23"
              case 
                assign { } { }
                assign $3\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$17 3'001
            end
        end
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13 $4\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$19
        attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:43.11-47.18"
        switch $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:43$18_Y
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:43.15-43.28"
          case 1'1
            assign { } { }
            assign $4\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$19 3'010
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:45.19-45.23"
          case 
            assign { } { }
            assign $4\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$19 3'001
        end
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13 $5\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$21
        attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:48.11-52.18"
        switch $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:48$20_Y
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:48.15-48.28"
          case 1'1
            assign { } { }
            assign $5\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$21 3'100
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:50.15-50.19"
          case 
            assign { } { }
            assign $5\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$21 3'001
        end
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result[2:0]$13 3'001
    end
    sync always
      update \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$1.$result $0\fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$1.$result[2:0]$8
      update \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.$result 3'x
      update \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.state 3'x
      update \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_0 1'x
      update \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$2.req_1 1'x
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:57.1-64.4"
  process $proc$asicworld/verilog/code_tidbits_fsm_using_function.v:57$3
    assign $0\state[2:0] \state
    attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:59.3-63.6"
    switch $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:59$4_Y
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:59.7-59.20"
      case 1'1
        assign $0\state[2:0] 3'001
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:61.7-61.11"
      case 
        assign $0\state[2:0] \next_state
    end
    sync posedge \clock
      update \state $0\state[2:0]
  end
  attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:66.1-92.4"
  process $proc$asicworld/verilog/code_tidbits_fsm_using_function.v:66$5
    assign $0\gnt_0[0:0] \gnt_0
    assign $0\gnt_1[0:0] \gnt_1
    attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:68.1-91.4"
    switch $eq$asicworld/verilog/code_tidbits_fsm_using_function.v:68$6_Y
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:68.5-68.18"
      case 1'1
        assign $0\gnt_0[0:0] 1'0
        assign $0\gnt_1[0:0] 1'0
      attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:72.1-72.5"
      case 
        attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:73.3-90.10"
        switch \state
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
          case 3'001
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'0
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
          case 3'010
            assign $0\gnt_0[0:0] 1'1
            assign $0\gnt_1[0:0] 1'0
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
          case 3'100
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'1
          attribute \src "asicworld/verilog/code_tidbits_fsm_using_function.v:0.0-0.0"
          case 
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'0
        end
    end
    sync posedge \clock
      update \gnt_0 $0\gnt_0[0:0]
      update \gnt_1 $0\gnt_1[0:0]
  end
  connect \next_state \fsm_function$func$asicworld/verilog/code_tidbits_fsm_using_function.v:29$1.$result
end
