<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='428' ll='430' type='static bool llvm::SIInstrInfo::isSDWA(const llvm::MachineInstr &amp; MI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='472' u='c' c='_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3732' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3860' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='705' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='755' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE'/>
