
---------- Begin Simulation Statistics ----------
simSeconds                                   0.029055                       # Number of seconds simulated (Second)
simTicks                                  29055348500                       # Number of ticks simulated (Tick)
finalTick                                 29055348500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1283.83                       # Real time elapsed on the host (Second)
hostTickRate                                 22631724                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1348820                       # Number of bytes of host memory used (Byte)
simInsts                                    176332537                       # Number of instructions simulated (Count)
simOps                                      309750195                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   137349                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     241270                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       116221395                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       46295920                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1408                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      46276937                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2013                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              574748                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           770352                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                292                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          115822416                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.399551                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.216994                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 99812301     86.18%     86.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  5082686      4.39%     90.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3377965      2.92%     93.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1896048      1.64%     95.12% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2613271      2.26%     97.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1047265      0.90%     98.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1034186      0.89%     99.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   813900      0.70%     99.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   144794      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            115822416                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13435      1.89%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.02%      1.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   105      0.01%      1.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   64      0.01%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           655397     92.12%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     94.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2074      0.29%     94.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1428      0.20%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            12818      1.80%     96.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           25990      3.65%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6608      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23352671     50.46%     50.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          258      0.00%     50.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2969      0.01%     50.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3569059      7.71%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2654      0.01%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        26879      0.06%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6343      0.01%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4365      0.01%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1825      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6573091     14.20%     72.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           29      0.00%     72.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3015918      6.52%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       505339      1.09%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       180063      0.39%     80.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       129986      0.28%     80.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7703587     16.65%     97.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1194664      2.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      46276937                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.398179                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             711450                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.015374                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               161162750                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               23287515                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       22607275                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 47927003                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                23584837                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        23511148                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   22671139                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    24310640                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         46244984                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7877777                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    31953                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9201415                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       4692057                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1323638                       # Number of stores executed (Count)
system.cpu0.numRate                          0.397904                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1891                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         398979                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   25016782                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     45722574                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.645737                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.645737                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.215251                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.215251                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  34502295                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 16141868                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   30575455                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  19307905                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   29407839                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12574309                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 19107043                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7788529                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1329425                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        67684                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        66323                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4747259                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          4692044                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9087                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1617733                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1614035                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997714                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19404                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10960                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6645                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4315                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          892                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         463361                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1116                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9405                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    115755030                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.394994                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.602131                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      106944461     92.39%     92.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1661831      1.44%     93.82% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         790612      0.68%     94.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1117367      0.97%     95.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         402742      0.35%     95.82% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         292432      0.25%     96.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         143093      0.12%     96.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          24204      0.02%     96.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4378288      3.78%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    115755030                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            25016782                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              45722574                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    9012292                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7705532                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        588                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4655342                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  23454597                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   31028679                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9165                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2177      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     23034586     50.38%     50.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          236      0.00%     50.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2683      0.01%     50.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3565831      7.80%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14325      0.03%     58.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3761      0.01%     58.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6567816     14.36%     72.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     72.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3007987      6.58%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       502689      1.10%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       121832      0.27%     80.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       112816      0.25%     80.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7583700     16.59%     97.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1193944      2.61%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     45722574                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4378288                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      5484297                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5484297                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      5484297                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5484297                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      3581211                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3581211                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      3581211                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3581211                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 242443217247                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 242443217247                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 242443217247                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 242443217247                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data      9065508                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9065508                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data      9065508                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9065508                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.395037                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.395037                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.395037                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.395037                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 67698.668760                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 67698.668760                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 67698.668760                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 67698.668760                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     13675895                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         3307                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       128636                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           23                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    106.314679                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   143.782609                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       159419                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           159419                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      2854922                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2854922                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      2854922                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2854922                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data       726289                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       726289                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data       726289                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       726289                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data  66763862247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  66763862247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data  66763862247                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  66763862247                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.080116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.080116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.080116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.080116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 91924.650170                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 91924.650170                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 91924.650170                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 91924.650170                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                724885                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          251                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          251                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data       904250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       904250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          294                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          294                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.146259                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.146259                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 21029.069767                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 21029.069767                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      2419000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2419000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.146259                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.146259                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 56255.813953                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 56255.813953                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          294                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          294                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          294                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          294                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      4329326                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4329326                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      3429696                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3429696                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 230370854250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 230370854250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data      7759022                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7759022                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.442027                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.442027                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 67169.467571                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 67169.467571                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      2854912                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2854912                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data       574784                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       574784                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data  54767826000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  54767826000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.074079                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.074079                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 95284.186755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 95284.186755                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data      1154971                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1154971                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data       151515                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       151515                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  12072362997                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  12072362997                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data      1306486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1306486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.115971                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115971                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 79677.675458                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 79677.675458                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data       151505                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       151505                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  11996036247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  11996036247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.115964                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115964                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 79179.144233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 79179.144233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1021.897789                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6211176                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            726223                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              8.552712                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1021.897789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.997947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.997947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          145                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          878                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          18858415                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         18858415                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2823082                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            106744211                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4108601                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2133835                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12687                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1610435                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1369                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              46392574                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6599                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3931393                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      25405041                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    4747259                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1640084                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    111863268                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28068                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1807                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11776                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3810880                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3390                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         115822416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.401426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.653053                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               108216015     93.43%     93.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  642688      0.55%     93.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  330597      0.29%     94.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1178425      1.02%     95.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  121406      0.10%     95.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  224997      0.19%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  209128      0.18%     95.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  403651      0.35%     96.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 4495509      3.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           115822416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.040847                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.218592                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      3807414                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3807414                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      3807414                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3807414                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3465                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3465                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3465                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3465                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    220814748                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    220814748                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    220814748                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    220814748                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      3810879                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3810879                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      3810879                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3810879                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000909                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000909                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000909                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000909                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 63727.200000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 63727.200000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 63727.200000                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 63727.200000                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1246                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     83.066667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2230                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2230                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          721                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          721                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          721                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          721                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2744                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2744                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2744                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2744                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    179872248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    179872248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    179872248                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    179872248                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000720                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000720                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000720                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000720                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 65551.110787                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65551.110787                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 65551.110787                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65551.110787                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2230                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      3807414                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3807414                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3465                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3465                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    220814748                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    220814748                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      3810879                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3810879                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000909                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000909                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 63727.200000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 63727.200000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          721                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          721                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2744                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2744                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    179872248                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    179872248                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000720                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000720                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 65551.110787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65551.110787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.404855                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3810157                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2743                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1389.047393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   511.404855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.998838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           68                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          329                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           7624501                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          7624501                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12687                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  29503970                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 9302778                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              46297328                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1120                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7788529                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1329425                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  630                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   255341                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 9032606                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           291                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2763                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8114                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10877                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                46127418                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               46118423                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 33314260                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 55182406                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.396815                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.603712                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      12284                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  82997                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  55                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                291                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22665                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  33                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 66126                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7705532                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           123.097042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          183.681118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4182610     54.28%     54.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               79887      1.04%     55.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              155451      2.02%     57.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              222456      2.89%     60.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               31772      0.41%     60.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               33201      0.43%     61.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               38541      0.50%     61.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               38494      0.50%     62.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               36672      0.48%     62.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               36192      0.47%     63.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             36098      0.47%     63.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             36058      0.47%     63.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             36722      0.48%     64.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             36805      0.48%     64.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             36305      0.47%     65.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             87711      1.14%     66.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             34411      0.45%     66.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             90370      1.17%     68.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            190250      2.47%     70.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             30288      0.39%     70.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             28475      0.37%     71.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             29179      0.38%     71.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             26130      0.34%     72.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             28329      0.37%     72.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            148222      1.92%     74.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            147077      1.91%     76.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            284564      3.69%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            222111      2.88%     82.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            184431      2.39%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            104055      1.35%     86.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1032665     13.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7705532                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7772446                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1323666                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     9990                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2981                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3812667                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2046                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12687                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3590935                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               54653943                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8517                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5129758                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             52426576                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              46355935                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents             10184781                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               5550227                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               9654795                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              38622536                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           59978561                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  135518570                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                34619847                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 30594088                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             58967209                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1011343                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 13370022                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       157523092                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       92439497                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                25016782                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  45722574                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2825                       # Number of system calls (Count)
system.cpu1.numCycles                        53831289                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       17879472                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     205                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      17976793                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   102                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18189                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            21135                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           53808823                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.334086                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.191662                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 48248900     89.67%     89.67% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  1595182      2.96%     92.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1157620      2.15%     94.78% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   565842      1.05%     95.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   430957      0.80%     96.64% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   917000      1.70%     98.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   202325      0.38%     98.72% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   681909      1.27%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     9088      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             53808823                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2188      3.13%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      3.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      3.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      3.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      3.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.01%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      3.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            30551     43.74%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     46.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   154      0.22%     47.11% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   44      0.06%     47.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            11017     15.77%     62.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           25885     37.06%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          208      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     12750173     70.93%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       562588      3.13%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          102      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       562500      3.13%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       500001      2.78%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       686420      3.82%     83.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        63408      0.35%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      1663247      9.25%     93.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1187624      6.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      17976793                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.333947                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              69848                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003885                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                78812147                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               12520389                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       12499223                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 11020212                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 5377486                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         5375806                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   12502602                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     5543831                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         17976427                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2349612                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      366                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3600600                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       1894498                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1250988                       # Number of stores executed (Count)
system.cpu1.numRate                          0.333940                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            135                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          22466                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1229188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   10238763                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     17861423                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              5.257597                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         5.257597                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.190201                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.190201                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  17456206                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  7963429                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    6375967                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   4188121                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    9471992                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   6207932                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  7890711                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2249351                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1251336                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        63107                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        62748                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                1896441                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          1895380                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              268                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1210388                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1210266                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999899                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    214                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            340                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                39                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             301                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           34                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          16497                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              208                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     53806497                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.331957                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.348159                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       49614519     92.21%     92.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1108658      2.06%     94.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         263599      0.49%     94.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         348470      0.65%     95.41% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         389839      0.72%     96.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         694153      1.29%     97.42% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         134828      0.25%     97.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         678380      1.26%     98.93% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         574051      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     53806497                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            10238763                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              17861423                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3498067                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2247407                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1892952                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   5375428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   14552599                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           62      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     12737846     71.31%     71.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     71.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     71.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       562529      3.15%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       562500      3.15%     77.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       500000      2.80%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       684767      3.83%     84.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        63080      0.35%     84.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1562640      8.75%     93.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1187580      6.65%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     17861423                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       574051                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      2012500                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2012500                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      2012500                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2012500                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data      1486979                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1486979                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data      1486979                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1486979                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data  79413852745                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  79413852745                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data  79413852745                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  79413852745                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      3499479                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3499479                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      3499479                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3499479                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.424914                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.424914                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.424914                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.424914                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 53406.169653                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 53406.169653                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 53406.169653                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 53406.169653                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     13115333                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2929                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       124069                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    105.709992                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   112.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       156183                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           156183                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data      1142772                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1142772                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data      1142772                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1142772                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       344207                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       344207                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       344207                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       344207                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data  31705458995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  31705458995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data  31705458995                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  31705458995                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.098359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.098359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.098359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.098359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 92111.604340                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 92111.604340                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 92111.604340                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 92111.604340                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                343052                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      1725500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1725500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 41083.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 41083.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      3514750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3514750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 83684.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 83684.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data       910391                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         910391                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data      1338473                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1338473                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data  67557617000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  67557617000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      2248864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2248864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.595177                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.595177                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 50473.649450                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 50473.649450                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data      1142771                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1142771                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data       195702                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       195702                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  19923476250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  19923476250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.087023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.087023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 101805.174449                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 101805.174449                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data      1102109                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1102109                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data       148506                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       148506                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  11856235745                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  11856235745                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data      1250615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1250615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.118746                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118746                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 79836.745620                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 79836.745620                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu01.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data       148505                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       148505                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  11781982745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  11781982745                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.118746                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118746                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 79337.279856                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 79337.279856                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1009.572202                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             2356797                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            344221                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.846755                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          307385000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1009.572202                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.985910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.985910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7343359                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7343359                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  388002                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             50822846                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1797936                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               799800                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   239                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1210026                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              17881587                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  321                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            700455                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      10252111                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    1896441                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1210519                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     53108001                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    598                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                   692422                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   98                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          53808823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.332413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.464967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                50613692     94.06%     94.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  377969      0.70%     94.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  144402      0.27%     95.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  116757      0.22%     95.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  743747      1.38%     96.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   64879      0.12%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   98307      0.18%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  212101      0.39%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1436969      2.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            53808823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.035229                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.190449                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst       692254                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           692254                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst       692254                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          692254                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          168                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            168                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          168                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           168                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst     12341250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     12341250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst     12341250                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     12341250                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst       692422                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       692422                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst       692422                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       692422                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000243                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000243                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000243                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000243                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 73459.821429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 73459.821429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 73459.821429                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 73459.821429                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          782                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           391                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          136                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          136                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          136                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          136                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst     10784500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10784500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst     10784500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10784500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000196                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000196                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000196                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000196                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 79297.794118                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 79297.794118                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 79297.794118                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 79297.794118                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst       692254                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         692254                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          168                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          168                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst     12341250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     12341250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst       692422                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       692422                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000243                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000243                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 73459.821429                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 73459.821429                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          136                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          136                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst     10784500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10784500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000196                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000196                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 79297.794118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 79297.794118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          126.958626                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              692390                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               136                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           5091.102941                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          307365000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   126.958626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.247966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.247966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          134                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          134                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.261719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           1384980                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          1384980                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      239                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    440326                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 7485283                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              17879677                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2249351                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1251336                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   81                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2936                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 7468328                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          165                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 310                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                17875137                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               17875029                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 12813893                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 18424175                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.332056                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.695493                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        112                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1937                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  9                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   676                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 62774                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2247407                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           126.120777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          176.921362                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                876118     38.98%     38.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               10218      0.45%     39.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              148589      6.61%     46.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               90615      4.03%     50.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               32807      1.46%     51.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               28231      1.26%     52.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               32435      1.44%     54.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               35159      1.56%     55.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               32227      1.43%     57.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               32740      1.46%     58.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             32722      1.46%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             33544      1.49%     61.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             35322      1.57%     63.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             35753      1.59%     64.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             34979      1.56%     66.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             34472      1.53%     67.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             32520      1.45%     69.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             37084      1.65%     70.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             35646      1.59%     72.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             29020      1.29%     73.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             27116      1.21%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             25974      1.16%     76.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             24762      1.10%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             24756      1.10%     78.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             24322      1.08%     79.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             25065      1.12%     80.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             39348      1.75%     82.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             31225      1.39%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             43882      1.95%     85.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             19024      0.85%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          301732     13.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2247407                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2249027                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1250988                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3225                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 692428                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  15290229250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  15290229250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  15290229250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  13765119250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  15290229250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   239                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  627595                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               10874486                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2320814                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             39984794                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              17880787                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               132984                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               3321129                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  4981                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              39488594                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           29575900                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   57748604                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                17262803                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  6377202                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             29543015                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   32765                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  3979263                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        71110067                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       35758360                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10238763                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  17861423                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                       53765618                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      17532068                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     17612373                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   87                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              14759                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           14489                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          53751198                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.327665                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.182786                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                48302794     89.86%     89.86% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1572854      2.93%     92.79% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 1146706      2.13%     94.92% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  541723      1.01%     95.93% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  406924      0.76%     96.69% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  879726      1.64%     98.32% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  218013      0.41%     98.73% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  673130      1.25%     99.98% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    9328      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            53751198                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2180      3.25%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           29359     43.73%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  171      0.25%     47.24% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  34      0.05%     47.29% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            9716     14.47%     61.76% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          25672     38.24%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     12434268     70.60%     70.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           18      0.00%     70.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          204      0.00%     70.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       562539      3.19%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       562500      3.19%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       500000      2.84%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       657484      3.73%     83.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        63007      0.36%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      1644694      9.34%     93.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite      1187514      6.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     17612373                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.327577                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             67132                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.003812                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               78063888                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              12171612                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      12153932                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                10979275                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                5375394                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        5375089                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  12157349                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    5522011                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        17612132                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     2302148                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     241                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          3552646                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      1837404                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                    1250498                       # Number of stores executed (Count)
system.cpu10.numRate                         0.327572                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         14420                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1295323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  10038523                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    17517417                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             5.355929                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        5.355929                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.186709                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.186709                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 17101169                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 7760846                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   6375044                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  4187575                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                   9185958                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  6036449                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 7728389                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      2219931                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1250735                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        63071                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        62730                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               1838967                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         1838035                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1181812                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               1181748                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts         13105                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     53749451                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.325909                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.337283                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      49626904     92.33%     92.33% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       1107212      2.06%     94.39% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        261644      0.49%     94.88% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        332265      0.62%     95.49% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        387053      0.72%     96.22% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        670477      1.25%     97.46% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        133491      0.25%     97.71% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        654661      1.22%     98.93% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        575744      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     53749451                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           10038523                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             17517417                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   3468784                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     2218426                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  1835910                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  14237140                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     12423366     70.92%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          198      0.00%     70.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       562510      3.21%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       562500      3.21%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       500000      2.85%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       655908      3.74%     83.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        62850      0.36%     84.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      1562518      8.92%     93.22% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite      1187508      6.78%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     17517417                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       575744                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      1998443                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         1998443                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      1998443                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        1998443                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data      1471524                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total       1471524                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data      1471524                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total      1471524                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data  75013079247                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total  75013079247                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data  75013079247                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total  75013079247                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      3469967                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      3469967                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      3469967                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      3469967                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.424074                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.424074                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.424074                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.424074                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 50976.456549                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 50976.456549                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 50976.456549                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 50976.456549                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs     11999149                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets         3340                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs       117604                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs   102.030110                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets   128.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks       156162                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total          156162                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data      1127414                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total      1127414                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data      1127414                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total      1127414                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       344110                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       344110                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       344110                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       344110                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data  31349284247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total  31349284247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data  31349284247                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total  31349284247                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.099168                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.099168                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.099168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.099168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 91102.508637                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 91102.508637                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 91102.508637                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 91102.508637                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               342968                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      1620000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      1620000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 38571.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 38571.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      3283500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      3283500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 78178.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 78178.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data       896608                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total        896608                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data      1323044                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total      1323044                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data  63145982000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total  63145982000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      2219652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      2219652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.596059                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.596059                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 47727.801948                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 47727.801948                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data      1127414                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total      1127414                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data       195630                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total       195630                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  19556427000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  19556427000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.088135                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.088135                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 99966.400859                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 99966.400859                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data      1101835                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total      1101835                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data       148480                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total       148480                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  11867097247                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  11867097247                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 79923.876933                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 79923.876933                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data       148480                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total       148480                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  11792857247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  11792857247                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 79423.876933                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 79423.876933                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1009.282646                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            2342640                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           344130                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs             6.807427                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         323917000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1009.282646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.985628                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.985628                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses          7284236                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses         7284236                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                 341905                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            50874287                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 1799165                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              735677                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1181514                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             17533626                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles           685506                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     10049215                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   1838967                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1181982                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    53065414                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                  682009                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         53751198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.326271                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.454516                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               50619045     94.17%     94.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 391949      0.73%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 139282      0.26%     95.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                  94322      0.18%     95.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 724128      1.35%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  66371      0.12%     96.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  81434      0.15%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 210315      0.39%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1424352      2.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           53751198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.034203                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.186908                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst       681935                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total          681935                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst       681935                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total         681935                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           74                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           74                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst      6796750                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total      6796750                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst      6796750                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total      6796750                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst       682009                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total       682009                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst       682009                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total       682009                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000109                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000109                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000109                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000109                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 91847.972973                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 91847.972973                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 91847.972973                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 91847.972973                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           14                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           60                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst      5781250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total      5781250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst      5781250                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total      5781250                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000088                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000088                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000088                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000088                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 96354.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 96354.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 96354.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 96354.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst       681935                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total        681935                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           74                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst      6796750                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total      6796750                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst       682009                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total       682009                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000109                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000109                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 91847.972973                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 91847.972973                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst      5781250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total      5781250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 96354.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 96354.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          56.309172                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs             681995                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         11366.583333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         323898000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    56.309172                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.109979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.109979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          1364078                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         1364078                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   414655                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                9194886                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             17532243                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2219931                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1250735                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    2742                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                9177349                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               17529107                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              17529021                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12567077                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                18112396                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.326027                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.693838                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                  1497                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  377                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                56972                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2218426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean          119.069010                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         170.139015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               862586     38.88%     38.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              10272      0.46%     39.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29             161792      7.29%     46.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39              94915      4.28%     50.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              40537      1.83%     52.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              34388      1.55%     54.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69              36748      1.66%     55.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79              37593      1.69%     57.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89              34065      1.54%     59.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99              33990      1.53%     60.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            34281      1.55%     62.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119            34831      1.57%     63.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            35492      1.60%     65.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139            34995      1.58%     67.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            33876      1.53%     68.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159            32921      1.48%     70.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169            31421      1.42%     71.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179            38287      1.73%     73.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189            35299      1.59%     74.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199            27374      1.23%     75.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209            24839      1.12%     77.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219            23190      1.05%     78.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229            22772      1.03%     79.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239            22287      1.00%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249            21878      0.99%     81.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259            21658      0.98%     82.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269            35680      1.61%     83.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279            24378      1.10%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289            45542      2.05%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299            17695      0.80%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         272844     12.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2218426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2219751                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               1250498                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3229                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    2343                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                682021                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  15290113250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  15290113250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  15290113250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  13765235250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  15290113250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 598882                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              12394956                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2239615                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            38517302                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             17532926                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              132999                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents              3146851                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 3382                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents             38009874                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          28883222                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  56532718                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               16941800                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 6375244                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            28856302                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  26791                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 3927825                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       70703956                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      35062979                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               10038523                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 17517417                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                       53758966                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      17438001                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     17528587                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              15920                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           18371                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          53742949                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.326156                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.174622                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                48270839     89.82%     89.82% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 1615802      3.01%     92.82% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 1108014      2.06%     94.89% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  561099      1.04%     95.93% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  437236      0.81%     96.74% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  908243      1.69%     98.43% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  177550      0.33%     98.76% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  655327      1.22%     99.98% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    8839      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            53742949                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2112      3.57%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           29033     49.04%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     52.61% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  135      0.23%     52.84% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  27      0.05%     52.88% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            8047     13.59%     66.48% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          19846     33.52%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     12347366     70.44%     70.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.00%     70.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          204      0.00%     70.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       562559      3.21%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       562500      3.21%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       500000      2.85%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       649531      3.71%     83.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        63026      0.36%     83.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      1655717      9.45%     93.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite      1187515      6.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     17528587                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.326059                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             59200                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.003377                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               77865849                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              12078472                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      12059072                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                10993552                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                5375642                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        5375105                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  12062398                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    5525238                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        17528291                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     2305206                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     296                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          3555721                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      1821499                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                    1250515                       # Number of stores executed (Count)
system.cpu11.numRate                         0.326053                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         16017                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1301679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                   9982993                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    17422203                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             5.385055                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        5.385055                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.185699                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.185699                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 17035903                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 7705742                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   6375046                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  4187591                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                   9106309                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  5988655                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 7699814                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      2212180                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1250856                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        63106                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        62766                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               1823288                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         1822308                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             188                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1173993                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               1173895                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999917                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   208                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         14248                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             150                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     53741036                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.324188                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.334288                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0      49645814     92.38%     92.38% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       1096007      2.04%     94.42% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        260103      0.48%     94.90% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        331118      0.62%     95.52% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        383339      0.71%     96.23% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        666405      1.24%     97.47% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        133850      0.25%     97.72% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        651045      1.21%     98.93% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        573355      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     53741036                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            9982993                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             17422203                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   3460867                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     2210497                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  1820034                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  14149861                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     12336072     70.81%     70.81% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           18      0.00%     70.81% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          198      0.00%     70.81% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       562510      3.23%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     74.04% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       562500      3.23%     77.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       500000      2.87%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       647979      3.72%     83.85% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        62862      0.36%     84.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      1562518      8.97%     93.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite      1187508      6.82%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     17422203                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       573355                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      1976495                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         1976495                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      1976495                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        1976495                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data      1485581                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total       1485581                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data      1485581                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total      1485581                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data  80428697738                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total  80428697738                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data  80428697738                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total  80428697738                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      3462076                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      3462076                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      3462076                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      3462076                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.429101                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.429101                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.429101                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.429101                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 54139.557344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 54139.557344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 54139.557344                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 54139.557344                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs     13195538                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets         3257                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs       126083                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs   104.657551                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets   125.269231                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total          156163                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data      1141482                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total      1141482                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data      1141482                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total      1141482                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       344099                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       344099                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       344099                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       344099                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data  31796798738                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total  31796798738                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data  31796798738                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total  31796798738                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.099391                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.099391                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.099391                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.099391                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 92405.960895                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 92405.960895                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 92405.960895                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 92405.960895                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               342952                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      1753500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      1753500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data        41750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total        41750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      3576250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      3576250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data 85148.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total 85148.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data       874653                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total        874653                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data      1337096                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total      1337096                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data  68589598000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total  68589598000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      2211749                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      2211749                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.604542                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.604542                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 51297.437132                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 51297.437132                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data      1141482                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total      1141482                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data       195614                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total       195614                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  20031941500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  20031941500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.088443                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.088443                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 102405.459221                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 102405.459221                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data      1101842                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total      1101842                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data       148485                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total       148485                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  11839099738                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  11839099738                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data      1250327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total      1250327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 79732.631161                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 79732.631161                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data       148485                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total       148485                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  11764857238                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  11764857238                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 79232.631161                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 79232.631161                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1009.314043                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            2320680                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           344117                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs             6.743869                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         325506000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1009.314043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.985658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.985658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses          7268441                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses         7268441                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                 365862                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles            50862278                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 1704774                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              809857                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  178                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1173648                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             17439770                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles           676315                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                      9994605                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   1823288                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1174139                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    53066341                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                  672814                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  50                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         53742949                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.324582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.449590                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0               50622542     94.19%     94.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 381597      0.71%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 147713      0.27%     95.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 104683      0.19%     95.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 711870      1.32%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  64027      0.12%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  98340      0.18%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 202144      0.38%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1410033      2.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           53742949                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.033916                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.185915                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst       672737                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total          672737                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst       672737                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total         672737                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           77                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           77                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst      7402000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total      7402000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst      7402000                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total      7402000                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst       672814                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total       672814                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst       672814                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total       672814                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 96129.870130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 96129.870130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 96129.870130                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 96129.870130                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           14                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           63                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      6099500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      6099500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      6099500                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      6099500                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 96817.460317                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 96817.460317                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 96817.460317                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 96817.460317                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst       672737                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total        672737                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           77                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst      7402000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total      7402000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst       672814                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total       672814                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 96129.870130                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 96129.870130                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      6099500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      6099500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 96817.460317                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 96817.460317                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          58.986278                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs             672800                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         10679.365079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         325487000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    58.986278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.115208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.115208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          1345691                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         1345691                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     178                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   871332                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                7915367                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             17438190                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  8                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2212180                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1250856                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    5998                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                7888813                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          136                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                266                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               17434273                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              17434177                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12470474                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                17952794                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.324303                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.694626                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        42                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                  1675                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  486                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                64870                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2210497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean          130.062318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         181.155213                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               832991     37.68%     37.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              11009      0.50%     38.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29             148386      6.71%     44.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39              93304      4.22%     49.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49              36429      1.65%     50.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              32104      1.45%     52.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69              33734      1.53%     53.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              35860      1.62%     55.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89              32072      1.45%     56.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99              31847      1.44%     58.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            31708      1.43%     59.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            32930      1.49%     61.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            34451      1.56%     62.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139            35225      1.59%     64.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149            33991      1.54%     65.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159            33354      1.51%     67.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169            32345      1.46%     68.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179            37959      1.72%     70.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189            33906      1.53%     72.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199            28003      1.27%     73.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209            26211      1.19%     74.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219            23922      1.08%     75.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229            23382      1.06%     76.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239            23219      1.05%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249            23109      1.05%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259            23516      1.06%     79.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269            36062      1.63%     81.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279            27053      1.22%     82.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289            44669      2.02%     84.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299            19434      0.88%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         318312     14.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2210497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               2211853                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               1250515                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3228                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    2343                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                672826                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  15290187250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  15290187250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  15290187250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  13765161250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  15290187250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  178                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 608003                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              11686472                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2232745                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles            39215272                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             17439079                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              133287                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents              4107633                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 3687                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents             38627721                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          28694730                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  56203357                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               16856033                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 6375408                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            28665847                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  28754                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 4002702                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       70603820                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      34875003                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                9982993                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 17422203                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                       53751150                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      17501898                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    186                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     17602287                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   86                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              15174                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           15682                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          53735878                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.327570                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.179773                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                48259306     89.81%     89.81% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 1599212      2.98%     92.78% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 1141610      2.12%     94.91% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  556900      1.04%     95.95% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  412011      0.77%     96.71% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  882277      1.64%     98.35% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  210865      0.39%     98.75% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  665040      1.24%     99.98% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    8657      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            53735878                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2136      3.11%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           30248     44.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     47.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  160      0.23%     47.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  31      0.05%     47.39% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead           10488     15.26%     62.64% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          25680     37.36%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          147      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     12406398     70.48%     70.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           18      0.00%     70.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          204      0.00%     70.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       562539      3.20%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     73.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       562500      3.20%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       500000      2.84%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       654953      3.72%     83.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        63015      0.36%     83.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      1664999      9.46%     93.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      1187514      6.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     17602287                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.327477                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             68743                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.003905                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               77987730                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              12141904                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      12123513                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                11021551                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                5375358                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        5375086                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  12126902                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    5543981                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        17602028                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     2319917                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     259                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          3570422                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      1832302                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    1250505                       # Number of stores executed (Count)
system.cpu12.numRate                         0.327473                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         15272                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1309295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                  10020692                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    17486843                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             5.364016                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        5.364016                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.186427                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.186427                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 17113824                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 7743195                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   6375038                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  4187572                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   9160381                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  6021099                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 7736012                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      2217453                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1250778                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        63082                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        62745                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               1833940                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         1832978                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1179300                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               1179231                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999941                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts         13515                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     53734058                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.325433                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.336059                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0      49615363     92.34%     92.34% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       1106866      2.06%     94.39% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        259490      0.48%     94.88% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        337281      0.63%     95.51% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        389951      0.73%     96.23% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        663866      1.24%     97.47% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        135995      0.25%     97.72% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        647918      1.21%     98.93% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        577328      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     53734058                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           10020692                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             17486843                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   3466242                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     2215880                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  1830812                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  14209114                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     12395335     70.88%     70.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           18      0.00%     70.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          198      0.00%     70.89% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       562510      3.22%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       562500      3.22%     77.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       500000      2.86%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       653362      3.74%     83.91% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        62854      0.36%     84.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      1562518      8.94%     93.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      1187508      6.79%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     17486843                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       577328                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      1957450                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         1957450                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      1957450                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        1957450                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data      1509981                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total       1509981                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data      1509981                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total      1509981                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data  83238704485                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total  83238704485                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data  83238704485                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total  83238704485                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      3467431                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      3467431                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      3467431                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      3467431                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.435475                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.435475                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.435475                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.435475                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 55125.663492                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 55125.663492                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 55125.663492                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 55125.663492                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs     13930950                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets         2693                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs       130726                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs   106.566024                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets   103.576923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total          156163                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data      1165871                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total      1165871                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data      1165871                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total      1165871                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       344110                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       344110                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       344110                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       344110                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data  32057299735                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total  32057299735                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data  32057299735                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total  32057299735                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.099241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.099241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.099241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.099241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 93160.035265                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 93160.035265                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 93160.035265                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 93160.035265                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               342966                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      1656000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      1656000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 39428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 39428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      3365750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      3365750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 80136.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 80136.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data       855613                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total        855613                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data      1361499                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total      1361499                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data  71407506000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total  71407506000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      2217112                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      2217112                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.614087                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.614087                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 52447.710942                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 52447.710942                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data      1165871                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total      1165871                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data       195628                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total       195628                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  20300342250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  20300342250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.088236                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.088236                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 103770.126209                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 103770.126209                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data      1101837                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total      1101837                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data       148482                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  11831198485                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  11831198485                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 79681.028576                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 79681.028576                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  11756957485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  11756957485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 79181.028576                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 79181.028576                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1009.337673                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            2301647                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           344129                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs             6.688326                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         327410000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1009.337673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.985681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.985681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses          7279163                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses         7279163                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                 363287                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            50839179                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 1759957                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              773283                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1178993                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             17503567                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles           692537                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     10031742                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   1833940                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1179472                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    53043054                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                  688747                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         53735878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.325809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.451778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               50600055     94.16%     94.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 390846      0.73%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 140569      0.26%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 102078      0.19%     95.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 722381      1.34%     96.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  72316      0.13%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  88193      0.16%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 206388      0.38%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1413052      2.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           53735878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.034119                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.186633                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst       688669                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total          688669                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst       688669                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total         688669                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           78                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            78                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           78                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           78                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst      6697500                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total      6697500                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst      6697500                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total      6697500                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst       688747                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total       688747                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst       688747                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total       688747                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 85865.384615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 85865.384615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 85865.384615                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 85865.384615                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           15                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           63                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      5943750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      5943750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      5943750                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      5943750                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 94345.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 94345.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 94345.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 94345.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst       688669                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total        688669                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           78                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst      6697500                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total      6697500                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst       688747                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total       688747                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 85865.384615                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 85865.384615                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      5943750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      5943750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 94345.238095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 94345.238095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          58.646953                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs             688732                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         10932.253968                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         327391000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    58.646953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.114545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.114545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          1377557                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         1377557                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   791153                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                9067595                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             17502084                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  3                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2217453                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1250778                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    6004                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                9042026                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                262                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               17498693                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              17498599                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12511265                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18005970                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.325548                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.694840                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                  1565                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  416                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                68256                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2215880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean          135.200227                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         185.067517                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               822437     37.12%     37.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              10733      0.48%     37.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29             141790      6.40%     44.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39              83893      3.79%     47.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              29694      1.34%     49.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              28124      1.27%     50.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69              33727      1.52%     51.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79              36082      1.63%     53.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              33247      1.50%     55.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              33595      1.52%     56.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            33647      1.52%     58.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            35466      1.60%     59.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            35597      1.61%     61.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            35442      1.60%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            34915      1.58%     64.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            33910      1.53%     65.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169            32561      1.47%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179            35311      1.59%     69.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189            33441      1.51%     70.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199            29521      1.33%     71.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209            28201      1.27%     73.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219            27058      1.22%     74.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229            26512      1.20%     75.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239            25812      1.16%     76.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249            25392      1.15%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259            26145      1.18%     79.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269            38270      1.73%     80.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279            29487      1.33%     82.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289            44402      2.00%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299            19585      0.88%     85.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         331883     14.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2215880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               2217215                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               1250505                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                688759                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  15290237250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  15290237250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  15290237250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  13765111250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  15290237250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 620720                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              12837927                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2235124                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            38041656                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             17502823                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              133334                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents              3917742                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 6368                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents             37450173                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          28822677                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  56426928                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               16914367                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 6375210                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            28795145                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  27403                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 4060163                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       70656802                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      35002724                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               10020692                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 17486843                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                       53744946                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      17397290                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    183                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     17491022                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   77                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              15455                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           16390                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          53729910                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.325536                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.176442                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                48286205     89.87%     89.87% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1600002      2.98%     92.85% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 1120737      2.09%     94.93% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  556364      1.04%     95.97% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  409305      0.76%     96.73% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  872610      1.62%     98.35% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  221194      0.41%     98.77% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  654924      1.22%     99.98% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    8569      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            53729910                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2135      3.16%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           29851     44.24%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  152      0.23%     47.63% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  30      0.04%     47.68% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            9583     14.20%     61.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          25722     38.12%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     12310346     70.38%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           18      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          204      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       562553      3.22%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       562500      3.22%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       500000      2.86%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       646190      3.69%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        63015      0.36%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      1658534      9.48%     93.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite      1187514      6.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     17491022                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.325445                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             67473                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.003858                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               77772108                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              12037348                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      12018701                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                11007396                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                5375584                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        5375097                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  12022071                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    5536276                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        17490731                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     2304682                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     291                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          3555187                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      1814825                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                    1250505                       # Number of stores executed (Count)
system.cpu13.numRate                         0.325440                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         15036                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1315923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                   9959505                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    17381951                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             5.396347                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        5.396347                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.185311                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.185311                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 17004744                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 7682077                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   6375042                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  4187583                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   9072993                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  5968671                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 7685835                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      2208766                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1250815                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        63087                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        62752                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               1816500                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         1815531                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             186                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1170600                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               1170502                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999916                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   206                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts         13781                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             148                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     53728056                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.323517                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.332777                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0      49634760     92.38%     92.38% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       1101627      2.05%     94.43% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        259447      0.48%     94.91% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        332059      0.62%     95.53% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        387055      0.72%     96.25% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        658179      1.23%     97.48% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        134458      0.25%     97.73% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        644378      1.20%     98.93% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        576093      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     53728056                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            9959505                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             17381951                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   3457501                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     2207139                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  1813330                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  14112963                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     12299184     70.76%     70.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     70.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          198      0.00%     70.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       562510      3.24%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     74.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       562500      3.24%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       500000      2.88%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       644621      3.71%     83.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        62854      0.36%     84.18% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      1562518      8.99%     93.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite      1187508      6.83%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     17381951                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       576093                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      1956687                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         1956687                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      1956687                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        1956687                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data      1502037                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total       1502037                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data      1502037                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total      1502037                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data  82037152991                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total  82037152991                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data  82037152991                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total  82037152991                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      3458724                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      3458724                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      3458724                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      3458724                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.434275                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.434275                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.434275                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.434275                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 54617.265081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 54617.265081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 54617.265081                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 54617.265081                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs     13587992                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets         3139                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs       128673                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs   105.600957                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets   120.730769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total          156163                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data      1157945                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total      1157945                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data      1157945                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total      1157945                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       344092                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       344092                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       344092                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       344092                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data  31950933741                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total  31950933741                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data  31950933741                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total  31950933741                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.099485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.099485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.099485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.099485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 92855.787815                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 92855.787815                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 92855.787815                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 92855.787815                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               342948                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      1931000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      1931000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 45976.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 45976.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      3920000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      3920000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data 93333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total 93333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data       854849                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total        854849                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data      1353556                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total      1353556                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data  70200189250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total  70200189250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      2208405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      2208405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.612911                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.612911                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 51863.527811                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 51863.527811                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data      1157945                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total      1157945                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data       195611                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total       195611                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  20188210500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  20188210500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.088576                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.088576                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 103205.906110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 103205.906110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data      1101838                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total      1101838                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data       148481                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  11836963741                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  11836963741                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 79720.393458                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 79720.393458                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data       148481                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total       148481                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  11762723241                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  11762723241                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 79220.393458                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 79220.393458                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1009.271146                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            2300865                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           344112                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs             6.686384                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         329067000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1009.271146                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.985616                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.985616                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses          7261732                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses         7261732                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                 348681                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles            50868537                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 1753158                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              759360                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1170264                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             17399010                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles           685563                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      9970700                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   1816500                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1170744                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    53044058                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                  682212                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  60                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         53729910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.323898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.449027                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0               50613453     94.20%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 392983      0.73%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 147607      0.27%     95.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                  96810      0.18%     95.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 708790      1.32%     96.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  63159      0.12%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  87378      0.16%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 208684      0.39%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1411046      2.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           53729910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.033799                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.185519                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst       682135                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total          682135                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst       682135                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total         682135                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           77                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           77                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst      6804750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total      6804750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst      6804750                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total      6804750                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst       682212                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total       682212                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst       682212                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total       682212                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 88373.376623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 88373.376623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 88373.376623                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 88373.376623                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           14                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           63                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      5909500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      5909500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      5909500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      5909500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 93801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 93801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 93801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 93801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst       682135                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total        682135                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           77                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst      6804750                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total      6804750                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst       682212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total       682212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 88373.376623                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 88373.376623                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      5909500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      5909500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 93801.587302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 93801.587302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          58.916536                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs             682198                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         10828.539683                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         329048000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    58.916536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.115071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.115071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          1364487                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         1364487                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   891603                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                7805472                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             17397473                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  8                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2208766                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1250815                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    6238                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                7778619                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                266                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               17393893                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              17393798                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12449890                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                17925332                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.323636                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.694542                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                  1619                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  453                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                66594                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2207139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean          133.298219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         183.188984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               820042     37.15%     37.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              10821      0.49%     37.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29             144374      6.54%     44.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39              88156      3.99%     48.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              31769      1.44%     49.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              29714      1.35%     50.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69              34352      1.56%     52.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79              35548      1.61%     54.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89              32674      1.48%     55.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99              33170      1.50%     57.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            33800      1.53%     58.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            34785      1.58%     60.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            35264      1.60%     61.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139            34940      1.58%     63.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149            34787      1.58%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159            33860      1.53%     66.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169            31912      1.45%     67.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179            35849      1.62%     69.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189            33574      1.52%     71.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199            28994      1.31%     72.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209            27480      1.25%     73.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219            25030      1.13%     74.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229            25247      1.14%     75.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239            25358      1.15%     77.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249            25331      1.15%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259            25572      1.16%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269            38080      1.73%     81.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279            27042      1.23%     82.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289            45633      2.07%     84.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299            19299      0.87%     85.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         324682     14.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2207139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               2208502                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               1250505                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3228                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    2347                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                682224                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  15290131250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  15290131250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  15290131250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  13765217250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  15290131250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 607303                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              11611138                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2214364                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles            39296652                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             17398329                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              132995                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents              4005662                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 4757                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents             38689380                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          28613475                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  56060993                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               16818615                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 6375368                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            28585361                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  27985                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 4017050                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       70547409                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      34793506                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                9959505                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 17381951                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                       53737362                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      17384998                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     17482279                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   85                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              14725                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           14353                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          53723785                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.325410                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.176985                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                48281143     89.87%     89.87% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 1599640      2.98%     92.85% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 1136460      2.12%     94.96% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  546782      1.02%     95.98% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  398997      0.74%     96.72% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  871056      1.62%     98.34% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  218644      0.41%     98.75% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  662263      1.23%     99.98% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    8800      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            53723785                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2171      3.16%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           30340     44.10%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     47.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  174      0.25%     47.51% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  34      0.05%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead           10418     15.14%     62.70% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          25657     37.30%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     12299488     70.35%     70.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.00%     70.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          204      0.00%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       562539      3.22%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       562500      3.22%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       500000      2.86%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       645242      3.69%     83.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        63007      0.36%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      1661622      9.50%     93.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite      1187514      6.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     17482279                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.325328                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             68794                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.003935                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               77742422                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              12024548                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      12006900                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                11014800                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                5375354                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        5375087                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  12010323                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    5540605                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        17482037                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     2306834                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     242                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          3557331                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      1812900                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                    1250497                       # Number of stores executed (Count)
system.cpu14.numRate                         0.325324                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         13577                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1323347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                   9952752                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    17370381                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             5.399247                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        5.399247                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.185211                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.185211                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 17000258                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 7675075                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   6375041                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  4187574                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                   9063438                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  5962935                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 7684066                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      2207672                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1250733                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        63071                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        62730                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               1814460                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         1813528                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1169554                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               1169490                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999945                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts         13056                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     53722044                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.323338                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.332489                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0      49629031     92.38%     92.38% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       1105199      2.06%     94.44% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        257473      0.48%     94.92% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        332364      0.62%     95.54% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        388297      0.72%     96.26% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        655470      1.22%     97.48% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        136101      0.25%     97.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        638872      1.19%     98.92% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        579237      1.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     53722044                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            9952752                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             17370381                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   3456531                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     2206173                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  1811404                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  14102357                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     12288583     70.74%     70.74% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     70.74% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          198      0.00%     70.75% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       562510      3.24%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       562500      3.24%     77.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       500000      2.88%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.10% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       643655      3.71%     83.81% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        62850      0.36%     84.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      1562518      9.00%     93.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite      1187508      6.84%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     17370381                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       579237                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      1949625                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         1949625                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      1949625                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        1949625                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data      1508083                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total       1508083                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data      1508083                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total      1508083                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data  82529355232                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total  82529355232                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data  82529355232                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total  82529355232                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      3457708                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      3457708                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      3457708                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      3457708                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.436151                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.436151                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.436151                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.436151                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 54724.677111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 54724.677111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 54724.677111                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 54724.677111                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs     13829790                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets         2900                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs       129858                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs   106.499330                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets   111.538462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total          156161                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data      1163978                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total      1163978                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data      1163978                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total      1163978                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       344105                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       344105                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       344105                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       344105                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data  32011177732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total  32011177732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data  32011177732                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total  32011177732                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.099518                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.099518                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.099518                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.099518                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 93027.354244                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 93027.354244                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 93027.354244                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 93027.354244                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               342964                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      2060000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      2060000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 49047.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 49047.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      4163500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      4163500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 99130.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 99130.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data       847790                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total        847790                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data      1359603                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total      1359603                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data  70701040750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total  70701040750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      2207393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      2207393                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.615932                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.615932                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 52001.239148                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 52001.239148                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data      1163978                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total      1163978                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data       195625                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total       195625                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  20257103250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  20257103250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.088623                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.088623                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 103550.687540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 103550.687540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data      1101835                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total      1101835                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data       148480                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total       148480                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  11828314482                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  11828314482                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 79662.678354                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 79662.678354                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data       148480                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total       148480                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  11754074482                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  11754074482                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 79162.678354                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 79162.678354                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1009.274702                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            2293817                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           344125                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs             6.665651                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         330923000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1009.274702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.985620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.985620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses          7259713                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses         7259713                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                 349283                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles            50862044                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 1759209                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              753085                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1169260                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             17386511                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles           689297                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      9963413                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   1814460                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1169724                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    53034210                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                  685926                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         53723785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.323700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.448248                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0               50609181     94.20%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 397550      0.74%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 136480      0.25%     95.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                  93406      0.17%     95.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 717832      1.34%     96.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  72723      0.14%     96.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  81445      0.15%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 205301      0.38%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1409867      2.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           53723785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.033765                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.185409                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst       685852                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total          685852                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst       685852                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total         685852                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           74                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           74                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst      6201000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total      6201000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst      6201000                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total      6201000                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst       685926                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total       685926                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst       685926                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total       685926                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 83797.297297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 83797.297297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 83797.297297                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 83797.297297                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      5474250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      5474250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      5474250                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      5474250                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 91237.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 91237.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 91237.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 91237.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst       685852                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total        685852                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           74                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst      6201000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total      6201000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst       685926                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total       685926                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 83797.297297                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 83797.297297                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      5474250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      5474250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 91237.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 91237.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          56.302707                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs             685912                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         11431.866667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         330904000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    56.302707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.109966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.109966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          1371912                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         1371912                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   882530                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                9045333                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             17385173                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2207672                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1250733                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    7071                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                9018122                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               17382073                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              17381987                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12429662                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                17902741                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.323462                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.694288                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  1491                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  375                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                67556                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2206173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean          134.327407                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         183.580846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               814239     36.91%     36.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              11017      0.50%     37.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29             143825      6.52%     43.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39              84331      3.82%     47.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49              30554      1.38%     49.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              28585      1.30%     50.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69              34958      1.58%     52.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79              36304      1.65%     53.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89              33364      1.51%     55.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99              33680      1.53%     56.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            33926      1.54%     58.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            35107      1.59%     59.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            35847      1.62%     61.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139            34868      1.58%     63.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149            34322      1.56%     64.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159            33775      1.53%     66.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169            33082      1.50%     67.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179            35494      1.61%     69.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189            34145      1.55%     70.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199            30286      1.37%     72.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209            28577      1.30%     73.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219            26971      1.22%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229            26281      1.19%     75.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239            26143      1.18%     77.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249            25723      1.17%     78.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259            25304      1.15%     79.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269            38202      1.73%     81.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279            27848      1.26%     82.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289            45429      2.06%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299            19548      0.89%     85.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         324438     14.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2103                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2206173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               2207496                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               1250497                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                685938                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  15290171250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  15290171250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  15290171250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  13765177250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  15290171250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 613539                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              12874913                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2206985                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles            38027905                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             17385838                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              133440                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              3738723                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 4362                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents             37425623                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          28589091                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  56017931                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               16806967                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 6375188                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            28562230                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  26732                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 4049709                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       70525971                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      34768803                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                9952752                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 17370381                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                       53729835                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      17304494                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    210                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     17404575                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   79                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              15887                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           18601                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                81                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          53716850                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.324006                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.169210                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                48252781     89.83%     89.83% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 1619586      3.02%     92.84% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 1134752      2.11%     94.96% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  556552      1.04%     95.99% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  426260      0.79%     96.79% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  884287      1.65%     98.43% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  187557      0.35%     98.78% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  646588      1.20%     99.98% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    8487      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            53716850                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2040      3.02%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           30616     45.35%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     48.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  135      0.20%     48.57% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  26      0.04%     48.61% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            8810     13.05%     61.66% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          25888     38.34%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          144      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     12224828     70.24%     70.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           18      0.00%     70.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          201      0.00%     70.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       562562      3.23%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       562509      3.23%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       500001      2.87%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       638406      3.67%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        63044      0.36%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      1665339      9.57%     93.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite      1187523      6.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     17404575                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.323928                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             67515                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.003879                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               77572357                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              11944870                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      11925420                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                11021237                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                5375726                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        5375139                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  11928670                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    5543276                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        17404268                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     2303695                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     307                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          3554234                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      1799206                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                    1250539                       # Number of stores executed (Count)
system.cpu15.numRate                         0.323922                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         12985                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1329855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                   9905188                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    17288811                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             5.424413                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        5.424413                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.184352                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.184352                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 16932688                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 7627834                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   6375093                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  4187618                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   8994845                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  5921755                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 7653730                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      2201104                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1250920                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        63132                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        62805                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               1800984                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         1799982                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             195                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1162768                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               1162695                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999937                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   218                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           309                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               38                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            271                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         14391                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             155                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     53714921                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.321862                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.329901                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0      49647498     92.43%     92.43% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       1091499      2.03%     94.46% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        258946      0.48%     94.94% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        330799      0.62%     95.56% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        382359      0.71%     96.27% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        653093      1.22%     97.49% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        138095      0.26%     97.74% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        637504      1.19%     98.93% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        575128      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     53714921                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            9905188                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             17288811                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   3449758                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     2199382                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  1797798                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  14027585                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     12213791     70.65%     70.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     70.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          198      0.00%     70.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       562510      3.25%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       562500      3.25%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       500000      2.89%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.05% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       636864      3.68%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        62868      0.36%     84.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      1562518      9.04%     93.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite      1187508      6.87%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     17288811                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       575128                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      1932770                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         1932770                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      1932770                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        1932770                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data      1518202                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total       1518202                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data      1518202                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total      1518202                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data  84226935234                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total  84226935234                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data  84226935234                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total  84226935234                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      3450972                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      3450972                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      3450972                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      3450972                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.439935                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.439935                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.439935                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.439935                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 55478.082122                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 55478.082122                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 55478.082122                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 55478.082122                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs     14218996                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets         2646                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs       133054                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs   106.866355                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets   105.840000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total          156164                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data      1174099                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total      1174099                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data      1174099                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total      1174099                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       344103                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       344103                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       344103                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       344103                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data  32189496984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total  32189496984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data  32189496984                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total  32189496984                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.099712                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.099712                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.099712                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.099712                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 93546.109694                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 93546.109694                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 93546.109694                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 93546.109694                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               342960                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      1771000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      1771000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 42166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 42166.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      3614750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      3614750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 86065.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 86065.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data       830925                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total        830925                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data      1369714                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total      1369714                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data  72404379500                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total  72404379500                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      2200639                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      2200639                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.622416                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.622416                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 52860.947249                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 52860.947249                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data      1174099                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total      1174099                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data       195615                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total       195615                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  20441185250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  20441185250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.088890                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.088890                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 104497.023490                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 104497.023490                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data      1101845                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total      1101845                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data       148488                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total       148488                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  11822555734                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  11822555734                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data      1250333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total      1250333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 79619.603833                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 79619.603833                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data       148488                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total       148488                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  11748311734                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  11748311734                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 79119.603833                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 79119.603833                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1009.848497                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            2276961                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           344119                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs             6.616784                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         332550000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1009.848497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.986180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.986180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          7246235                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         7246235                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                 377287                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles            50845025                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 1666255                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              828097                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  186                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1162458                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             17306412                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles           680431                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      9916781                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   1800984                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1162951                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    53036186                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   452                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                  676758                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  72                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         53716850                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.322257                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.442553                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0               50615247     94.23%     94.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 372547      0.69%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 145156      0.27%     95.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 108969      0.20%     95.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 713131      1.33%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  75942      0.14%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  98713      0.18%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 200829      0.37%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1386316      2.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           53716850                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.033519                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.184567                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst       676671                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total          676671                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst       676671                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total         676671                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           87                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            87                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           87                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           87                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst      6402000                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total      6402000                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst      6402000                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total      6402000                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst       676758                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total       676758                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst       676758                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total       676758                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000129                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000129                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000129                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000129                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 73586.206897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 73586.206897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 73586.206897                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 73586.206897                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           22                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           65                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      5448000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      5448000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      5448000                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      5448000                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 83815.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 83815.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 83815.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 83815.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst       676671                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total        676671                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           87                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           87                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst      6402000                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total      6402000                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst       676758                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total       676758                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000129                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000129                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 73586.206897                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 73586.206897                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      5448000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      5448000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 83815.384615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 83815.384615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          61.705119                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs             676736                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               65                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         10411.323077                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         332531000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    61.705119                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.120518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.120518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          1353581                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         1353581                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     186                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  1023938                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                7582750                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             17304704                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2201104                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1250920                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  71                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    7824                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                7553270                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          129                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                262                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               17300662                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              17300559                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                12344633                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                17774857                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.321992                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.694500                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        34                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1722                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  544                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                70449                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2199382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean          137.947457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         186.189313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               797101     36.24%     36.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              10851      0.49%     36.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29             133172      6.05%     42.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39              85330      3.88%     46.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49              28160      1.28%     47.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              27930      1.27%     49.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69              34049      1.55%     50.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79              37760      1.72%     52.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89              34997      1.59%     54.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99              35803      1.63%     55.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            35858      1.63%     57.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            36371      1.65%     58.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            35990      1.64%     60.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139            36170      1.64%     62.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149            35090      1.60%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159            34778      1.58%     65.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169            33442      1.52%     66.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179            33873      1.54%     68.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189            32402      1.47%     69.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199            31218      1.42%     71.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209            29124      1.32%     72.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219            27355      1.24%     73.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229            26976      1.23%     75.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239            26288      1.20%     76.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249            26033      1.18%     77.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259            26464      1.20%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269            37638      1.71%     80.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279            31676      1.44%     81.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289            41069      1.87%     83.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299            19718      0.90%     84.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         336696     15.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2224                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2199382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               2200733                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               1250539                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3221                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                676760                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      15                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  15290426000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  15290426000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  15290426000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  13764922500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  15290426000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  186                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 622634                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              11553396                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2208465                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles            39331890                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             17305661                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              132972                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents              3978379                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 3000                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents             38726593                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          28427449                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  55735854                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               16733773                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 6375463                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            28399056                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  28384                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 4130858                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       70442670                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      34608360                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                9905188                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 17288811                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        53823018                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       17818279                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      17921149                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   105                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               16263                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            16599                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           53801843                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.333095                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.194891                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 48292499     89.76%     89.76% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  1585661      2.95%     92.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1144505      2.13%     94.83% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   536571      1.00%     95.83% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   410065      0.76%     96.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   912834      1.70%     98.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   214875      0.40%     98.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   695579      1.29%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     9254      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             53801843                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2196      3.13%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            30579     43.56%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     46.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   176      0.25%     46.94% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   44      0.06%     47.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            11495     16.38%     63.38% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           25703     36.62%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          177      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     12695558     70.84%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       562567      3.14%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           19      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           66      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           48      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           18      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       562500      3.14%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       500000      2.79%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       681387      3.80%     83.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        63207      0.35%     84.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      1667742      9.31%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1187577      6.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      17921149                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.332964                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              70193                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003917                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                78685447                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               12458341                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       12439350                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 11028992                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 5376393                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         5375458                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   12442788                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     5548377                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         17920866                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2349095                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      283                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           3599846                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       1884773                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1250751                       # Number of stores executed (Count)
system.cpu2.numRate                          0.332959                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            126                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          21175                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1238135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   10204387                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     17802136                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              5.274498                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         5.274498                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.189592                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.189592                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  17409787                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  7927894                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    6375513                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   4187849                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                    9423068                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   6178673                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  7870355                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2243978                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1251025                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        63091                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        62740                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                1886433                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          1885465                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              236                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1205466                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1205356                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999909                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    203                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            319                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             281                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          14592                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              182                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     53799831                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.330896                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.347749                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       49631008     92.25%     92.25% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1105878      2.06%     94.31% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         259078      0.48%     94.79% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         336965      0.63%     95.41% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         388828      0.72%     96.14% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         690761      1.28%     97.42% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         133612      0.25%     97.67% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         673190      1.25%     98.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         580511      1.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     53799831                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            10204387                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              17802136                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    3492812                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2242307                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1883213                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   5375247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   14498183                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           55      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     12683923     71.25%     71.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     71.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     71.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       562520      3.16%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       562500      3.16%     77.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       500000      2.81%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       679725      3.82%     84.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        62961      0.35%     84.55% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1562582      8.78%     93.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1187544      6.67%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     17802136                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       580511                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      1993156                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          1993156                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      1993156                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         1993156                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data      1500948                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        1500948                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data      1500948                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       1500948                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data  80983298245                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  80983298245                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data  80983298245                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  80983298245                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      3494104                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      3494104                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      3494104                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      3494104                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.429566                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.429566                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.429566                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.429566                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 53954.766085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 53954.766085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 53954.766085                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 53954.766085                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     13579065                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         3743                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       127965                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    106.115461                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   143.961538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       156181                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           156181                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data      1156775                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1156775                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data      1156775                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1156775                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       344173                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       344173                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       344173                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       344173                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data  31889404745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  31889404745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data  31889404745                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  31889404745                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.098501                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.098501                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.098501                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.098501                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 92655.161053                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 92655.161053                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 92655.161053                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 92655.161053                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                343044                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      1705750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1705750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 40613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 40613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      3456500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      3456500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 82297.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 82297.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data       891176                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         891176                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data      1352467                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1352467                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data  69126577500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  69126577500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      2243643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2243643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.602800                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.602800                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 51111.470742                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 51111.470742                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data      1156775                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1156775                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data       195692                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       195692                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  20106924500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  20106924500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.087221                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.087221                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 102747.810335                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 102747.810335                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data      1101980                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1101980                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data       148481                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  11856720745                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  11856720745                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 79853.454280                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 79853.454280                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data       148481                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       148481                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  11782480245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  11782480245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 79353.454280                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 79353.454280                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1010.002991                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             2337418                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            344210                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.790674                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          309636000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1010.002991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.986331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.986331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           7332594                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          7332594                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  354944                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             50860641                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  1845818                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               740232                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   208                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1205135                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   54                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              17820129                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  303                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            698854                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      10216103                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    1886433                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1205597                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     53102637                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    524                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                   689279                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   97                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          53801843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.331297                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.465045                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                50618031     94.08%     94.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  397450      0.74%     94.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  142802      0.27%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   93426      0.17%     95.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  742508      1.38%     96.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   66266      0.12%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   78612      0.15%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  213941      0.40%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1448807      2.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            53801843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.035049                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.189809                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst       689121                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           689121                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst       689121                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          689121                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          158                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            158                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          158                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           158                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst     11821000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11821000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst     11821000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11821000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst       689279                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       689279                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst       689279                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       689279                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 74816.455696                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 74816.455696                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 74816.455696                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 74816.455696                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          126                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            63                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst          127                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          127                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst          127                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          127                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst     10156000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     10156000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst     10156000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     10156000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000184                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000184                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000184                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000184                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 79968.503937                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 79968.503937                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 79968.503937                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 79968.503937                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst       689121                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         689121                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          158                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          158                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst     11821000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11821000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst       689279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       689279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 74816.455696                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 74816.455696                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst          127                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          127                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst     10156000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     10156000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 79968.503937                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 79968.503937                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          121.610616                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              689248                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               127                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           5427.149606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          309617000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   121.610616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.237521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.237521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          126                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          126                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.246094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           1378685                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          1378685                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      208                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    507081                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 9002372                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              17818466                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2243978                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1251025                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     3712                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 8983386                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 298                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                17814904                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               17814808                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 12777586                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 18391342                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.330989                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.694761                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         79                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1663                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   520                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 65727                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2242307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           129.301933                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          179.236433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                859349     38.32%     38.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                9961      0.44%     38.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              149853      6.68%     45.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               81622      3.64%     49.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               31604      1.41%     50.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               28248      1.26%     51.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               33438      1.49%     53.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               35128      1.57%     54.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               33682      1.50%     56.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               34053      1.52%     57.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             34710      1.55%     59.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             34788      1.55%     60.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             35330      1.58%     62.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             35861      1.60%     64.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             36157      1.61%     65.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             34416      1.53%     67.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             32275      1.44%     68.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             36299      1.62%     70.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             34351      1.53%     71.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             28971      1.29%     73.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             27238      1.21%     74.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             26082      1.16%     75.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             25744      1.15%     76.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             25671      1.14%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             25513      1.14%     78.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             25404      1.13%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             38329      1.71%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             27705      1.24%     83.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             45689      2.04%     85.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             18698      0.83%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          316138     14.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2242307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2243773                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1250751                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 689289                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  15290060250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  15290060250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  15290060250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  13765288250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  15290060250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   208                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  611443                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               12479448                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2290395                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             38419635                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              17819304                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               133232                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               3385817                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  5532                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              37889868                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           29454750                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   57534495                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                17205253                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  6376194                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             29425110                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   29511                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  3941622                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        71035775                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       35635660                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                10204387                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  17802136                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        53814990                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       17756523                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     201                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      17863667                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    93                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               17221                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            19565                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           53792571                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.332084                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.189703                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 48274484     89.74%     89.74% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  1595637      2.97%     92.71% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1132348      2.11%     94.81% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   562901      1.05%     95.86% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   416225      0.77%     96.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   908365      1.69%     98.32% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   218806      0.41%     98.73% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   675370      1.26%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     8435      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             53792571                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2141      3.11%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     2      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     3      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            30963     44.93%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   148      0.21%     48.26% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   33      0.05%     48.30% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            12950     18.79%     67.10% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           22677     32.90%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          179      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     12638438     70.75%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       562577      3.15%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           26      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           50      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           60      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           25      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       562509      3.15%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       500000      2.80%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       676153      3.79%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        63200      0.35%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      1672616      9.36%     93.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1187578      6.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      17863667                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.331946                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              68917                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003858                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                78551337                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               12397307                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       12376983                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 11037578                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 5376643                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         5375487                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   12380325                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     5552080                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         17863360                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2348717                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      307                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           3599466                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       1874303                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1250749                       # Number of stores executed (Count)
system.cpu3.numRate                          0.331940                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            120                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          22419                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1245687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   10167826                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     17739436                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              5.292674                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         5.292674                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.188940                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.188940                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  17362055                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  7891679                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    6375539                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   4187876                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                    9370677                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   6147247                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  7849190                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2238929                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1251071                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        63118                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        62764                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                1876157                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          1875143                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              231                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1200337                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1200233                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999913                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    210                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            319                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             283                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          15548                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              176                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     53790447                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.329788                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.345767                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       49636393     92.28%     92.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1101540      2.05%     94.33% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         259685      0.48%     94.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         336682      0.63%     95.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         385684      0.72%     96.15% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         687370      1.28%     97.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         131871      0.25%     97.67% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         672108      1.25%     98.92% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         579114      1.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     53790447                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            10167826                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              17739436                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    3487600                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2237087                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1872771                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   5375217                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   14440727                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           48      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     12626460     71.18%     71.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     71.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     71.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       562519      3.17%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       674511      3.80%     84.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        62969      0.35%     84.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      1562576      8.81%     93.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1187544      6.69%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     17739436                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       579114                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      1989265                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          1989265                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      1989265                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         1989265                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data      1499665                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1499665                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data      1499665                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1499665                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data  82157247742                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  82157247742                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data  82157247742                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  82157247742                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      3488930                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3488930                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      3488930                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3488930                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.429835                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.429835                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.429835                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.429835                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 54783.733528                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 54783.733528                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 54783.733528                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 54783.733528                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     13811000                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3366                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       130319                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    105.978407                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   129.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       156182                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           156182                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data      1155504                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1155504                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data      1155504                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1155504                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       344161                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       344161                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       344161                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       344161                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data  31975802742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  31975802742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data  31975802742                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  31975802742                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.098644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.098644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.098644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.098644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 92909.431173                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 92909.431173                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 92909.431173                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 92909.431173                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                343028                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      1914250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1914250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 45577.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 45577.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      3894500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      3894500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 92726.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 92726.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data       887280                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         887280                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data      1351181                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1351181                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data  70302776000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  70302776000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      2238461                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2238461                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.603621                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.603621                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 52030.613219                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 52030.613219                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data      1155504                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1155504                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data       195677                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       195677                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  20195573000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  20195573000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.087416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.087416                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 103208.721516                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 103208.721516                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data      1101985                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1101985                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data       148484                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       148484                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  11854471742                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  11854471742                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data      1250469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1250469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.118743                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118743                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 79836.694472                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 79836.694472                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data       148484                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       148484                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  11780229742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  11780229742                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.118743                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118743                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 79336.694472                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 79336.694472                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1009.519493                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2333514                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            344197                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.779588                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          311508000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1009.519493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.985859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.985859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           7322233                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          7322233                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  354743                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             50863695                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1822917                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               751012                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   204                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1199992                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              17758397                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  318                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            693286                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      10180385                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    1876157                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1200479                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     53098946                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    518                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                   685535                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   80                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          53792571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.330213                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.463199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                50620140     94.10%     94.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  395573      0.74%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  143059      0.27%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  105029      0.20%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  728701      1.35%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   52028      0.10%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   90299      0.17%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  212421      0.39%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1445321      2.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            53792571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.034863                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.189174                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst       685392                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           685392                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst       685392                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          685392                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          143                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            143                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          143                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           143                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst     11107750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     11107750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst     11107750                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     11107750                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst       685535                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       685535                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst       685535                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       685535                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000209                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000209                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000209                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000209                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 77676.573427                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 77676.573427                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 77676.573427                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 77676.573427                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          120                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs            60                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           23                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst          120                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          120                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst          120                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          120                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst      9889000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      9889000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst      9889000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      9889000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 82408.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 82408.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 82408.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 82408.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst       685392                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         685392                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          143                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          143                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst     11107750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     11107750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst       685535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       685535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000209                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000209                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 77676.573427                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 77676.573427                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst          120                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          120                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst      9889000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      9889000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 82408.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 82408.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          113.920291                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              685512                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               120                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           5712.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          311489000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   113.920291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.222501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.222501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          119                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          119                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.232422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           1371190                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          1371190                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      204                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    515297                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 7511878                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              17756724                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2238929                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1251071                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   74                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     3830                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 7492874                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 285                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                17752573                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               17752470                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 12745495                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 18341111                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.329880                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.694914                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         78                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1834                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   558                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 67942                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2237087                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           131.956943                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          181.261350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                851597     38.07%     38.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                9892      0.44%     38.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              138305      6.18%     44.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               85082      3.80%     48.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               28404      1.27%     49.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               27790      1.24%     51.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               33577      1.50%     52.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               34922      1.56%     54.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               33310      1.49%     55.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               33731      1.51%     57.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             34538      1.54%     58.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             35444      1.58%     60.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             36426      1.63%     61.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             35662      1.59%     63.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             35417      1.58%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             34571      1.55%     66.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             33493      1.50%     68.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             35033      1.57%     69.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             34298      1.53%     71.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             29650      1.33%     72.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             27919      1.25%     73.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             26702      1.19%     74.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             26487      1.18%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             25578      1.14%     77.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             25566      1.14%     78.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             25965      1.16%     79.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             38790      1.73%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             28983      1.30%     82.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             46041      2.06%     84.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             19878      0.89%     85.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          324036     14.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2237087                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2238600                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1250749                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 685544                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  15290179250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  15290179250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  15290179250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  13765169250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  15290179250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   204                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  604405                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               11061617                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2286152                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             39839479                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              17757625                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               133045                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               3340024                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  5100                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              39312828                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           29330846                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   57318112                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                17148959                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  6376284                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             29299671                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   31046                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  3890875                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        70966018                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       35512282                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10167826                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  17739436                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        53808114                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       17808993                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      17922706                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    82                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15575                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            16658                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           53793486                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.333176                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.195842                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 48274532     89.74%     89.74% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  1618731      3.01%     92.75% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1127398      2.10%     94.85% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   522361      0.97%     95.82% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   414235      0.77%     96.59% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   909119      1.69%     98.28% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   218799      0.41%     98.68% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   699721      1.30%     99.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     8590      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             53793486                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2130      2.96%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      2.96% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            31071     43.24%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     46.20% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   160      0.22%     46.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   32      0.04%     46.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            12903     17.96%     64.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           25561     35.57%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          155      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     12687694     70.79%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       562551      3.14%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     73.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       562507      3.14%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       500000      2.79%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       680544      3.80%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        63026      0.35%     84.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      1678487      9.37%     93.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1187520      6.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      17922706                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.333086                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              71857                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.004009                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                78659135                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               12449257                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       12430383                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 11051702                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 5375506                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         5375117                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   12433792                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     5560616                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         17922440                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      2358993                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      266                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           3609514                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       1883422                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     1250521                       # Number of stores executed (Count)
system.cpu4.numRate                          0.333081                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          14628                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1252779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   10199603                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     17793541                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              5.275511                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         5.275511                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.189555                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.189555                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  17422041                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  7922266                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    6375070                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   4187598                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    9415918                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   6174419                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  7877392                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2243069                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1250824                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        63123                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        62777                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                1885133                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          1884148                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1204926                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1204832                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999922                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    206                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            320                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13912                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     53791613                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.330787                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.348330                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       49632792     92.27%     92.27% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        1102090      2.05%     94.32% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         257849      0.48%     94.80% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         329482      0.61%     95.41% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         385700      0.72%     96.13% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         692788      1.29%     97.41% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         135735      0.25%     97.67% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         675259      1.26%     98.92% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         579918      1.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     53791613                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            10199603                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              17793541                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    3491806                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2241440                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1881926                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   14490254                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     12676470     71.24%     71.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     71.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     71.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       562510      3.16%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     74.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       562500      3.16%     77.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       500000      2.81%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       678922      3.82%     84.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        62858      0.35%     84.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      1562518      8.78%     93.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1187508      6.67%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     17793541                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       579918                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      1986101                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          1986101                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      1986101                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         1986101                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data      1506909                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        1506909                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data      1506909                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       1506909                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data  82736681241                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  82736681241                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data  82736681241                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  82736681241                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      3493010                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      3493010                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      3493010                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      3493010                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.431407                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.431407                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.431407                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.431407                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 54904.895545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 54904.895545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 54904.895545                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 54904.895545                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     14060135                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         3350                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       131650                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    106.799354                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   124.074074                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       156165                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           156165                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data      1162812                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1162812                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data      1162812                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1162812                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       344097                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       344097                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       344097                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       344097                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data  32016417991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  32016417991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data  32016417991                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  32016417991                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.098510                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.098510                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.098510                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.098510                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 93044.746077                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 93044.746077                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 93044.746077                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 93044.746077                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                342965                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      1549500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1549500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 36892.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 36892.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      3157000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      3157000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 75166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 75166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data       884243                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         884243                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data      1358444                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1358444                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data  70882111500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  70882111500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      2242687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2242687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.605722                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.605722                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 52178.898431                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 52178.898431                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data      1162812                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1162812                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data       195632                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       195632                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  20236080750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  20236080750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.087231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.087231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 103439.522931                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 103439.522931                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data      1101858                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1101858                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data       148465                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       148465                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  11854569741                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  11854569741                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 79847.571758                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 79847.571758                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data       148465                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       148465                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  11780337241                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  11780337241                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 79347.571758                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 79347.571758                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1009.323245                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2330285                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            344134                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.771447                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          313281000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1009.323245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.985667                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.985667                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           7330326                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          7330326                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  346821                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             50864623                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  1854743                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               727121                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   178                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1204577                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              17810678                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles            686693                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      10210984                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    1885133                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1205074                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     53106474                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                   683689                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          53793486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.331173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.466037                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                50623169     94.11%     94.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  392165      0.73%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  137561      0.26%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                   90312      0.17%     95.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  735925      1.37%     96.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   73290      0.14%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   77555      0.14%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  206838      0.38%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1456671      2.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            53793486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.035034                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.189767                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst       683612                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           683612                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst       683612                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          683612                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           77                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           77                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst      6687500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6687500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst      6687500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6687500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst       683689                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       683689                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst       683689                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       683689                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 86850.649351                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 86850.649351                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 86850.649351                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 86850.649351                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           14                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           63                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst      5662500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5662500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst      5662500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5662500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 89880.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 89880.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 89880.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 89880.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst       683612                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         683612                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           77                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst      6687500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6687500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst       683689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       683689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 86850.649351                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 86850.649351                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst      5662500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5662500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 89880.952381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 89880.952381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           58.798873                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              683675                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          10851.984127                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          313262000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    58.798873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.114842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.114842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           1367441                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          1367441                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      178                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    517069                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 8632815                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              17809183                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2243069                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1250824                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   64                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     3704                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 8614114                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 266                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                17805591                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               17805500                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 12773388                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 18386042                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.330907                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.694733                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1621                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   458                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 69254                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2241440                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           132.858699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          181.343643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                852505     38.03%     38.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                9849      0.44%     38.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              139883      6.24%     44.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               82078      3.66%     48.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               27052      1.21%     49.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               25777      1.15%     50.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               32058      1.43%     52.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               34546      1.54%     53.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               32534      1.45%     55.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               33136      1.48%     56.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             34278      1.53%     58.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             34827      1.55%     59.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             36395      1.62%     61.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             37106      1.66%     63.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             36512      1.63%     64.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             35808      1.60%     66.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             33702      1.50%     67.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             35488      1.58%     69.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             33893      1.51%     70.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             30042      1.34%     72.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             28517      1.27%     73.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             27039      1.21%     74.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             26231      1.17%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             26415      1.18%     76.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             26604      1.19%     78.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             26178      1.17%     79.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             38873      1.73%     81.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             29416      1.31%     82.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             45761      2.04%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             19343      0.86%     85.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          329594     14.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2241440                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2242791                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1250521                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 683704                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  15290125250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  15290125250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  15290125250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  13765223250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  15290125250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   178                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  611188                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               12192210                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2294878                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             38694753                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              17809943                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               133121                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               3247955                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  5483                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              38190047                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           29436636                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   57501525                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                17195880                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  6375290                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             29408532                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27975                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  3937585                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        71018836                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       35616967                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10199603                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  17793541                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        53800498                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       17763336                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      17856920                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15322                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            15679                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           53783855                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.332013                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.190150                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 48275972     89.76%     89.76% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  1587462      2.95%     92.71% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1131602      2.10%     94.81% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   555917      1.03%     95.85% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   423549      0.79%     96.64% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   907983      1.69%     98.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   214298      0.40%     98.72% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   677972      1.26%     99.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     9100      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             53783855                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2136      3.25%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            30338     46.09%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   154      0.23%     49.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   33      0.05%     49.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            10365     15.75%     65.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           22792     34.63%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     12645966     70.82%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       562554      3.15%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       562501      3.15%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       500002      2.80%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       676698      3.79%     83.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        63041      0.35%     84.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      1658270      9.29%     93.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1187516      6.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      17856920                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.331910                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              65818                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.003686                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                78558364                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               12403263                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       12384884                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 11005228                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 5375584                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         5375115                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   12388226                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     5534362                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         17856636                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      2334931                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      284                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           3585460                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       1875875                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     1250529                       # Number of stores executed (Count)
system.cpu5.numRate                          0.331905                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          16643                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1260235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   10173110                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     17748131                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              5.288501                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         5.288501                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.189090                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.189090                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  17339920                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  7895657                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    6375064                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   4187601                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    9378107                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   6151743                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  7838181                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2239265                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1250810                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        63081                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        62743                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                1877502                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          1876514                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              190                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1201077                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1201005                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999940                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    203                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            327                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             291                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13648                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     53781992                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.330001                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.345619                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       49620427     92.26%     92.26% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1105372      2.06%     94.32% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         260966      0.49%     94.80% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         338975      0.63%     95.43% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         386714      0.72%     96.15% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         688006      1.28%     97.43% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         131174      0.24%     97.68% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         672892      1.25%     98.93% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         577466      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     53781992                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            10173110                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              17748131                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    3488016                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2237654                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1874360                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   14448628                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     12634849     71.19%     71.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     71.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     71.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       562510      3.17%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       675136      3.80%     84.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        62854      0.35%     84.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1562518      8.80%     93.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1187508      6.69%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     17748131                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       577466                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      2009638                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2009638                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      2009638                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2009638                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data      1479612                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        1479612                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data      1479612                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       1479612                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data  77482661248                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  77482661248                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data  77482661248                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  77482661248                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      3489250                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      3489250                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      3489250                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      3489250                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.424049                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.424049                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.424049                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.424049                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 52366.878106                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 52366.878106                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 52366.878106                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 52366.878106                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     12707095                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         2989                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       122551                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    103.688220                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   114.961538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           156164                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data      1135533                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1135533                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data      1135533                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1135533                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       344079                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       344079                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       344079                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       344079                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data  31575555498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  31575555498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data  31575555498                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  31575555498                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.098611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.098611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.098611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.098611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 91768.330814                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 91768.330814                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 91768.330814                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 91768.330814                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                342950                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      1945000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1945000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 46309.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 46309.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      3943250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      3943250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data 93886.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 93886.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data       907781                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         907781                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data      1331150                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1331150                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data  65614283250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  65614283250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      2238931                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2238931                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.594547                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.594547                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 49291.427149                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 49291.427149                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data      1135533                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1135533                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data       195617                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       195617                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  19781408500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  19781408500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.087371                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.087371                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 101123.156474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 101123.156474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data      1101857                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1101857                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data       148462                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       148462                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  11868377998                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  11868377998                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 79942.193949                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 79942.193949                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data       148462                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       148462                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  11794146998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  11794146998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 79442.193949                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 79442.193949                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1009.267764                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             2353803                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            344118                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.840104                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          315145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1009.267764                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.985613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.985613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           7322790                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          7322790                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  352971                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             50855347                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1825789                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               749573                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   175                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1200772                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              17764954                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles            689219                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      10184140                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    1877502                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1201244                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     53094342                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                   685885                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          53783855                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.330376                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.463573                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                50611498     94.10%     94.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  393354      0.73%     94.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  144483      0.27%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  105495      0.20%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  726823      1.35%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   55153      0.10%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   89097      0.17%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  211146      0.39%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1446806      2.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            53783855                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.034897                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.189295                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst       685802                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           685802                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst       685802                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          685802                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           83                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             83                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           83                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            83                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst      7569000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      7569000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst      7569000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      7569000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst       685885                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       685885                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst       685885                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       685885                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 91192.771084                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 91192.771084                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 91192.771084                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 91192.771084                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           68                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      6598750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      6598750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      6598750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      6598750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 97040.441176                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 97040.441176                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 97040.441176                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 97040.441176                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst       685802                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         685802                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           83                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst      7569000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      7569000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst       685885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       685885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 91192.771084                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 91192.771084                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           68                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      6598750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      6598750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 97040.441176                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 97040.441176                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           62.289886                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              685870                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                68                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          10086.323529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          315126000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    62.289886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.121660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.121660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           1371838                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          1371838                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      175                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    362191                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 7455818                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              17763520                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2239265                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1250810                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   62                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     2265                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 7440020                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 268                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                17760106                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               17759999                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 12753414                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 18357809                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.330108                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.694713                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1603                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   448                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 61008                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2237654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           122.899661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          173.355661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                870977     38.92%     38.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               10092      0.45%     39.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              150082      6.71%     46.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               92152      4.12%     50.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               35944      1.61%     51.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               31805      1.42%     53.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               35855      1.60%     54.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               37604      1.68%     56.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               34743      1.55%     58.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               34682      1.55%     59.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             34720      1.55%     61.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             35140      1.57%     62.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             35418      1.58%     64.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             34705      1.55%     65.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             34716      1.55%     67.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             33307      1.49%     68.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             31928      1.43%     70.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             37644      1.68%     72.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             34879      1.56%     73.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             28414      1.27%     74.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             26429      1.18%     76.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             24590      1.10%     77.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             23804      1.06%     78.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             23227      1.04%     79.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             23074      1.03%     80.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             23737      1.06%     81.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             37203      1.66%     82.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             25867      1.16%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             45764      2.05%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             18109      0.81%     86.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          291043     13.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2237654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2239021                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1250529                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3203                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 685897                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       26                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  15290165250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  15290165250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  15290165250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  13765183250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  15290165250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   175                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  599713                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               10720738                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2291871                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             40171079                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              17764297                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               133004                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               3424383                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  3872                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              39677466                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           29345355                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   57341831                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                17154040                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  6375366                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             29317721                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   27505                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  3858357                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        70966019                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       35525609                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10173110                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  17748131                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        53793330                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       17754721                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      17849115                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    86                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               14716                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            14368                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           53777724                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.331905                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.187341                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 48243325     89.71%     89.71% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  1591560      2.96%     92.67% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1163386      2.16%     94.83% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   562450      1.05%     95.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   424651      0.79%     96.67% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   907403      1.69%     98.35% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   196108      0.36%     98.72% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   679562      1.26%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     9279      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             53777724                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2173      3.13%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      3.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            30270     43.67%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     46.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   173      0.25%     47.05% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   34      0.05%     47.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            10862     15.67%     62.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           25810     37.23%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     12638393     70.81%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       562539      3.15%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       562500      3.15%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       500000      2.80%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       676049      3.79%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        63007      0.35%     84.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      1658746      9.29%     93.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1187514      6.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      17849115                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.331809                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              69322                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003884                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                78535793                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               12394254                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       12376618                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 11009569                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 5375362                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         5375085                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   12380038                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     5538254                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         17848873                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      2334765                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      242                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           3585262                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       1874523                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     1250497                       # Number of stores executed (Count)
system.cpu6.numRate                          0.331805                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          15606                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1266899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   10168429                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     17740113                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              5.290230                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         5.290230                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.189028                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.189028                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  17333409                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  7890739                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    6375037                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   4187572                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                    9371553                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   6147797                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  7835236                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2238485                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1250733                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        63077                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        62738                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                1876085                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          1875151                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1200373                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1200307                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999945                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            308                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13057                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     53775983                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.329889                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.344412                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       49609440     92.25%     92.25% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1106562      2.06%     94.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         263106      0.49%     94.80% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         342411      0.64%     95.44% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         389130      0.72%     96.16% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         685867      1.28%     97.43% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         136169      0.25%     97.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         669147      1.24%     98.93% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         574151      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     53775983                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            10168429                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              17740113                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    3487342                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2236984                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1873026                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   14441278                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     12627504     71.18%     71.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     71.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     71.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       562510      3.17%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       674466      3.80%     84.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        62850      0.35%     84.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      1562518      8.81%     93.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1187508      6.69%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     17740113                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       574151                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      1993354                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          1993354                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      1993354                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         1993354                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data      1495169                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        1495169                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data      1495169                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       1495169                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data  78619078745                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  78619078745                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data  78619078745                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  78619078745                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      3488523                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      3488523                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      3488523                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      3488523                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.428597                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.428597                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.428597                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.428597                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 52582.068479                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 52582.068479                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 52582.068479                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 52582.068479                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     12915613                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         3088                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       125023                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    103.305896                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   118.769231                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       156162                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           156162                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data      1151079                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1151079                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data      1151079                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1151079                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       344090                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       344090                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       344090                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       344090                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data  31683362245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  31683362245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data  31683362245                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  31683362245                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.098635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.098635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.098635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.098635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 92078.706864                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 92078.706864                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 92078.706864                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 92078.706864                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                342964                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      1557250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1557250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 37077.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 37077.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      3158000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      3158000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 75190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 75190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data       891500                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         891500                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data      1346708                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1346708                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data  66757179750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  66757179750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      2238208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2238208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.601690                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.601690                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 49570.641706                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 49570.641706                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data      1151079                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1151079                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data       195629                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       195629                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  19895693750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  19895693750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.087404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.087404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 101701.147325                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 101701.147325                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data      1101854                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1101854                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data       148461                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       148461                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  11861898995                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  11861898995                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 79899.091310                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 79899.091310                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data       148461                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       148461                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  11787668495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  11787668495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 79399.091310                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 79399.091310                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1009.273499                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             2337531                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            344129                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              6.792601                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          316811000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1009.273499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.985619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.985619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           7321347                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          7321347                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  377894                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             50824503                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  1779327                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               795836                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1200078                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              17756306                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles            691497                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      10179098                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    1876085                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1200541                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     53085949                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                   688364                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          53777724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.330251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.460230                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                50605811     94.10%     94.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  376852      0.70%     94.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  139620      0.26%     95.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  111041      0.21%     95.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  742393      1.38%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   70103      0.13%     96.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   96192      0.18%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  212006      0.39%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1423706      2.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            53777724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.034876                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.189226                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst       688290                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           688290                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst       688290                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          688290                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           74                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           74                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst      6799250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      6799250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst      6799250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      6799250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst       688364                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       688364                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst       688364                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       688364                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 91881.756757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 91881.756757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 91881.756757                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 91881.756757                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      5898250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      5898250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      5898250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      5898250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 98304.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 98304.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 98304.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 98304.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst       688290                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         688290                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           74                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst      6799250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      6799250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst       688364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       688364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 91881.756757                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 91881.756757                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      5898250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      5898250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 98304.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 98304.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           56.315760                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              688350                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          11472.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          316792000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    56.315760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.109992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.109992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           1376788                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          1376788                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    424484                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 9001916                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              17754896                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2238485                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1250733                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     2954                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 8984168                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                17751789                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               17751703                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 12713416                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 18287795                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.329998                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.695186                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1493                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   375                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 62922                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2236984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           125.019999                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          175.164844                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                859176     38.41%     38.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               10086      0.45%     38.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              147954      6.61%     45.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               88696      3.96%     49.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               34031      1.52%     50.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               31572      1.41%     52.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               35889      1.60%     53.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               39020      1.74%     55.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               35681      1.60%     57.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               35669      1.59%     58.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             35517      1.59%     60.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             35473      1.59%     62.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             36213      1.62%     63.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             36560      1.63%     65.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             35220      1.57%     66.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             34758      1.55%     68.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             33598      1.50%     69.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             37535      1.68%     71.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             35350      1.58%     73.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             29944      1.34%     74.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             27374      1.22%     75.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             25669      1.15%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             24001      1.07%     78.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             24201      1.08%     79.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             24054      1.08%     80.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             23618      1.06%     81.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             35896      1.60%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             28886      1.29%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             40626      1.82%     85.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             17795      0.80%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          296922     13.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2268                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2236984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2238309                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1250497                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 688376                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  15290291250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  15290291250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  15290291250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  13765057250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  15290291250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  620513                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               12346555                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2294145                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             38516068                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              17755573                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               132992                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               3488346                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  6379                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              38012211                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           29328555                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   57312006                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                17145877                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  6375210                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             29301694                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   26732                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  4000580                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        70954729                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       35508269                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10168429                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  17740113                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        53787358                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       17669583                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      17754556                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    84                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               15373                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            15968                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           53769988                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.330195                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.187452                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 48295639     89.82%     89.82% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  1572052      2.92%     92.74% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1132478      2.11%     94.85% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   554741      1.03%     95.88% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   421180      0.78%     96.66% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   889381      1.65%     98.32% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   219888      0.41%     98.73% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   674660      1.25%     99.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     9969      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             53769988                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2143      3.25%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      3.25% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            29274     44.46%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     47.71% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   154      0.23%     47.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   33      0.05%     47.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             8608     13.07%     61.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           25637     38.93%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     12559974     70.74%     70.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     70.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     70.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       562555      3.17%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       562500      3.17%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       500002      2.82%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       668889      3.77%     83.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        63031      0.36%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      1649719      9.29%     93.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1187514      6.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      17754556                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.330088                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              65849                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003709                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                78356875                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               12309476                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       12291041                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 10988158                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 5375668                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         5375112                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   12294416                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     5525839                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         17754268                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      2318567                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      288                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           3569086                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       1860224                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     1250519                       # Number of stores executed (Count)
system.cpu7.numRate                          0.330083                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          17370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1273771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   10118391                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     17654327                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              5.315801                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         5.315801                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.188118                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.188118                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  17236803                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  7840910                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    6375064                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   4187600                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                    9299937                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   6104849                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  7790522                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2231459                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1250817                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        63079                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        62741                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                1861862                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          1860877                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              189                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1193260                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1193188                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999940                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    203                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            325                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             289                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13699                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     53768146                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.328342                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.341822                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       49619217     92.28%     92.28% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1107092      2.06%     94.34% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         263769      0.49%     94.83% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         336210      0.63%     95.46% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         386865      0.72%     96.18% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         681657      1.27%     97.45% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         131553      0.24%     97.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         668260      1.24%     98.93% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         573523      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     53768146                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            10118391                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              17654327                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    3480199                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2229837                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1858726                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   14362641                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     12548862     71.08%     71.08% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     71.08% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     71.08% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       562510      3.19%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     74.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       562500      3.19%     77.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       500000      2.83%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       667319      3.78%     84.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        62854      0.36%     84.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      1562518      8.85%     93.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1187508      6.73%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     17654327                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       573523                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      2014068                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2014068                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      2014068                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2014068                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data      1467370                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        1467370                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data      1467370                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       1467370                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data  75330177246                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  75330177246                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data  75330177246                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  75330177246                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      3481438                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      3481438                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      3481438                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      3481438                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.421484                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.421484                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.421484                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.421484                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 51336.866125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 51336.866125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 51336.866125                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 51336.866125                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     12037934                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         3077                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       117988                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    102.026765                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   118.346154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           156161                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data      1123292                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1123292                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data      1123292                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1123292                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       344078                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       344078                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       344078                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       344078                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data  31353919496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  31353919496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data  31353919496                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  31353919496                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.098832                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.098832                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.098832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.098832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 91124.452874                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 91124.452874                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 91124.452874                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 91124.452874                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                342950                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      1689000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1689000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 40214.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 40214.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      3431250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      3431250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 81696.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 81696.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data       912211                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         912211                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data      1318908                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1318908                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data  63465449250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  63465449250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      2231119                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2231119                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.591142                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.591142                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 48119.693906                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 48119.693906                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data      1123292                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1123292                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data       195616                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       195616                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  19563422500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  19563422500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.087676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.087676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 100009.316723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 100009.316723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data      1101857                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1101857                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data       148462                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       148462                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  11864727996                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  11864727996                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 79917.608519                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 79917.608519                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data       148462                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       148462                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  11790496996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  11790496996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 79417.608519                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 79417.608519                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1009.297512                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             2358232                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            344117                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.852995                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          318529000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1009.297512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.985642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.985642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           7307165                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          7307165                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  343740                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             50867904                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  1820176                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               737994                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1192957                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              17671221                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles            685997                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      10129396                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    1861862                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1193427                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     53083698                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                   682740                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          53769988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.328716                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.459857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                50612379     94.13%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  390809      0.73%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  149095      0.28%     95.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  102215      0.19%     95.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  720441      1.34%     96.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   58520      0.11%     96.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   88146      0.16%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  210879      0.39%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1437504      2.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            53769988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.034615                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.188323                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst       682658                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total           682658                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst       682658                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total          682658                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           82                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst      7842750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      7842750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst      7842750                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      7842750                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst       682740                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total       682740                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst       682740                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total       682740                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 95643.292683                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 95643.292683                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 95643.292683                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 95643.292683                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           67                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      6804250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      6804250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      6804250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      6804250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 101555.970149                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 101555.970149                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 101555.970149                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 101555.970149                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst       682658                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total         682658                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst      7842750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      7842750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst       682740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total       682740                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 95643.292683                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 95643.292683                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      6804250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      6804250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 101555.970149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 101555.970149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           60.992655                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs              682725                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          10189.925373                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          318510000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    60.992655                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.119126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.119126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           1365547                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          1365547                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    424078                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 7496613                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              17669767                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2231459                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1250817                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   62                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     2705                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 7479475                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 265                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                17666248                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               17666153                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 12677014                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 18251112                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.328444                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.694589                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1614                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   455                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 57568                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2229837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           119.241559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          171.553803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                876653     39.31%     39.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               10180      0.46%     39.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              160507      7.20%     46.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               97318      4.36%     51.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               41003      1.84%     53.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               33462      1.50%     54.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               36317      1.63%     56.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               37536      1.68%     57.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               33852      1.52%     59.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               33682      1.51%     61.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             33450      1.50%     62.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             33460      1.50%     64.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             34803      1.56%     65.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             33981      1.52%     67.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             34130      1.53%     68.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             33265      1.49%     70.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             31244      1.40%     71.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             38196      1.71%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             34362      1.54%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             26705      1.20%     75.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             24258      1.09%     77.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             22538      1.01%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             21467      0.96%     79.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             21058      0.94%     79.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             21759      0.98%     80.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             21543      0.97%     81.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             36186      1.62%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             24204      1.09%     84.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             46138      2.07%     86.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             17343      0.78%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          279237     12.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2229837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2231216                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1250519                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3203                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 682752                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  15290066250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  15290066250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  15290066250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  13765282250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  15290066250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  596003                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               10777464                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2269073                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             40126995                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              17670554                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               132983                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               3563202                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  3518                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              39622168                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           29157829                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   57013713                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                17068103                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  6375417                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             29130113                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   27587                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  3893242                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        70862363                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       35338082                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10118391                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  17654327                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        53780042                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       17658302                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      17747190                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    97                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               15168                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            15515                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           53764619                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.330091                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.188062                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 48289302     89.82%     89.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  1574480      2.93%     92.74% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  1149254      2.14%     94.88% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   544455      1.01%     95.89% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   407762      0.76%     96.65% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   888310      1.65%     98.31% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   219255      0.41%     98.71% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   681699      1.27%     99.98% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    10102      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             53764619                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2145      3.11%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      3.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            29861     43.31%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     46.42% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   161      0.23%     46.66% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   33      0.05%     46.70% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead            11053     16.03%     62.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           25691     37.26%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     12549751     70.71%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           18      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          204      0.00%     70.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       562539      3.17%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       562500      3.17%     77.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       500000      2.82%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       668008      3.76%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        63031      0.36%     83.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      1653475      9.32%     93.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      1187514      6.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      17747190                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.329996                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              68944                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.003885                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                78329341                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               12298264                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       12279923                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 10998699                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 5375394                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         5375091                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   12283333                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     5532651                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         17746934                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      2321446                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      256                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           3571967                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       1858374                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     1250521                       # Number of stores executed (Count)
system.cpu8.numRate                          0.329991                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          15423                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1280875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   10111930                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     17643251                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              5.318475                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         5.318475                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.188024                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.188024                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  17234186                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  7834417                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    6375046                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   4187577                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                    9290687                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   6099287                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  7789696                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       2230495                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1250782                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        63084                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        62750                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                1860004                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          1859021                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              189                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1192330                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                1192260                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999941                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    203                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            325                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             289                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts          13509                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     53762799                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.328168                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.341794                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       49616734     92.29%     92.29% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        1109108      2.06%     94.35% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         260812      0.49%     94.84% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         335718      0.62%     95.46% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         387873      0.72%     96.18% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         678853      1.26%     97.44% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         133578      0.25%     97.69% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         662844      1.23%     98.93% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         577279      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     53762799                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            10111930                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              17643251                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    3479276                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      2228914                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   1856880                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   14352488                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     12538709     71.07%     71.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           18      0.00%     71.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          198      0.00%     71.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       562510      3.19%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       562500      3.19%     77.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       500000      2.83%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       666396      3.78%     84.06% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        62854      0.36%     84.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      1562518      8.86%     93.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      1187508      6.73%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     17643251                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       577279                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      1999473                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          1999473                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      1999473                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         1999473                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data      1481002                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total        1481002                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data      1481002                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total       1481002                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data  76711955745                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total  76711955745                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data  76711955745                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total  76711955745                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      3480475                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      3480475                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      3480475                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      3480475                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.425517                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.425517                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.425517                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.425517                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 51797.334335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 51797.334335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 51797.334335                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 51797.334335                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs     12400039                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets         3417                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs       121272                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs    102.249810                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets   131.423077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total           156164                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data      1136884                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total      1136884                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data      1136884                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total      1136884                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       344118                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       344118                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       344118                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       344118                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data  31495518745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total  31495518745                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data  31495518745                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total  31495518745                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.098871                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.098871                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.098871                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.098871                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 91525.345216                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 91525.345216                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 91525.345216                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 91525.345216                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                342973                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      1600750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      1600750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 38113.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 38113.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      3254750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      3254750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 77494.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 77494.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data       897636                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total         897636                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data      1332520                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total      1332520                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data  64846163500                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total  64846163500                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      2230156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      2230156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.597501                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.597501                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 48664.307853                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 48664.307853                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data      1136884                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total      1136884                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data       195636                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total       195636                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  19703967500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  19703967500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.087723                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.087723                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 100717.493202                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 100717.493202                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data      1101837                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total       1101837                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data       148482                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  11865792245                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  11865792245                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 79914.011429                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 79914.011429                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  11791551245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  11791551245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 79414.011429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 79414.011429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1009.331665                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             2343678                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            344137                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              6.810305                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          320305000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1009.331665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.985675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.985675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           7305259                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          7305259                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                  345845                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             50860556                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  1824347                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               733698                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1192022                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              17659931                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles            689701                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      10122856                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    1860004                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1192499                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     53074626                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                   686252                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   60                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          53764619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.328540                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.459066                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                50609271     94.13%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  393963      0.73%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  138998      0.26%     95.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                   96156      0.18%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  733598      1.36%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   66158      0.12%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   81715      0.15%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  210130      0.39%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1434630      2.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            53764619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.034585                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.188227                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst       686171                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total           686171                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst       686171                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total          686171                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           81                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           81                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst      7136250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total      7136250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst      7136250                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total      7136250                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst       686252                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total       686252                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst       686252                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total       686252                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 88101.851852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 88101.851852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 88101.851852                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 88101.851852                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           14                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      6111250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      6111250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      6111250                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      6111250                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 91212.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 91212.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 91212.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 91212.686567                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst       686171                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total         686171                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           81                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst      7136250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total      7136250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst       686252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total       686252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 88101.851852                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 88101.851852                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      6111250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      6111250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 91212.686567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 91212.686567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           60.359898                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs              686238                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          10242.358209                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          320286000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    60.359898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.117890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.117890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           1372571                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          1372571                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    420874                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                 9246194                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              17658486                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2230495                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1250782                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   62                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     3074                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                 9228027                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 266                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                17655109                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               17655014                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12663005                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18234676                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.328282                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.694446                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                   1573                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   420                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                 60459                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2228914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           121.807709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          172.907125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                864663     38.79%     38.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               10221      0.46%     39.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29              154933      6.95%     46.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39               91935      4.12%     50.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               37572      1.69%     52.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               33461      1.50%     53.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69               35999      1.62%     55.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               37084      1.66%     56.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               34009      1.53%     58.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               33784      1.52%     59.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             34461      1.55%     61.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             35116      1.58%     62.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             36343      1.63%     64.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             35633      1.60%     66.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             34591      1.55%     67.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             34265      1.54%     69.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             33180      1.49%     70.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179             38772      1.74%     72.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189             35986      1.61%     74.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199             29321      1.32%     75.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209             26439      1.19%     76.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219             24056      1.08%     77.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229             22964      1.03%     78.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239             22191      1.00%     79.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249             22034      0.99%     80.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259             22492      1.01%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269             35444      1.59%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279             24863      1.12%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289             45065      2.02%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299             17617      0.79%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          284420     12.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2228914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                2230257                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1250521                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 686264                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  15290119250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  15290119250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  15290119250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  13765229250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  15290119250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  602202                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               12507336                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2262731                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             38391898                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              17659199                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               133094                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents               2730381                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  5191                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents              37880260                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           29135321                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   56974116                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                17057664                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  6375236                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             29107961                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   27231                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  3915636                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        70841994                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       35315528                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10111930                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  17643251                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                        53773006                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       17592455                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      17674464                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    78                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               14906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            14824                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           53757108                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.328784                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.183870                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                 48290656     89.83%     89.83% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  1575945      2.93%     92.76% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  1137453      2.12%     94.88% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   557935      1.04%     95.92% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   412596      0.77%     96.68% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   880073      1.64%     98.32% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   227534      0.42%     98.74% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   665473      1.24%     99.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     9443      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             53757108                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2174      3.24%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            29665     44.16%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     47.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   167      0.25%     47.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   34      0.05%     47.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             9552     14.22%     61.92% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           25581     38.08%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     12489525     70.66%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           18      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          204      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       562554      3.18%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     73.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       562500      3.18%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       500000      2.83%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       662468      3.75%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        63007      0.36%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      1646528      9.32%     93.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite      1187515      6.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      17674464                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.328687                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              67173                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.003801                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                78190242                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               12231912                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       12214182                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 10983045                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 5375628                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         5375104                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   12217571                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     5523921                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         17674189                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      2308962                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      275                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           3559460                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       1847447                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                     1250498                       # Number of stores executed (Count)
system.cpu9.numRate                          0.328681                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             70                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          15898                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1287503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   10073663                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     17577657                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              5.337979                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         5.337979                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.187337                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.187337                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  17160022                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  7795993                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    6375054                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   4187590                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    9236173                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   6066571                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  7755291                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       2224985                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1250764                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        63079                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        62738                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                1849011                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          1848077                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1186832                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                1186766                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999944                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            308                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts          13232                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     53755346                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.326994                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.338951                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0       49617427     92.30%     92.30% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        1108591      2.06%     94.36% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         263200      0.49%     94.85% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         338289      0.63%     95.48% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         387490      0.72%     96.20% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         673793      1.25%     97.46% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         131624      0.24%     97.70% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         660326      1.23%     98.93% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         574606      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     53755346                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            10073663                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              17577657                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    3473804                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      2223446                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   1845950                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   14292360                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     12478586     70.99%     70.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           18      0.00%     70.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          198      0.00%     70.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       562510      3.20%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       562500      3.20%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       500000      2.84%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       660928      3.76%     84.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        62850      0.36%     84.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      1562518      8.89%     93.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite      1187508      6.76%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     17577657                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       574606                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      2000861                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          2000861                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      2000861                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         2000861                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data      1474152                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total        1474152                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data      1474152                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total       1474152                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data  75466064250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total  75466064250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data  75466064250                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total  75466064250                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      3475013                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      3475013                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      3475013                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      3475013                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.424215                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.424215                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.424215                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.424215                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 51192.864949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 51192.864949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 51192.864949                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 51192.864949                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs     12097127                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         3060                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs       118906                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs    101.736893                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets   117.692308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total           156163                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data      1130084                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total      1130084                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data      1130084                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total      1130084                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       344068                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       344068                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       344068                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       344068                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data  31390088000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total  31390088000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data  31390088000                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total  31390088000                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.099012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.099012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.099012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.099012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 91232.221538                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 91232.221538                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 91232.221538                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 91232.221538                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                342945                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      1750250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      1750250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 41672.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 41672.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      3544000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      3544000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 84380.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 84380.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data       899006                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total         899006                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data      1325692                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total      1325692                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data  63599111000                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total  63599111000                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      2224698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      2224698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.595898                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.595898                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 47974.273813                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 47974.273813                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data      1130084                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total      1130084                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data       195608                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total       195608                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  19597364750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  19597364750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.087926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.087926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 100186.928704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 100186.928704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data      1101855                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total       1101855                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data       148460                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total       148460                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  11866953250                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  11866953250                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 79933.674054                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 79933.674054                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data       148460                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total       148460                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  11792723250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  11792723250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 79433.674054                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 79433.674054                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1009.265332                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             2345015                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            344108                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs              6.814765                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          321962000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1009.265332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.985611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.985611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses           7294306                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses          7294306                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                  343180                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             50867183                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  1812676                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               733905                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1186543                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              17594023                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles            688124                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      10084372                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    1849011                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1187000                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     53068706                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                   685303                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          53757108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.327357                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.457497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                50613959     94.15%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  393161      0.73%     94.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  146015      0.27%     95.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  102493      0.19%     95.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  713852      1.33%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   53837      0.10%     96.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   87260      0.16%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  215318      0.40%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1431213      2.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            53757108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.034385                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.187536                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst       685229                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total           685229                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst       685229                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total          685229                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           74                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           74                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst      7096250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total      7096250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst      7096250                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total      7096250                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst       685303                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total       685303                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst       685303                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total       685303                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 95895.270270                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 95895.270270                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 95895.270270                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 95895.270270                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           14                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      6027500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      6027500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      6027500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      6027500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000088                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000088                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000088                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000088                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 100458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 100458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 100458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 100458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst       685229                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total         685229                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           74                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst      7096250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total      7096250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst       685303                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total       685303                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 95895.270270                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 95895.270270                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      6027500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      6027500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 100458.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 100458.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           56.310905                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs              685289                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          11421.483333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          321943000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    56.310905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.109982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.109982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           1370666                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          1370666                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    389389                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                 7395915                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              17592630                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2224985                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1250764                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     2375                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                 7379708                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                17589372                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               17589286                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 12627604                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18191120                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.327103                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.694163                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                   1531                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   406                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                 57875                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2223446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean           119.696871                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          170.666318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                864275     38.87%     38.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               10214      0.46%     39.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29              155846      7.01%     46.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39               96915      4.36%     50.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               38882      1.75%     52.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               34394      1.55%     53.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69               36961      1.66%     55.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79               37991      1.71%     57.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89               34476      1.55%     58.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99               34196      1.54%     60.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             34397      1.55%     62.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             35502      1.60%     63.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             36123      1.62%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139             34968      1.57%     66.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149             34222      1.54%     68.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159             33066      1.49%     69.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169             32010      1.44%     71.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179             38945      1.75%     73.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189             37076      1.67%     74.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199             28304      1.27%     75.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209             25153      1.13%     77.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219             23183      1.04%     78.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229             22874      1.03%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239             22279      1.00%     80.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249             21979      0.99%     81.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259             21984      0.99%     82.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269             35618      1.60%     83.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279             24570      1.11%     84.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289             45474      2.05%     86.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299             17073      0.77%     87.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          274496     12.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2223446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                2224797                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1250498                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3220                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 685315                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  15290221250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  15290221250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  15290221250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  13765127250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  15290221250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  595993                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               10599019                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2257271                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles             40304382                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              17593402                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               132957                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents               3549845                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  3743                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents              39804903                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           29003971                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   56744226                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                16997267                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  6375427                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             28976782                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   27060                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  3881590                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        70771356                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       35183728                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                10073663                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  17577657                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples    626329.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples       587.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples    180969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples     86096.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples     86048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples     86024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.030794211000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        29310                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        29310                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            2066358                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            598639                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     736031                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    313175                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  1472062                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  626350                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   140                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   21                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      8.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     31.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                       80                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              1472062                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              626350                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  92529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                  97749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 109320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 112273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 103254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 105492                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  77739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  80300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  62846                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  59417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 45087                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 44304                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 36249                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                 36687                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 27483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 24130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                 20370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                 19450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                 17731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                 17344                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                 15978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                 15836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                 15224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                 15346                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                 15103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                 15378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                 15245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                 15467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                 14809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                 15031                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                 14292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                 14252                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                 13242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                 12794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                 11609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                 10825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                  9139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                  8098                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                  6727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                  5738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                  4572                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                  3959                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                  3111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                  2609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                  1938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                  1619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                  1172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                   926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                   607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                   485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                   327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                   262                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                   167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                   129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                    77                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                    51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 15404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 19447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 26418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 26979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 31788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 34942                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 34822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 31514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 31020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 30925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 31319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 31347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 31565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 31644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 32066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 32142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 32605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 35857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 13552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  9500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  7828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  7199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                  6263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                  5320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                  4367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                  3592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                  3113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                  2706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                  2491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                  2248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                  1884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                  1785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                  1609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                  1613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                  1458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                  1441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                  1245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                  1148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                   938                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                   777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                   603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                   460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                   375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                   266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                   204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                   171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                   144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                   133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        29310                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     50.219106                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.196796                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   541.548052                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-2047        29309    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        29310                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        29310                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     21.368611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    20.427017                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     7.104686                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16-17        11915     40.65%     40.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18-19         4934     16.83%     57.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20-21         2803      9.56%     67.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22-23         1752      5.98%     73.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24-25          993      3.39%     76.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26-27          577      1.97%     78.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28-29          464      1.58%     79.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30-31          478      1.63%     81.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32-33         3994     13.63%     95.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34-35          407      1.39%     96.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36-37          310      1.06%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38-39          169      0.58%     98.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40-41          125      0.43%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42-43           54      0.18%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44-45           36      0.12%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46-47           46      0.16%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48-49          168      0.57%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::50-51            8      0.03%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::52-53            7      0.02%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::54-55            7      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::56-57            3      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::58-59            6      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::60-61            2      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::62-63            5      0.02%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::64-65           38      0.13%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::66-67            2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::68-69            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::70-71            3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::72-73            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::76-77            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        29310                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   4480                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               47105984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            20043200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             1621250008.41067171                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             689828242.81044161                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  29055174750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     27692.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst        18784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data      5791008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data      2755072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data      2753536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data      2752768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     20042048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 646490.266671556165                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 199309535.041371107101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 37445.773538045840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 94821509.368576318026                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 35243.080976984325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 94711374.740523248911                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 35243.080976984325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 94768644.747110843658                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 94740009.743817046285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 94643091.271130338311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 19824.233049553681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 94643091.271130338311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 94779658.209916144609                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.inst 19824.233049553681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.inst 19824.233049553681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 94742212.436378106475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 94700361.277717933059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 94737807.051255986094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.inst 19824.233049553681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 94740009.743817046285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 689788594.344342470169                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst          636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data       181026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data        86096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data        85998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data        86050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data        86024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data        85936                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data        85936                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data        86026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data        86024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       626350                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst     22791000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data  10584174746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst      1295500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data   4991273254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst      1326000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data   5024679700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst      1716000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data   5042179199                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst       851500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data   5065127692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst       948500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data   4962633476                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst       829500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data   4991142752                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst      1366500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data   4916481228                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.inst       785500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data   4946264683                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.inst       781500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data   4910680283                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.inst       772000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data   4900991710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.inst       825000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data   5019620246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst       970500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data   5060536732                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.inst       863000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data   5056660980                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.inst       793500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data   5063854888                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst       800000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data   5102282269                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 563295203040                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     35834.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     58467.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     35986.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data     57973.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     39000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data     58427.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst     50470.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data     58595.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst     42575.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data     58880.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst     47425.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data     57748.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst     46083.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data     58023.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst     68325.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data     57210.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.inst     39275.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data     57474.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.inst     43416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data     57146.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.inst     42888.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data     56975.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.inst     41250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data     58350.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst     48525.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data     58851.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.inst     43150.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data     58783.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.inst     44083.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data     58928.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst     40000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data     59312.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    899329.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        20352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data      5792832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data      2755072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data      2751936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data      2753600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data      2752768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data      2749952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data      2749952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data      2752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data      2752768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      47105984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        20352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu08.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu09.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu10.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu11.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu13.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu14.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        31104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     20027840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     20027840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst          318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data        90513                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data        43048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data        42999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data        43025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data        43012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data        42968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data        42968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data        43013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data        43012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         736031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       312935                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        312935                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst       700456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    199372312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst        39648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data     94821509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst        37446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data     94713577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst        37446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data     94770847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data     94742212                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data     94645294                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst        19824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data     94645294                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data     94781861                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.inst        19824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.inst        19824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data     94744415                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data     94702564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data     94740010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.inst        19824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data     94742212                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       1621250008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst       700456                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst        39648                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst        37446                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst        37446                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst        19824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu08.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu09.inst        19824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu10.inst        19824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu11.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu13.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu14.inst        19824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      1070509                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    689299597                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       689299597                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    689299597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst       700456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    199372312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst        39648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data     94821509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst        37446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data     94713577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst        37446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data     94770847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data     94742212                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data     94645294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst        19824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data     94645294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data     94781861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.inst        19824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.inst        19824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data     94744415                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data     94702564                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data     94740010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.inst        19824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data     94742212                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      2310549605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             1471922                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             626314                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        92260                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        91972                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        92346                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        92623                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        91844                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        91908                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        91912                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        91812                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        91925                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        91954                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        92030                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        91854                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        91878                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        91856                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        91828                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        91920                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        39148                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        39126                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        39306                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        39592                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        39090                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        39108                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        39079                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        39050                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        39092                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        39076                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        39182                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        39085                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        39082                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        39102                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        39078                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        39118                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            56237859338                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           2943844000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       85676299338                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               38207.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          58207.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             735285                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            394994                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          63.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       967956                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    69.366294                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    67.264100                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    19.920992                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        24016      2.48%      2.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127       862594     89.12%     91.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191        78924      8.15%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255         2371      0.24%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319           38      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       967956                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             47101504                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          20042048                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            1621.095820                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             689.788594                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  14.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              53.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  15094752512                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  12315875988                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    625646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples       594.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples    180606.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples     86046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples     86036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples     86054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples     86054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples     85984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.030799798000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        29308                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        29308                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            2064239                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            597895                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     735751                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    312824                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  1471502                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  625648                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    74                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      8.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     30.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                       60                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              1471502                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              625648                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  92564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                  97795                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 109343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 112230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 103475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 106113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  78094                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  80421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  62731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  59026                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 44552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 43968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                 35758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                 35668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 27176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 24109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                 20194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                 19125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                 17220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                 16577                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                 15282                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                 15377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                 14927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                 15026                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                 14674                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                 15220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                 15112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                 15658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                 15225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                 15424                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                 14772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                 14834                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                 13825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                 13305                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                 11789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                 10808                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                  9341                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                  8429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                  7056                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                  6099                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                  4877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                  4223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                  3253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                  2692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                  2007                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                  1649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                  1254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                  1000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                   634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                   503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                   321                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                   238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                   162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                   128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                    75                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                    21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 15479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 19385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 26202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 26865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 31789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 34947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 34752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 31447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 31011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 30916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 31394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 31372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 31500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 31568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 31991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 32117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 32566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 35965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                 13607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  9438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  7868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  7276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                  6266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                  5306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                  4383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                  3666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                  3217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                  2727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                  2430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                  2232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                  1968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                  1893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                  1645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                  1659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                  1504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                  1418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                  1224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                  1071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                   851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                   701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                   517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                   382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                   299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                   204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                   172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                   139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                   114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                   121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                    67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        29308                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     50.205473                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.099564                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   544.217349                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-2047        29307    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        29308                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        29308                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     21.346629                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    20.409987                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     7.084739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16-17        11888     40.56%     40.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18-19         5033     17.17%     57.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20-21         2840      9.69%     67.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22-23         1629      5.56%     72.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24-25         1041      3.55%     76.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26-27          564      1.92%     78.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28-29          465      1.59%     80.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30-31          499      1.70%     81.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32-33         3946     13.46%     95.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34-35          432      1.47%     96.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36-37          306      1.04%     97.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38-39          165      0.56%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40-41          111      0.38%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42-43           50      0.17%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44-45           49      0.17%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46-47           37      0.13%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48-49          170      0.58%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::50-51            4      0.01%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::52-53            9      0.03%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::54-55            4      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::56-57            1      0.00%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::58-59            4      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::60-61            7      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::62-63            6      0.02%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::64-65           40      0.14%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::66-67            3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::68-69            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::70-71            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::72-73            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        29308                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   2368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               47088064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            20020736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             1620633254.49357438                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             689055097.72150898                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  29054549000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     27708.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst        19008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data      5779392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data      2753472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data      2753152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data      2753728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data      2753728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data      2751488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     20020064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 654199.690635271487                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 198909746.341538459063                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 33040.388415922804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 94766442.054549783468                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 30837.695854861282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 94662915.504179894924                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 33040.388415922804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 94755428.591744467616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 94678334.352107316256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 94737807.051255986094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 94775252.824794024229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 94640888.578569278121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 94737807.051255986094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 94775252.824794024229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 94698158.585156872869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 94737807.051255986094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 689031969.449617862701                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst          634                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data       180636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data        86046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data        86036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       625648                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst     21391500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data  10423973959                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst      1718998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data   5013836430                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst      1325000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data   5038791451                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst      1448500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data   5058467689                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst       827000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data   5107861708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst       815000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data   4976407463                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst       698000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data   5000639769                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst       854000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data   4920132991                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.inst       781000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data   4950648898                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.inst       757498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data   4933634458                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.inst       726000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data   4903679002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.inst       887000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data   5002160494                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst       655000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data   5100809654                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.inst       637000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data   5052673939                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.inst       678000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data   5068080950                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst       729000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data   5119144938                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 563109839700                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     33740.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     57707.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     53718.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data     58269.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     44166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data     58623.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     48283.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data     58794.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     59071.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data     59417.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst     58214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data     57851.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     58166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data     58110.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     61000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data     57256.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.inst     55785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data     57552.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.inst     63124.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data     57414.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.inst     60500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data     57007.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.inst     63357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data     58212.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     46785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data     59299.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.inst     45500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data     58715.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.inst     56500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data     58942.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst     52071.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data     59511.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    900042.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        20288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data      5780352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data      2753472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data      2753152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      47088064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        20288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu08.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu09.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu10.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu11.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu13.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu14.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        28352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     20005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     20005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst          317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data        90318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data        43023                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data        43018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         735751                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       312582                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        312582                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst       698254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    198942787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data     94766442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data     94662916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data     94755429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data     94678334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data     94775253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data     94638686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data     94638686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data     94775253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data     94698159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       1620633254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst       698254                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu08.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu09.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu10.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu11.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu13.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu14.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       975793                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    688522046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       688522046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    688522046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst       698254                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    198942787                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data     94766442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data     94662916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data     94755429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data     94678334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data     94775253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data     94638686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data     94638686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data     94775253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data     94698159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      2309155301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             1471428                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             625627                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        91981                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        91922                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        92300                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        93080                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        91818                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        91878                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        91890                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        91818                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        91886                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        91910                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        91917                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        91784                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        91826                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        91800                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        91778                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        91840                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        39091                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        39090                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        39268                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        39484                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        39048                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        39070                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        39049                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        39048                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        39071                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        39056                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        39132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        39048                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        39034                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        39064                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        39020                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        39054                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            56277312289                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           2942856000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       85705872289                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               38246.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          58246.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             735048                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            394887                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          63.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       967119                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    69.387184                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    67.279582                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    19.941093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        24050      2.49%      2.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127       861476     89.08%     91.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        79219      8.19%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255         2337      0.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319           24      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       967119                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             47085696                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          20020064                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            1620.551755                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             689.031969                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  14.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              53.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  15112945786                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  12297682714                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    626517.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.inst::samples       571.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.data::samples    181263.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.data::samples     86006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.data::samples     85940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.data::samples     86021.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.data::samples     85941.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.data::samples     85940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.data::samples     85985.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.data::samples     85894.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.data::samples     85898.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.data::samples     85984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.030810522000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        29340                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        29340                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            2066871                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            598924                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     735958                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    313271                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  1471916                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  626542                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                   337                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                   25                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      8.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     21.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                       74                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              1471916                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              626542                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  93141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                  98428                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 109333                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 112315                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 103656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 106284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  78586                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  80548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  62208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  58723                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 44321                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 43583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                 35677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                 35792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                 27285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                 24346                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                 20485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                 19623                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                 17642                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                 16698                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                 15216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                 15169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                 14615                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                 14722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                 14645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                 15101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                 14756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                 15241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                 15052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                 15580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                 14937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                 14927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                 13908                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                 13362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                 11877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                 10917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                  9367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                  8357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                  6926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                  6063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                  4802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                  3997                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                  3032                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                  2529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                  1925                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                  1575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                  1149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                   934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                   647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                   506                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                   338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                   257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                   165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                   146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                    68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 15541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 19477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 26396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 27117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 32032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 35219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 34917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 31711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 31180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 30864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 31315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 31285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 31385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 31444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 31867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 32060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 32524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 35681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                 13535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  9368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                  7788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                  7297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                  6320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                  5506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                  4540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                  3705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                  3148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                  2735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                  2435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                  2180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                  1841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                  1736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                  1532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                  1570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                  1395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                  1379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                  1248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                  1139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                   959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                   816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                   607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                   455                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                   346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                   203                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                   171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                   152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                   149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                   152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        29340                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     50.155112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    36.142642                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   543.747459                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-2047        29339    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        29340                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        29340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     21.352624                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    20.424635                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     7.036193                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16-17        11815     40.27%     40.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18-19         5073     17.29%     57.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20-21         2794      9.52%     67.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22-23         1723      5.87%     72.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24-25         1017      3.47%     76.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26-27          538      1.83%     78.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28-29          470      1.60%     79.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30-31          540      1.84%     81.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32-33         4024     13.72%     95.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34-35          446      1.52%     96.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36-37          297      1.01%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38-39          127      0.43%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40-41          103      0.35%     98.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42-43           65      0.22%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44-45           42      0.14%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::46-47           41      0.14%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::48-49          147      0.50%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::50-51            4      0.01%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::52-53            8      0.03%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::54-55            5      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::56-57            1      0.00%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::58-59            3      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::60-61            4      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::62-63           14      0.05%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::64-65           17      0.06%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::66-67           11      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::68-69            7      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::70-71            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::72-73            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::74-75            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::78-79            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        29340                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                  10784                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               47101312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            20049344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             1621089211.85371423                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             690039701.29630351                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  29055345000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     27692.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu00.inst        18272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu00.data      5800416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.data      2752192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.data      2750080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.data      2752672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.data      2750112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.data      2750080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.data      2751520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.data      2748608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.data      2748736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.data      2751488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     20047552                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu00.inst 628868.726183064049                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu00.data 199633330.847847163677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.inst 37445.773538045840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.data 94722388.203328549862                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.inst 33040.388415922804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.data 94649699.348813518882                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.inst 33040.388415922804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.data 94738908.397536516190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.data 94650800.695094048977                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.data 94695955.892595812678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.data 94649699.348813518882                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.data 94699259.931437402964                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.data 94700361.277717933059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.data 94599037.419909104705                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.data 94693753.200034752488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.data 94643091.271130338311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.data 94704766.662840053439                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.data 94603442.805031225085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.data 94700361.277717933059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.data 94698158.585156872869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 689978025.904593706131                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu00.inst          620                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu00.data       181346                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.data        86006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.data        86042                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.data        85898                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       626542                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu00.inst     22288500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu00.data  10524784400                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.inst      1375500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.data   4975673225                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.inst      1395000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.data   5026705677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.inst      1225500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.data   5070653405                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.inst       880500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.data   5041148906                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.inst       954500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.data   4947514672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.inst       883500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.data   4979135203                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.inst      1283000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.data   4893161915                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.inst       892500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.data   4958054493                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.inst       825500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.data   4904681692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.inst       901500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.data   4924236449                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.inst      1269500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.data   5004980238                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.inst       962500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.data   5054527100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.inst       820500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.data   5057671470                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.inst       757500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.data   5077047440                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.inst       770500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.data   5112179409                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 593509190000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu00.inst     35949.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu00.data     58037.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.inst     40455.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.data     57852.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.inst     46500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.data     58482.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.inst     40850.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.data     58932.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.inst     55031.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.data     58638.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.inst     59656.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.data     57515.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.inst     63107.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.data     57915.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.inst     80187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.data     56884.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.inst     55781.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.data     57661.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.inst     58964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.data     57076.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.inst     64392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.data     57271.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.inst     79343.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.data     58242.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.inst     60156.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.data     58780.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.inst     51281.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.data     58879.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.inst     54107.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.data     59045.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.inst     48156.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.data     59455.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks    947277.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu00.inst        19840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu00.data      5803072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.data      2752192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.data      2753344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.data      2748736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      47101312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu00.inst        19840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu01.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu02.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu03.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu04.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu05.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu06.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu07.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu08.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu09.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu10.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu11.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu12.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu13.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu14.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu15.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        28736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     20034368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     20034368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu00.inst          310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu00.data        90673                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.data        43003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.data        43021                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.data        42949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         735958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       313037                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        313037                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu00.inst       682835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu00.data    199724743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.inst        37446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.data     94722388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.data     94662916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.data     94762037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.data     94682740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.data     94684942                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.data     94700361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.data     94693753                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.data     94643091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.data     94704767                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.data     94603443                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.data     94700361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.data     94698159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       1621089212                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu00.inst       682835                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu01.inst        37446                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu02.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu03.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu04.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu05.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu06.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu07.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu08.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu09.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu10.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu11.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu12.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu13.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu14.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu15.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       989009                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    689524271                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       689524271                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    689524271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.inst       682835                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.data    199724743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.inst        37446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.data     94722388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.data     94662916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.data     94762037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.data     94682740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.data     94684942                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.data     94700361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.data     94693753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.data     94643091                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.data     94704767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.data     94603443                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.data     94700361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.data     94698159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      2310613483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             1471579                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             626486                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        92082                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        91896                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        92382                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        92648                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        91870                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        91895                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        91840                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        91848                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        91908                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        91903                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        92017                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        91824                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        91900                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        91874                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        91836                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        91856                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        39151                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        39123                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        39328                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        39662                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        39130                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        39148                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        39032                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        39078                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        39090                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        39110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        39206                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        39080                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        39070                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        39090                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        39058                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        39130                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            56158061694                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           2943158000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       85589641694                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               38161.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          58161.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             735077                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            394884                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          63.03                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       968103                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    69.350009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    67.249508                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    19.907126                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        24154      2.49%      2.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127       862703     89.11%     91.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        78857      8.15%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255         2351      0.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319           21      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       968103                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             47090528                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          20047552                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            1620.718058                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             689.978026                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  14.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              53.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  15083094248                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  12327534252                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    626269.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.inst::samples       624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.data::samples    181346.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.data::samples     86052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.data::samples     86056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.data::samples     86058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.data::samples     85933.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.data::samples     86052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.030792909000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        29331                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        29331                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            2066414                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            598648                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     736298                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    313160                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  1472596                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  626320                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   433                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   51                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      8.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     30.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                       91                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              1472596                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              626320                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  93086                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                  98288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 109257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 112188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 103384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 106043                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  78491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  81047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  62927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  59080                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 44575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 43708                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                 35788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                 35768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                 26983                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                 24168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                 20494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                 19466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                 17401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                 16555                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                 15227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                 15138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                 14621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                 14761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                 14487                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                 15104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                 15024                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                 15489                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                 15179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                 15475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                 14806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                 14912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                 13817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                 13206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                 11832                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                 11076                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                  9427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                  8311                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                  6770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                  5951                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                  4880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                  4015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                  3136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                  2712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                  2002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                  1641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                  1236                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                   974                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                   632                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                   511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                   348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                   275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                   173                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                   131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                    80                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                    63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                    26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 15416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 19329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 26197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 26972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 31942                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 35069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 34875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 31577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 31045                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 30907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 31300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 31287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 31549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 31661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 32012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 32079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 32518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 35853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                 13675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  9444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                  7874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                  7238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                  6302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                  5436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                  4402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                  3693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                  3257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                  2836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                  2491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                  2232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                  1915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                  1796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                  1564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                  1592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                  1425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                  1388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                  1218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                  1063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                   829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                   690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                   537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                   400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                   319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                   229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                   192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                   179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                   180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                   176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        29331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     50.191095                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   544.049532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-2047        29330    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        29331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        29331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     21.351130                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    20.419731                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     7.042065                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16-17        11952     40.75%     40.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18-19         4910     16.74%     57.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20-21         2808      9.57%     67.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22-23         1680      5.73%     72.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24-25         1039      3.54%     76.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26-27          566      1.93%     78.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28-29          498      1.70%     79.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30-31          491      1.67%     81.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32-33         4017     13.70%     95.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34-35          425      1.45%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36-37          331      1.13%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38-39          142      0.48%     98.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40-41          109      0.37%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42-43           59      0.20%     98.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44-45           47      0.16%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::46-47           34      0.12%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::48-49          144      0.49%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::50-51            9      0.03%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::52-53            5      0.02%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::54-55            5      0.02%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::56-57            4      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::58-59            2      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::62-63           15      0.05%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::64-65           20      0.07%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::66-67           12      0.04%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::68-69            2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::70-71            4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::74-75            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        29331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                  13856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               47123072                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            20042240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             1621838127.32447505                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             689795202.42202568                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  29055198500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     27685.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu00.inst        19968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu00.data      5803072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.data      2753664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.data      2753792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.data      2753856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.data      2749856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.data      2753664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     20040000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu00.inst 687240.079051194247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu00.data 199724742.589131206274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.inst 30837.695854861282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.data 94773050.132232964039                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.inst 30837.695854861282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.data 94777455.517355084419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.inst 28635.003293799760                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.data 94779658.209916144609                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.data 94640888.578569278121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.data 94740009.743817046285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.data 94641989.924849808216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.data 94737807.051255986094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.data 94684942.429790496826                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.data 94773050.132232964039                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.data 94643091.271130338311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.data 94640888.578569278121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 689718108.182388544083                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu00.inst          700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu00.data       181424                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.data        86078                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.data        86084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.data        85968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.data        86058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.data        86090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       626320                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu00.inst     23168502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu00.data  10532085962                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.inst      1220500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.data   4982433552                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.inst      1452000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.data   5030734525                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.inst      1187000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.data   5059230005                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.inst      1015000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.data   5047719201                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.inst       686500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.data   4964296747                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.inst       680500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.data   4975926039                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.inst       694500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.data   4912317268                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.inst       691500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.data   4922998274                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.inst       687500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.data   4910940089                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.inst       691500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.data   4901224246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.inst       619000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.data   4992846226                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.inst       691500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.data   5081023506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.inst       619000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.data   5040210697                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.inst       559500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.data   5061216978                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.inst       477500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.data   5100508047                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 563421833533                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu00.inst     33097.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu00.data     58052.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.inst     40683.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.data     57898.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.inst     48400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.data     58443.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.inst     42392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.data     58770.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.inst     72500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.data     58714.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.inst     49035.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.data     57685.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.inst     48607.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.data     57881.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.inst     49607.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.data     57081.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.inst     49392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.data     57262.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.inst     49107.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.data     57044.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.inst     49392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.data     56955.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.inst     44214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.data     58100.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.inst     49392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.data     59069.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.inst     44214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.data     58654.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.inst     39964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.data     58840.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.inst     34107.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.data     59355.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks    899575.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu00.inst        22336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu00.data      5805568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.data      2754496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.data      2754688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.data      2750976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.data      2753856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.data      2754880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      47123008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu00.inst        22336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu01.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu02.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu03.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu04.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu05.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu06.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu07.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu08.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu09.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu10.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu11.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu12.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu13.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu14.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu15.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        30528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     20024704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     20024704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu00.inst          349                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu00.data        90712                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.data        43039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.data        43042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.data        42984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.data        43029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.data        43045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         736297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       312886                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        312886                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu00.inst       768740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu00.data    199810648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.data     94775253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.data     94801685                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.inst        30838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.data     94808293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.data     94682740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.data     94779658                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.data     94680537                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.data     94779658                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.data     94684942                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.data     94814901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.data     94775253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.data     94643091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.data     94638686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       1621835925                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu00.inst       768740                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu01.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu02.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu03.inst        30838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu04.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu05.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu06.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu07.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu08.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu09.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu10.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu11.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu12.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu13.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu14.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu15.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total      1050684                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    689191665                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       689191665                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    689191665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.inst       768740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.data    199810648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.data     94775253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.data     94801685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.inst        30838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.data     94808293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.data     94682740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.data     94779658                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.data     94680537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.data     94779658                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.data     94684942                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.data     94814901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.data     94775253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.data     94643091                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.data     94638686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      2311027589                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             1472163                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             626250                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        92651                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        91880                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        92354                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        92598                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        91901                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        91900                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        91876                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        91842                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        91936                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        91924                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        91997                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        91816                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        91944                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        91846                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        91832                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        91866                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        39136                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        39130                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        39320                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        39538                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        39112                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        39130                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        39041                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        39076                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        39082                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        39072                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        39161                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        39076                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        39110                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        39108                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        39062                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        39096                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            56107592864                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           2944326000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       85550852864                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               38112.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          58112.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             735373                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            395049                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          63.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       967990                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    69.369708                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    67.268146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    19.895811                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        24074      2.49%      2.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127       862283     89.08%     91.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        79368      8.20%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255         2232      0.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       967990                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             47109216                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          20040000                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            1621.361244                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             689.718108                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  14.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              53.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  15061230301                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  12349398199                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    625913.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu00.inst::samples       665.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu00.data::samples    180911.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu01.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu01.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu02.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu02.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu03.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu03.data::samples     86000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu04.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu04.data::samples     85948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu05.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu05.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu06.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu06.data::samples     85890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu07.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu07.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu08.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu08.data::samples     85894.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu09.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu09.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu10.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu10.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu11.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu11.data::samples     85984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu12.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu12.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu13.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu13.data::samples     85892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu14.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu14.data::samples     86014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu15.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu15.data::samples     85896.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.030789075000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        29291                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        29291                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            2064385                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            598365                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     735641                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    312970                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                  1471282                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  625940                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                   150                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                   27                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      8.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     21.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                       64                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5              1471282                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              625940                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  92711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                  97903                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                 109121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                 112255                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                 103686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                 106038                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  78108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  80511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                  62584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                  58898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                 44609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                 43694                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                 35835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                 36165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                 27192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                 24156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                 20429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                 19398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                 17525                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                 16798                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                 15214                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                 15055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                 14607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                 14831                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                 14646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                 15192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                 14973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                 15467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                 15087                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                 15396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                 14807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                 14764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                 13744                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                 13266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                 11919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                 11121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                  9565                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                  8483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                  6942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                  5995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                  4667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                  3955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                  3113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                  2595                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                  1963                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                  1604                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                  1197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                  1004                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                   711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                   564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                   366                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                   289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                   164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                   110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                    55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 15442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 19367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 26229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 26894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 31864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 35045                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 34906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 31576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 31093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 30938                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 31384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 31379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 31573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 31596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 31970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 32091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 32497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 35759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                 13478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                  9423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                  7749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                  7251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                  6398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                  5472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                  4447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                  3692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                  3197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                  2764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                  2498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                  2190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                  1832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                  1762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                  1572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                  1581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                  1411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                  1348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                  1184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                  1110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                   914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                   752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                   571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                   436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                   343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                   239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                   189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                   162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                   145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                   121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        29291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     50.223755                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    36.187514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   544.343977                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-2047        29290    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        29291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        29291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     21.367724                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    20.427162                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     7.099243                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16-17        11893     40.60%     40.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18-19         4968     16.96%     57.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20-21         2782      9.50%     67.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22-23         1702      5.81%     72.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24-25         1061      3.62%     76.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::26-27          524      1.79%     78.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::28-29          434      1.48%     79.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::30-31          496      1.69%     81.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::32-33         4041     13.80%     95.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::34-35          444      1.52%     96.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::36-37          278      0.95%     97.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::38-39          155      0.53%     98.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::40-41          141      0.48%     98.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::42-43           57      0.19%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::44-45           31      0.11%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::46-47           33      0.11%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::48-49          169      0.58%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::50-51            8      0.03%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::52-53            3      0.01%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::54-55            5      0.02%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::56-57            2      0.01%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::58-59            2      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::60-61            2      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::62-63            5      0.02%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::64-65           41      0.14%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::66-67            8      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::68-69            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::70-71            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::72-73            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::74-75            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::76-77            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        29291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   4800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               47081024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            20030080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             1620390958.31185770                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             689376690.83542395                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  29054887000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     27707.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu00.inst        21280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu00.data      5789152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu01.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu01.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu02.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu02.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu03.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu03.data      2752000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu04.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu04.data      2750336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu05.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu05.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu06.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu06.data      2748480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu07.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu07.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu08.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu08.data      2748608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu09.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu09.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu10.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu10.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu11.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu11.data      2751488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu12.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu12.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu13.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu13.data      2748544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu14.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu14.data      2752448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu15.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu15.data      2748672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     20028224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu00.inst 732395.276552955387                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu00.data 199245656.957100331783                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu01.inst 30837.695854861282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu01.data 94623267.038080781698                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu02.inst 30837.695854861282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu02.data 94711374.740523248911                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu03.inst 28635.003293799760                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu03.data 94715780.125645369291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu04.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu04.data 94658510.119057759643                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu05.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu05.data 94695955.892595812678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu06.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu06.data 94594632.034786984324                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu07.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu07.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu08.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu08.data 94599037.419909104705                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu09.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu09.data 94691550.507473692298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu10.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu10.data 94643091.271130338311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu11.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu11.data 94698158.585156872869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu12.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu12.data 94693753.200034752488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu13.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu13.data 94596834.727348044515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu14.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu14.data 94731198.973572790623                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu15.inst 15418.847927430641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu15.data 94601240.112470164895                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 689312812.751153111458                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu00.inst          758                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu00.data       180954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu01.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu01.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu02.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu02.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu03.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu03.data        86002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu04.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu04.data        85948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu05.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu05.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu06.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu06.data        85890                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu07.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu07.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu08.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu08.data        85894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu09.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu09.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu10.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu10.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu11.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu11.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu12.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu12.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu13.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu13.data        85892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu14.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu14.data        86014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu15.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu15.data        85896                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       625940                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu00.inst     24711508                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu00.data  10390324202                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu01.inst      1359500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu01.data   5010929001                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu02.inst      1586500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu02.data   5051539988                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu03.inst      1357500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu03.data   5056760708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu04.inst       750500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu04.data   5080235688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu05.inst      1001000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu05.data   4973521793                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu06.inst       955000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu06.data   4991184264                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu07.inst      1016500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu07.data   4921242529                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu08.inst       847500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu08.data   4944974513                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu09.inst       806500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu09.data   4930002792                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu10.inst       852500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu10.data   4914831734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu11.inst       926500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu11.data   5029598547                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu12.inst       752500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu12.data   5109552226                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu13.inst       816000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu13.data   5063046495                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu14.inst       696000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu14.data   5091227796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu15.inst       593000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu15.data   5124043459                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 594089377847                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu00.inst     32600.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu00.data     57419.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu01.inst     42484.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu01.data     58322.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu02.inst     49578.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu02.data     58741.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu03.inst     48482.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu03.data     58798.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu04.inst     62541.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu04.data     59108.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu05.inst     71500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu05.data     57843.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu06.inst     79583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu06.data     58111.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu07.inst     72607.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu07.data     57211.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu08.inst     60535.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu08.data     57570.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu09.inst     67208.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu09.data     57340.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu10.inst     71041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu10.data     57193.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu11.inst     77208.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu11.data     58494.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu12.inst     62708.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu12.data     59427.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu13.inst     68000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu13.data     58946.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu14.inst     58000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu14.data     59190.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu15.inst     42357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu15.data     59654.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks    949115.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu00.inst        24256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu00.data      5790528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu01.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu01.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu02.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu02.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu03.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu03.data      2752064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu04.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu04.data      2750336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu05.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu05.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu06.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu06.data      2748480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu07.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu07.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu08.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu08.data      2748608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu09.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu09.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu10.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu10.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu11.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu11.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu12.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu12.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu13.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu13.data      2748544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu14.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu14.data      2752448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu15.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu15.data      2748672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      47081024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu00.inst        24256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu01.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu02.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu03.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu04.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu05.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu06.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu07.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu08.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu09.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu10.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu11.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu12.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu13.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu14.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu15.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        32064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     20010880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     20010880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu00.inst          379                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu00.data        90477                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu01.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu01.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu02.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu02.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu03.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu03.data        43001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu04.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu04.data        42974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu05.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu05.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu06.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu06.data        42945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu07.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu07.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu08.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu08.data        42947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu09.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu09.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu10.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu10.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu11.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu11.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu12.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu12.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu13.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu13.data        42946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu14.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu14.data        43007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu15.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu15.data        42948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         735641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       312670                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        312670                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu00.inst       834820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu00.data    199293015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu01.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu01.data     94625470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu02.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu02.data     94711375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu03.inst        30838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu03.data     94717983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu04.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu04.data     94658510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu05.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu05.data     94695956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu06.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu06.data     94594632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu07.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu07.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu08.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu08.data     94599037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu09.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu09.data     94691551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu10.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu10.data     94643091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu11.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu11.data     94698159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu12.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu12.data     94693753                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu13.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu13.data     94596835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu14.inst        13216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu14.data     94731199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu15.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu15.data     94601240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total       1620390958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu00.inst       834820                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu01.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu02.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu03.inst        30838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu04.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu05.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu06.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu07.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu08.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu09.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu10.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu11.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu12.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu13.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu14.inst        13216                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu15.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total      1103549                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    688715883                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       688715883                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    688715883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu00.inst       834820                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu00.data    199293015                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu01.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu01.data     94625470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu02.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu02.data     94711375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu03.inst        30838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu03.data     94717983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu04.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu04.data     94658510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu05.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu05.data     94695956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu06.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu06.data     94594632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu07.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu07.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu08.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu08.data     94599037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu09.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu09.data     94691551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu10.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu10.data     94643091                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu11.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu11.data     94698159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu12.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu12.data     94693753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu13.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu13.data     94596835                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu14.inst        13216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu14.data     94731199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu15.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu15.data     94601240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total      2309106841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts             1471132                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             625882                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        92060                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        91878                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        92334                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        92626                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        91830                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        91884                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        91890                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        91832                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        91880                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        91907                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        91950                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        91788                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        91828                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        91810                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        91802                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        91833                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        39110                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        39098                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        39282                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        39592                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        39059                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        39084                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        39086                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        39050                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        39052                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        39061                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        39162                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        39046                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        39038                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        39066                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        39022                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        39074                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            56299404243                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           2942264000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       85722044243                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               38269.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          58269.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             734892                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            395047                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          63.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       967075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    69.389084                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    67.280466                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    19.942978                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-63        24090      2.49%      2.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-127       861321     89.06%     91.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-191        79321      8.20%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-255         2307      0.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-319           23      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-383            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-447            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-575            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       967075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             47076224                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          20028224                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW            1620.225756                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             689.312813                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                  14.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              53.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  15092534982                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  12318093518                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    625706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu00.inst::samples       618.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu00.data::samples    180770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu01.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu01.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu02.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu02.data::samples     86038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu03.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu03.data::samples     85948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu04.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu04.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu05.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu05.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu06.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu06.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu07.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu07.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu08.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu08.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu09.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu09.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu10.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu10.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu11.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu11.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu12.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu12.data::samples     85998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu13.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu13.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu14.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu14.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu15.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu15.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.030791594000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        29267                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        29267                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            2064714                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            598127                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     735826                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    312871                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                  1471652                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  625742                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                   162                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                   36                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      8.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     21.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                       68                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5              1471652                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              625742                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  92811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                  98006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                 109263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                 112269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                 103462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                 105840                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  78115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  80334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                  62448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                  59025                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                 44622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                 44372                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                 36198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                 35718                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                 27172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                 24201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                 20340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                 19409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                 17542                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                 16691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                 15188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                 15144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                 14750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                 15014                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                 14733                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                 15155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                 14923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                 15512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                 15200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                 15560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                 14902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                 15009                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                 14016                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                 13398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                 11756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                 10763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                  9324                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                  8338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                  6769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                  5814                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                  4636                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                  3975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                  3186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                  2703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                  2030                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                  1681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                  1192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                   926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                   624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                   486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                   328                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                   250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                   146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                   104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                    56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                    39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 15428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 19411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 26217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 26895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 31804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 35114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 34880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 31531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 31103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 30893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 31230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 31248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 31487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 31584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 32072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 32142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 32529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 35651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                 13463                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                  9333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                  7850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                  7339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                  6315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                  5492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                  4524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                  3765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                  3284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                  2797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                  2492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                  2204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                  1869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                  1793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                  1532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                  1559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                  1422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                  1355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                  1179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                  1053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                   899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                   722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                   517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                   420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                   354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                   274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                   216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                   147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                   116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                   121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                    66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        29267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     50.277856                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    36.258824                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   544.579623                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-2047        29266    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        29267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        29267                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     21.378515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    20.437109                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     7.103969                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16-17        11865     40.54%     40.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18-19         4968     16.97%     57.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20-21         2803      9.58%     67.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22-23         1691      5.78%     72.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24-25         1011      3.45%     76.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::26-27          583      1.99%     78.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::28-29          438      1.50%     79.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::30-31          517      1.77%     81.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::32-33         4020     13.74%     95.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::34-35          411      1.40%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::36-37          291      0.99%     97.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::38-39          143      0.49%     98.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::40-41          127      0.43%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::42-43           68      0.23%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::44-45           41      0.14%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::46-47           34      0.12%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::48-49          172      0.59%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::50-51            8      0.03%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::52-53            7      0.02%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::54-55            3      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::56-57            4      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::58-59            1      0.00%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::60-61            6      0.02%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::62-63           15      0.05%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::64-65           25      0.09%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::66-67            7      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::68-69            2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::70-71            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::72-73            3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::74-75            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        29267                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   5184                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               47092864                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            20023744                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             1620798456.43565416                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             689158624.27187884                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  29054114250                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     27704.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu00.inst        19776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu00.data      5784640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu01.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu01.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu02.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu02.data      2753216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu03.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu03.data      2750336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu04.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu04.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu05.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu05.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu06.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu06.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu07.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu07.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu08.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu08.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu09.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu09.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu10.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu10.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu11.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu11.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu12.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu12.data      2751936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu13.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu13.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu14.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu14.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu15.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu15.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     20021920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu00.inst 680632.001368009718                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu00.data 199090367.131545484066                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu01.inst 33040.388415922804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu01.data 94665118.196740955114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu02.inst 28635.003293799760                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu02.data 94757631.284305527806                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu03.inst 26432.310732738242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu03.data 94658510.119057759643                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu04.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu04.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu05.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu05.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu06.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu06.data 94695955.892595812678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu07.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu07.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu08.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu08.data 94636483.193447142839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu09.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu09.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu10.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu10.data 94636483.193447142839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu11.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu11.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu12.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu12.data 94713577.433084309101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu13.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu13.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu14.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu14.data 94733401.666133850813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu15.inst 17621.540488492163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu15.data 94636483.193447142839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 689095847.533888578415                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu00.inst          724                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu00.data       180804                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu01.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu01.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu02.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu02.data        86038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu03.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu03.data        85948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu04.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu04.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu05.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu05.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu06.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu06.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu07.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu07.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu08.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu08.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu09.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu09.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu10.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu10.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu11.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu11.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu12.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu12.data        85998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu13.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu13.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu14.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu14.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu15.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu15.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       625742                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu00.inst     26642000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu00.data  10624465162                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu01.inst      2338500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu01.data   4985702975                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu02.inst      1269000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu02.data   5035186663                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu03.inst      1610500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu03.data   5063714431                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu04.inst       772000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu04.data   5064802911                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu05.inst      1420500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu05.data   4981070559                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu06.inst       928500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu06.data   5001993761                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu07.inst      1042500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu07.data   4913390692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu08.inst      1058500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu08.data   4951938724                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu09.inst      1245000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu09.data   4946699181                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu10.inst       918500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu10.data   4904302688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu11.inst       792500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu11.data   5011318755                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu12.inst       996500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu12.data   5077553193                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu13.inst       996500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu13.data   5032858475                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu14.inst       760000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu14.data   5064496682                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu15.inst       740000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu15.data   5117077726                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 593799042089                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu00.inst     36798.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu00.data     58762.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu01.inst     61539.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu01.data     58004.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu02.inst     39656.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu02.data     58522.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu03.inst     53683.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu03.data     58916.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu04.inst     48250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu04.data     58880.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu05.inst     71025.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu05.data     57908.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu06.inst     58031.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu06.data     58174.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu07.inst     52125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu07.data     57121.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu08.inst     52925.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu08.data     57628.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu09.inst     77812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu09.data     57509.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu10.inst     57406.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu10.data     57074.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu11.inst     49531.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu11.data     58260.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu12.inst     62281.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu12.data     59042.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu13.inst     62281.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu13.data     58510.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu14.inst     47500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu14.data     58878.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu15.inst     41111.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu15.data     59550.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks    948951.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu00.inst        23168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu00.data      5785728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu01.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu01.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu02.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu02.data      2753216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu03.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu03.data      2750336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu04.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu04.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu05.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu05.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu06.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu06.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu07.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu07.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu08.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu08.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu09.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu09.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu10.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu10.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu11.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu11.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu12.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu12.data      2751936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu13.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu13.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu14.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu14.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu15.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu15.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      47092864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu00.inst        23168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu01.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu02.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu03.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu04.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu05.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu06.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu07.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu08.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu09.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu10.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu11.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu12.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu13.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu14.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu15.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        32960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     20005376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     20005376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu00.inst          362                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu00.data        90402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu01.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu01.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu02.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu02.data        43019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu03.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu03.data        42974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu04.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu04.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu05.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu05.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu06.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu06.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu07.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu07.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu08.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu08.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu09.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu09.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu10.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu10.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu11.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu11.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu12.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu12.data        42999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu13.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu13.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu14.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu14.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu15.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu15.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         735826                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       312584                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        312584                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu00.inst       797375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu00.data    199127813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu01.inst        41851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu01.data     94665118                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu02.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu02.data     94757631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu03.inst        33040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu03.data     94658510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu04.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu04.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu05.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu05.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu06.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu06.data     94695956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu07.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu07.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu08.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu08.data     94636483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu09.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu09.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu10.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu10.data     94636483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu11.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu11.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu12.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu12.data     94713577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu13.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu13.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu14.inst        17622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu14.data     94733402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu15.inst        19824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu15.data     94636483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total       1620798456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu00.inst       797375                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu01.inst        41851                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu02.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu03.inst        33040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu04.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu05.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu06.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu07.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu08.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu09.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu10.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu11.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu12.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu13.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu14.inst        17622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu15.inst        19824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total      1134387                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    688526452                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       688526452                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    688526452                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu00.inst       797375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu00.data    199127813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu01.inst        41851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu01.data     94665118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu02.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu02.data     94757631                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu03.inst        33040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu03.data     94658510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu04.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu04.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu05.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu05.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu06.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu06.data     94695956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu07.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu07.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu08.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu08.data     94636483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu09.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu09.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu10.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu10.data     94636483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu11.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu11.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu12.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu12.data     94713577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu13.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu13.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu14.inst        17622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu14.data     94733402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu15.inst        19824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu15.data     94636483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total      2309324908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts             1471490                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             625685                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        92060                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        91872                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        92330                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        93079                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        91814                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        91904                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        91850                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        91814                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        91868                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        91868                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        91928                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        91840                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        91828                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        91793                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        91794                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        91848                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        39116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        39094                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        39270                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        39492                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        39052                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        39086                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        39036                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        39042                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        39050                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        39074                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        39134                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        39048                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        39036                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        39050                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        39020                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        39085                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            56390303578                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           2942980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       85820103578                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               38321.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          58321.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             735172                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            394730                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          63.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       967272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    69.380178                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    67.263789                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    20.071728                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-63        24224      2.50%      2.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-127       861630     89.08%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-191        78974      8.16%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-255         2370      0.25%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-319           18      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-383           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-447           20      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::448-511            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-575           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       967272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             47087680                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          20021920                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW            1620.620038                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             689.095848                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                  14.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              53.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  15120943507                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  12289684993                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    625763.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu00.inst::samples       600.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu00.data::samples    180883.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu01.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu01.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu02.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu02.data::samples     86062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu03.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu03.data::samples     85976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu04.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu04.data::samples     86054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu05.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu05.data::samples     86000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu06.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu06.data::samples     86050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu07.inst::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu07.data::samples     86052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu08.inst::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu08.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu09.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu09.data::samples     86050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu10.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu10.data::samples     85998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu11.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu11.data::samples     86056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu12.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu12.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu13.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu13.data::samples     86052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu14.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu14.data::samples     85994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu15.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu15.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.030791013000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        29245                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        29245                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            2065127                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            597991                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     736184                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    312915                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                  1472368                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  625830                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                   177                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                   67                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      8.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     22.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                       74                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5              1472368                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              625830                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  92913                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                  97985                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                 109108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                 112262                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                 103520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                 106017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  78393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  80578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                  62207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                  58531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                 44349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                 43917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                 36042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                 36103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                 27377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                 24290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                 20498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                 19370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                 17126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                 16296                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                 15094                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                 15155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                 14842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                 15053                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                 14735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                 15092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                 14914                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                 15485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                 15156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                 15687                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                 14937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                 14903                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                 14012                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                 13370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                 11895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                 11130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                  9564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                  8534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                  6938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                  5978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                  4803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                  4085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                  3226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                  2718                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                  2017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                  1627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                  1164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                   912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                   611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                   512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                   349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                   265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                   188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                   159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                    81                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                    53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 15541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 19493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 26219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 27031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 32008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 35256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 34952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 31472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 31009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 30902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 31269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 31273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 31439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 31520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 31900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 32021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 32502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 35773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                 13645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                  9444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                  7834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                  7188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                  6266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                  5406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                  4420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                  3686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                  3212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                  2727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                  2403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                  2178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                  1885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                  1765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                  1590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                  1599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                  1410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                  1385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                  1184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                  1044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                   862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                   739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                   565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                   416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                   345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                   265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                   211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                   157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                   133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                   133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                    71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        29245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     50.338964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   544.567701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-2047        29244    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        29245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        29245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     21.396478                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    20.460378                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     7.072165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16-17        11720     40.08%     40.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18-19         4986     17.05%     57.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20-21         2839      9.71%     66.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22-23         1726      5.90%     72.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24-25         1042      3.56%     76.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::26-27          550      1.88%     78.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::28-29          503      1.72%     79.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::30-31          503      1.72%     81.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::32-33         4012     13.72%     95.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::34-35          395      1.35%     96.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::36-37          329      1.12%     97.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::38-39          133      0.45%     98.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::40-41          106      0.36%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::42-43           65      0.22%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::44-45           53      0.18%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::46-47           39      0.13%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::48-49          165      0.56%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::50-51            9      0.03%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::52-53            6      0.02%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::54-55            5      0.02%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::56-57            1      0.00%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::58-59            2      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::60-61            3      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::62-63            8      0.03%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::64-65           33      0.11%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::66-67            7      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::68-69            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::70-71            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::72-73            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::74-75            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        29245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   5664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               47115776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            20026560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             1621587020.37251401                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             689255542.74456561                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  29054763750                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     27694.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu00.inst        19200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu00.data      5788256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu01.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu01.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu02.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu02.data      2753984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu03.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu03.data      2751232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu04.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu04.data      2753728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu05.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu05.data      2752000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu06.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu06.data      2753600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu07.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu07.data      2753664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu08.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu08.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu09.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu09.data      2753600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu10.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu10.data      2751936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu11.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu11.data      2753792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu12.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu12.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu13.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu13.data      2753664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu14.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu14.data      2751808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu15.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu15.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     20023680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu00.inst 660807.768318456016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu00.data 199214819.261245459318                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu01.inst 37445.773538045840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu01.data 94695955.892595812678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu02.inst 33040.388415922804                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu02.data 94784063.595038264990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu03.inst 30837.695854861282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu03.data 94689347.814912632108                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu04.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu04.data 94775252.824794024229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu05.inst 26432.310732738242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu05.data 94715780.125645369291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu06.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu06.data 94770847.439671903849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu07.inst 24229.618171676721                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu07.data 94773050.132232964039                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu08.inst 24229.618171676721                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu08.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu09.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu09.data 94770847.439671903849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu10.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu10.data 94713577.433084309101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu11.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu11.data 94777455.517355084419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu12.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu12.data 94676131.659546256065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu13.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu13.data 94773050.132232964039                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu14.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu14.data 94709172.047962173820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu15.inst 22026.925610615202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu15.data 94781860.902477204800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 689156421.579317808151                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu00.inst          726                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu00.data       180922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu01.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu01.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu02.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu02.data        86062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu03.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu03.data        85976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu04.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu04.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu05.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu05.data        86000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu06.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu06.data        86050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu07.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu07.data        86052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu08.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu08.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu09.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu09.data        86050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu10.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu10.data        85998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu11.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu11.data        86056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu12.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu12.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu13.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu13.data        86052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu14.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu14.data        85994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu15.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu15.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       625830                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu00.inst     22445000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu00.data  10359237639                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu01.inst      1805000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu01.data   4987984638                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu02.inst      1636000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu02.data   5049911137                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu03.inst      2093000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu03.data   5079782817                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu04.inst      1168000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu04.data   5095916190                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu05.inst      1588500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu05.data   4964936619                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu06.inst      1383000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu06.data   4997282382                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu07.inst      1421500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu07.data   4904657151                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu08.inst      1418500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu08.data   4964762356                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu09.inst      1424000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu09.data   4907458625                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu10.inst      1337500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu10.data   4929724931                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu11.inst      1322500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu11.data   5011304344                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu12.inst      1263500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu12.data   5054689091                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu13.inst      1339500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu13.data   5061668132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu14.inst      1194000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu14.data   5072641838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu15.inst      1005000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu15.data   5109988624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 624176916816                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu00.inst     30915.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu00.data     57258.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu01.inst     47500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu01.data     58011.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu02.inst     48117.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu02.data     58677.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu03.inst     65406.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu03.data     59083.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu04.inst     58400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu04.data     59217.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu05.inst     66187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu05.data     57731.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu06.inst     69150.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu06.data     58074.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu07.inst     64613.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu07.data     56996.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu08.inst     64477.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu08.data     57717.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu09.inst     71200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu09.data     57030.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu10.inst     66875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu10.data     57323.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu11.inst     66125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu11.data     58233.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu12.inst     63175.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu12.data     58800.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu13.inst     66975.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu13.data     58821.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu14.inst     59700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu14.data     58988.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu15.inst     50250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu15.data     59377.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks    997358.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu00.inst        23232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu00.data      5789504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu01.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu01.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu02.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu02.data      2753984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu03.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu03.data      2751232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu04.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu04.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu05.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu05.data      2752000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu06.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu06.data      2753600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu07.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu07.data      2753664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu08.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu08.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu09.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu09.data      2753600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu10.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu10.data      2751936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu11.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu11.data      2753792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu12.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu12.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu13.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu13.data      2753664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu14.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu14.data      2751808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu15.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu15.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      47115776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu00.inst        23232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu01.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu02.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu03.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu04.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu05.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu06.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu07.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu08.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu09.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu10.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu11.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu12.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu13.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu14.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu15.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        34496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     20008064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     20008064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu00.inst          363                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu00.data        90461                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu01.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu01.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu02.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu02.data        43031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu03.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu03.data        42988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu04.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu04.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu05.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu05.data        43000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu06.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu06.data        43025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu07.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu07.data        43026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu08.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu08.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu09.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu09.data        43025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu10.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu10.data        42999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu11.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu11.data        43028                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu12.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu12.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu13.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu13.data        43026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu14.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu14.data        42997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu15.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu15.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         736184                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       312626                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        312626                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu00.inst       799577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu00.data    199257772                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu01.inst        41851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu01.data     94695956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu02.inst        37446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu02.data     94784064                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu03.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu03.data     94689348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu04.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu04.data     94775253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu05.inst        26432                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu05.data     94715780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu06.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu06.data     94770847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu07.inst        24230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu07.data     94773050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu08.inst        24230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu08.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu09.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu09.data     94770847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu10.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu10.data     94713577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu11.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu11.data     94777456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu12.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu12.data     94676132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu13.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu13.data     94773050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu14.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu14.data     94709172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu15.inst        22027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu15.data     94781861                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total       1621587020                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu00.inst       799577                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu01.inst        41851                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu02.inst        37446                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu03.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu04.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu05.inst        26432                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu06.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu07.inst        24230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu08.inst        24230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu09.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu10.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu11.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu12.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu13.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu14.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu15.inst        22027                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total      1187251                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    688618965                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       688618965                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    688618965                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu00.inst       799577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu00.data    199257772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu01.inst        41851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu01.data     94695956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu02.inst        37446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu02.data     94784064                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu03.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu03.data     94689348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu04.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu04.data     94775253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu05.inst        26432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu05.data     94715780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu06.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu06.data     94770847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu07.inst        24230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu07.data     94773050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu08.inst        24230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu08.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu09.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu09.data     94770847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu10.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu10.data     94713577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu11.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu11.data     94777456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu12.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu12.data     94676132                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu13.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu13.data     94773050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu14.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu14.data     94709172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu15.inst        22027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu15.data     94781861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total      2310205985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts             1472191                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             625740                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        92064                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        93004                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        92330                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        92614                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        91796                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        91856                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        91846                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        91894                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        91876                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        91862                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        91944                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        91824                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        91810                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        91828                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        91774                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        91869                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        39120                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        39086                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        39274                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        39544                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        39044                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        39081                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        39040                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        39056                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        39064                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        39044                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        39154                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        39052                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        39040                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        39046                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        39020                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        39075                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            56151971014                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           2944382000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       85595791014                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               38141.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          58141.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             735927                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            394375                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          63.03                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       967629                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    69.379682                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    67.265527                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    20.155476                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-63        23974      2.48%      2.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-127       862413     89.13%     91.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-191        78825      8.15%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-255         2308      0.24%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-319           26      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-383            8      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-447           28      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-511            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-575           40      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       967629                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             47110112                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          20023680                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW            1621.392082                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             689.156422                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                  14.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              53.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  15101603989                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  12309024511                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    625716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu00.inst::samples       598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu00.data::samples    180753.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu01.inst::samples        27.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu01.data::samples     86044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu02.inst::samples        27.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu02.data::samples     86036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu03.inst::samples        23.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu03.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu04.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu04.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu05.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu05.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu06.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu06.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu07.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu07.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu08.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu08.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu09.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu09.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu10.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu10.data::samples     85984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu11.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu11.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu12.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu12.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu13.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu13.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu14.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu14.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu15.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu15.data::samples     86054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.030808957000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        29264                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        29264                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            2066149                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            598244                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     735843                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    312870                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                  1471686                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  625740                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                   174                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                   24                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      8.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     27.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                       56                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5              1471686                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              625740                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  92866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                  97954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                 109167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                 112364                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                 103842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                 106377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  78171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  80130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                  62086                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                  58536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                 44559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                 44332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                 36147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                 35803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                 27344                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                 24467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                 20492                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                 19478                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                 17467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                 16686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                 15188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                 15057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                 14603                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                 14800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                 14454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                 14864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                 14882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                 15619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                 15300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                 15506                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                 14966                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                 15241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                 14085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                 13349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                 11735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                 10924                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                  9369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                  8192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                  6789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                  5896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                  4666                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                  3977                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                  3134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                  2644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                  2013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                  1638                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                  1173                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                   957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                   672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                   516                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                   338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                   282                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                   166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                   109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                    65                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 15525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 19503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 26220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 26930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 31756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 35069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 35106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 31672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 31015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 30804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 31221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 31297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 31491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 31550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 31961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 32108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 32570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 35857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                 13698                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                  9358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                  7816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                  7263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                  6308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                  5424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                  4369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                  3647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                  3172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                  2761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                  2493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                  2211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                  1891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                  1798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                  1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                  1535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                  1422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                  1388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                  1223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                  1088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                   890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                   739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                   556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                   395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                   308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                   209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                   155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                   128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                   105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                   115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                    71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        29264                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     50.283488                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    36.277571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev   545.287122                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-2047        29263    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        29264                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        29264                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     21.380912                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    20.446884                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     7.069132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16-17        11764     40.20%     40.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18-19         4967     16.97%     57.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20-21         2865      9.79%     66.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22-23         1723      5.89%     72.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24-25         1028      3.51%     76.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26-27          550      1.88%     78.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::28-29          528      1.80%     80.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::30-31          474      1.62%     81.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::32-33         3999     13.67%     95.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::34-35          405      1.38%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::36-37          331      1.13%     97.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::38-39          129      0.44%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::40-41          108      0.37%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::42-43           64      0.22%     98.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::44-45           51      0.17%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::46-47           46      0.16%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::48-49          145      0.50%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::50-51            9      0.03%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::52-53            1      0.00%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::54-55            5      0.02%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::56-57            6      0.02%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::58-59            7      0.02%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::60-61            5      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::62-63           18      0.06%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::64-65           17      0.06%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::66-67           15      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::70-71            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::72-73            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        29264                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   5568                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               47093952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            20023680                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             1620835902.20919204                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             689156421.57931781                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  29054773500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     27705.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu00.inst        19136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu00.data      5784096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu01.inst          864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu01.data      2753408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu02.inst          864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu02.data      2753152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu03.inst          736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu03.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu04.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu04.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu05.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu05.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu06.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu06.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu07.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu07.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu08.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu08.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu09.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu09.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu10.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu10.data      2751488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu11.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu11.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu12.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu12.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu13.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu13.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu14.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu14.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu15.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu15.data      2753728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     20022112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu00.inst 658605.075757394545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu00.data 199071644.244776487350                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu01.inst 29736.349574330521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu01.data 94764239.361988723278                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu02.inst 29736.349574330521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu02.data 94755428.591744467616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu03.inst 25330.964452207481                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu03.data 94702563.970278993249                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu04.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu04.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu05.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu05.data 94640888.578569278121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu06.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu06.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu07.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu07.data 94640888.578569278121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu08.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu08.data 94737807.051255986094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu09.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu09.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu10.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu10.data 94698158.585156872869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu11.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu11.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu12.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu12.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu13.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu13.data 94735604.358694925904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu14.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu14.data 94638685.886008217931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu15.inst 13216.155366369121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu15.data 94775252.824794024229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 689102455.611571788788                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu00.inst          686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu00.data       180800                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu01.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu01.data        86044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu02.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu02.data        86036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu03.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu03.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu04.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu04.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu05.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu05.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu06.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu06.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu07.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu07.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu08.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu08.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu09.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu09.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu10.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu10.data        85984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu11.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu11.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu12.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu12.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu13.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu13.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu14.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu14.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu15.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu15.data        86054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       625740                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu00.inst     23121500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu00.data  10651426478                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu01.inst      1396250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu01.data   4986625000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu02.inst      1927000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu02.data   5043938672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu03.inst      1185500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu03.data   5053278244                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu04.inst       753500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu04.data   5046855730                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu05.inst      1069000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu05.data   4955619490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu06.inst      1302000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu06.data   4997592253                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu07.inst      1327000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu07.data   4903577991                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu08.inst      1137500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu08.data   4947838935                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu09.inst      1402000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu09.data   4936674713                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu10.inst      1211000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu10.data   4910526970                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu11.inst      1209500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu11.data   5014256776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu12.inst      1283500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu12.data   5076622008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu13.inst      1405500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu13.data   5055465447                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu14.inst      1429000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu14.data   5056118694                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu15.inst      1107000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu15.data   5108581698                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 777640516115                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu00.inst     33704.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu00.data     58912.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu01.inst     43632.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu01.data     57954.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu02.inst     60218.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu02.data     58625.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu03.inst     42339.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu03.data     58767.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu04.inst     53821.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu04.data     58672.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu05.inst     76357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu05.data     57669.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu06.inst     93000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu06.data     58099.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu07.inst     94785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu07.data     57063.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu08.inst     81250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu08.data     57519.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu09.inst    100142.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu09.data     57391.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu10.inst     86500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu10.data     57109.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu11.inst     86392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu11.data     58293.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu12.inst     91678.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu12.data     59078.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu13.inst    100392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu13.data     58772.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu14.inst    102071.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu14.data     58839.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu15.inst     79071.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu15.data     59364.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   1242753.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu00.inst        21952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu00.data      5785600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu01.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu01.data      2753408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu02.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu02.data      2753152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu03.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu03.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu04.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu04.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu05.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu05.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu06.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu06.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu07.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu07.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu08.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu08.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu09.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu09.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu10.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu10.data      2751488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu11.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu11.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu12.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu12.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu13.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu13.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu14.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu14.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu15.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu15.data      2753728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      47093952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu00.inst        21952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu01.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu02.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu03.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu04.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu05.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu06.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu07.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu08.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu09.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu10.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu11.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu12.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu13.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu14.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu15.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        30272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     20006336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     20006336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu00.inst          343                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu00.data        90400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu01.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu01.data        43022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu02.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu02.data        43018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu03.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu03.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu04.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu04.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu05.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu05.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu06.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu06.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu07.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu07.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu08.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu08.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu09.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu09.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu10.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu10.data        42992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu11.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu11.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu12.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu12.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu13.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu13.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu14.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu14.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu15.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu15.data        43027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         735843                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       312599                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        312599                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu00.inst       755524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu00.data    199123408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu01.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu01.data     94764239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu02.inst        35243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu02.data     94755429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu03.inst        30838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu03.data     94702564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu04.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu04.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu05.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu05.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu06.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu06.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu07.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu07.data     94640889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu08.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu08.data     94737807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu09.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu09.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu10.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu10.data     94698159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu11.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu11.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu12.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu12.data     94638686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu13.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu13.data     94735604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu14.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu14.data     94638686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu15.inst        15419                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu15.data     94775253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total       1620835902                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu00.inst       755524                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu01.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu02.inst        35243                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu03.inst        30838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu04.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu05.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu06.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu07.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu08.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu09.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu10.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu11.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu12.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu13.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu14.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu15.inst        15419                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total      1041874                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    688559492                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       688559492                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    688559492                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu00.inst       755524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu00.data    199123408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu01.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu01.data     94764239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu02.inst        35243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu02.data     94755429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu03.inst        30838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu03.data     94702564                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu04.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu04.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu05.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu05.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu06.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu06.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu07.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu07.data     94640889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu08.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu08.data     94737807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu09.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu09.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu10.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu10.data     94698159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu11.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu11.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu12.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu12.data     94638686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu13.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu13.data     94735604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu14.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu14.data     94638686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu15.inst        15419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu15.data     94775253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total      2309395394                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts             1471512                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             625691                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        92648                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        91928                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        92336                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        92516                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        91850                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        91880                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        91828                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        91856                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        91842                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        91853                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        91868                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        91792                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        91842                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        91804                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        91768                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        91901                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        39142                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        39100                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        39280                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        39468                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        39086                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        39082                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        39034                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        39044                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        39062                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        39044                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        39098                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        39046                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        39048                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        39059                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        39022                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        39076                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            56357025849                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           2943024000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       85787265849                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               38298.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          58298.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             735147                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            394609                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          63.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       967447                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    69.368654                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    67.262703                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    19.931075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-63        24185      2.50%      2.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-127       861722     89.07%     91.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-191        79202      8.19%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-255         2299      0.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-319           21      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-383            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-447            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::448-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-575            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       967447                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             47088384                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          20022112                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW            1620.644268                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             689.102456                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                  14.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead              10.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              4.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              53.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  15114279288                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   1644720000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  12296349212                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3513199                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501919                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2234                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3367594                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               327                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              229                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2379012                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2379012                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3886                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3509314                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port          890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port          887                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls2.port          866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls3.port          984                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls4.port         1076                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls5.port         1022                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls6.port         1025                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls7.port          965                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::total         7715                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port       271896                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port       271406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls2.port       272378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls3.port       272565                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls4.port       271872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls5.port       271639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls6.port       271834                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls7.port       271582                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::total      2175172                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls3.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls4.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls5.port           40                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls6.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls7.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::total          274                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port       129009                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port       128952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls2.port       128979                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls3.port       128981                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls4.port       128757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls5.port       128827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls6.port       128863                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls7.port       128984                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::total      1031352                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls2.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls3.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls4.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls5.port           33                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls6.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls7.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::total          255                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port       128863                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port       128809                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls2.port       128841                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls3.port       129014                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls4.port       128877                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls5.port       128953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls6.port       128987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls7.port       128971                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::total      1031315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls2.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls4.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls5.port           31                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls6.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls7.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::total          241                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port       128952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port       128935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls2.port       128976                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls3.port       129000                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls4.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls5.port       128819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls6.port       128854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls7.port       128885                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::total      1031294                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port       128913                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port       128821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls2.port       128853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls3.port       128829                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls4.port       128836                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls5.port       128923                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls6.port       128972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls7.port       128941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::total      1031088                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls4.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls5.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls6.port           24                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::total          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port       128782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port       128912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls2.port       128943                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls3.port       128962                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls4.port       128855                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls5.port       128909                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls6.port       128877                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls7.port       128813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::total      1031053                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls2.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port       128907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port       128948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls2.port       128858                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls3.port       128828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls4.port       128717                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls5.port       128905                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls6.port       128969                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls7.port       128941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::total      1031073                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls4.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls5.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls6.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port       128781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port       128779                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls2.port       128942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls3.port       128964                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls4.port       128894                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls5.port       128922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls6.port       128958                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls7.port       128812                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::total      1031052                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls4.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls5.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls6.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port       128952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port       128911                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls2.port       128944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls3.port       128861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls4.port       128722                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls5.port       128790                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls6.port       128956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls7.port       128946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::total      1031082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls2.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port       128777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port       128776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls2.port       128808                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls3.port       128997                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls4.port       128849                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls5.port       128921                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls6.port       128969                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls7.port       128931                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::total      1031028                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls2.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port       128907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port       128910                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls2.port       128941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls3.port       128958                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls4.port       128772                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls5.port       128789                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls6.port       128876                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls7.port       128925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::total      1031078                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port       128904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port       128776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls2.port       128855                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls3.port       128815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls4.port       128857                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls5.port       128922                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls6.port       128972                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls7.port       128941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::total      1031042                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port       128894                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port       128908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls2.port       128946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls3.port       128941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls4.port       128853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls5.port       128869                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls6.port       128841                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls7.port       128809                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::total      1031061                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port       128912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port       128935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls2.port       128812                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls3.port       128809                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls4.port       128719                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls5.port       128920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls6.port       128973                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls7.port       128943                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::total      1031023                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls2.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port       128777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port       128894                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls2.port       128944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls3.port       128938                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls4.port       128889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls5.port       128920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls6.port       128876                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls7.port       128809                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::total      1031047                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls4.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls5.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port       128915                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port       128913                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls2.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls3.port       128813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls4.port       128727                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls5.port       128788                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls6.port       128978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls7.port       128980                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::total      1031054                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17651817                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port        36608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port        36480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls2.port        35584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls3.port        40576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls4.port        44480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls5.port        42240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls6.port        42368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls7.port        39808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::total       318144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port      7065408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port      7049472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls2.port      7084352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls3.port      7095232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls4.port      7065408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls5.port      7057088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls6.port      7063616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls7.port      7055360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::total     56535936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls3.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls5.port         1344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls6.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::total         8832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port      4006016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port      4003072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls2.port      4003072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls3.port      4003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls4.port      3997824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls5.port      3998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls6.port      3999680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls7.port      4003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::total     32014912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls2.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls3.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls5.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls6.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::total         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port      4001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port      3998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls2.port      3999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls3.port      4004096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls4.port      4001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls5.port      4002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls6.port      4003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls7.port      4002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::total     32015168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls2.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls4.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls5.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls7.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::total         7744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port      4004480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port      4002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls2.port      4004224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls3.port      4004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls4.port      4001792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls5.port      3998592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls6.port      3999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls7.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::total     32015680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port      4003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port      3999168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls2.port      4000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls3.port      3999232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls4.port      3999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls5.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls6.port      4003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls7.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::total     32009536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls4.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls5.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls6.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::total         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port      3999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls2.port      4003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls3.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls4.port      4000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls5.port      4001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls6.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls7.port      3998080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::total     32009344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls2.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port      4003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls2.port      4000512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls3.port      3999168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls4.port      3996736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls5.port      4000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls6.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls7.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::total     32008896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls4.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls5.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls6.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port      3999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port      3998016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls2.port      4003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls3.port      4003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls4.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls5.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls6.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls7.port      3998016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::total     32009152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls4.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls5.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls6.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port      4004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls2.port      4002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls3.port      3999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls4.port      3996864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls5.port      3997824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls6.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls7.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::total     32007232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls2.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port      3999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port      3997952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls2.port      3999168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls3.port      4004416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls4.port      4000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls5.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls6.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls7.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::total     32008704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls2.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls2.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls3.port      4003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls4.port      3998208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls5.port      3997824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls6.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls7.port      4000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::total     32007680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port      3997952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls2.port      3999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls3.port      3998080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls4.port      4001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls5.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls6.port      4003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls7.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::total     32007168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port      4002304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls2.port      4002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls3.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls4.port      4000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls5.port      4000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls6.port      3998976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls7.port      3997952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::total     32006784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port      4003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls2.port      3998144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls3.port      3998016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls4.port      3996800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls5.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls6.port      4003072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls7.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::total     32006656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls2.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port      3999232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port      4000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls2.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls3.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls4.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls5.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls6.port      4000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls7.port      3997952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::total     32006208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls4.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls5.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls2.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls3.port      3998016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls4.port      3996928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls5.port      3997888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls6.port      4003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls7.port      4003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::total     32007232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                537067776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4909                       # Total snoops (Count)
system.membus.snoopTraffic                     299520                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5892539                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.009595                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.278944                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5870591     99.63%     99.63% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    17491      0.30%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      497      0.01%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      400      0.01%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      287      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      294      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      251      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      235      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::8                      228      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::9                      231      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::10                     227      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::11                     223      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::12                     219      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::13                     218      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::14                     218      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::15                     921      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::33                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::34                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::35                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::36                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::37                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::38                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::39                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::40                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::41                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::42                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::43                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::44                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::45                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::46                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::47                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::48                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::49                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::50                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::51                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::52                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::53                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::54                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::55                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::56                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::57                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::58                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::59                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::60                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::61                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::62                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::63                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::64                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               18                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5892539                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29055348500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer32.occupancy         3204590997                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer32.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer33.occupancy         3201369849                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer33.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer34.occupancy         3205232079                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer34.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer35.occupancy         3205274062                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer35.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer36.occupancy         3202742105                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer36.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer37.occupancy         3202068973                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer37.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer38.occupancy         3203838609                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer38.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer39.occupancy         3202627299                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer39.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13803493                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            688999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        1779375285                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            649749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        1780816109                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3745962454                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            338500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        1779036140                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            364750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        1780219928                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        1781487592                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            360750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        1779646674                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer41.occupancy            361250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer41.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer42.occupancy        1780312544                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer42.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer46.occupancy            323251                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer47.occupancy        1780603808                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer47.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer51.occupancy            323750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer51.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer52.occupancy        1779125880                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer52.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer56.occupancy            338750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer56.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer57.occupancy        1781486680                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer57.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             720500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer61.occupancy            340250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer61.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer62.occupancy        1779421595                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer62.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer66.occupancy            339500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer66.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer67.occupancy        1779432905                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer67.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         1779667203                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer71.occupancy            323500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer71.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer72.occupancy        1779237468                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer72.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer76.occupancy            350500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer76.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer77.occupancy        1781418064                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer77.utilization             0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11764853                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5872239                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        22476                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
