# do DE10_NANO_D8M_RTL_run_msim_rtl_verilog.do
# if ![file isdirectory DE10_NANO_D8M_RTL_iputf_libs] {
# 	file mkdir DE10_NANO_D8M_RTL_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/kevin/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/VIDEO_PLL_sim/VIDEO_PLL.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:04 on Jun 17,2022
# vlog -reportprogress 300 /home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/VIDEO_PLL_sim/VIDEO_PLL.vo 
# -- Compiling module VIDEO_PLL
# 
# Top level modules:
# 	VIDEO_PLL
# End time: 17:14:04 on Jun 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/AUDIO_PLL_sim/AUDIO_PLL.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:04 on Jun 17,2022
# vlog -reportprogress 300 /home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/AUDIO_PLL_sim/AUDIO_PLL.vo 
# -- Compiling module AUDIO_PLL
# 
# Top level modules:
# 	AUDIO_PLL
# End time: 17:14:04 on Jun 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V {/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/VIDEO_PLL.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:14:04 on Jun 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V" /home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/VIDEO_PLL.vo 
# ** Error: (vlog-7) Failed to open design unit file "/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V/VIDEO_PLL.vo" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:14:04 on Jun 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/kevin/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./DE10_NANO_D8M_RTL_run_msim_rtl_verilog.do line 20
# /home/kevin/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D8M_RTL/V {/home/kevin/src/motion_capture/src/fpga/DE10_NANO_D..."
# 
# stdin: <EOF>
