  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.398 seconds; current allocated memory: 273.352 MB.
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FIR_HLS.cpp:18:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FIR_HLS.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.455 seconds; current allocated memory: 276.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,088 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,165 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 557 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,075 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,805 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,805 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,733 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,735 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,739 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:70:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (FIR_HLS.cpp:70:19) in function 'FIR_filter' completely with a factor of 4 (FIR_HLS.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (FIR_HLS.cpp:67:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (FIR_HLS.cpp:70:19) in function 'FIR_filter' completely with a factor of 116 (FIR_HLS.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (FIR_HLS.cpp:67:19) in function 'FIR_filter' completely with a factor of 117 (FIR_HLS.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (FIR_HLS.cpp:70:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (FIR_HLS.cpp:67:19) in function 'FIR_filter' completely with a factor of 6 (FIR_HLS.cpp:60:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_40' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_40' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_40' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_40' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_kernel' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_kernel': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_40': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_40': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.322 seconds; current allocated memory: 278.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 278.910 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 283.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 285.969 MB.
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mod_value, in Top Function FIR_HLS issue(s) in file (FIR_HLS.cpp:14:1)
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.708 seconds; peak allocated memory: 291.590 MB.
