set_min_delay 4.0 -rise -from [get_ports clk*] -rise_from {clk1 clk2} -fall_from clk* -through net2 -rise_through xor* -rise_to [get_ports {clk0}] -fall_to and1 -ignore_clock_latency -probe -reset_path
