<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin_code\hdmi_standard_readfromfifo\impl\gwsynthesis\hdmi_standard.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Gowin_code\hdmi_standard_readfromfifo\src\hdmi_standard.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Gowin_code\hdmi_standard_readfromfifo\src\hdmi_standard.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar  3 18:59:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>333</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>202</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.333</td>
<td>187.500
<td>0.000</td>
<td>2.667</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>341.195(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>218.702(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.761</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>4.537</td>
</tr>
<tr>
<td>2</td>
<td>9.342</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.957</td>
</tr>
<tr>
<td>3</td>
<td>9.430</td>
<td>u_video_driver/cnt_h_2_s0/Q</td>
<td>u_video_driver/cnt_h_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.869</td>
</tr>
<tr>
<td>4</td>
<td>9.430</td>
<td>u_video_driver/cnt_h_2_s0/Q</td>
<td>u_video_driver/cnt_h_10_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.869</td>
</tr>
<tr>
<td>5</td>
<td>9.522</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.776</td>
</tr>
<tr>
<td>6</td>
<td>9.582</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.717</td>
</tr>
<tr>
<td>7</td>
<td>9.587</td>
<td>u_video_driver/cnt_h_6_s0/Q</td>
<td>u_video_driver/data_req_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.711</td>
</tr>
<tr>
<td>8</td>
<td>9.594</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.705</td>
</tr>
<tr>
<td>9</td>
<td>9.594</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.705</td>
</tr>
<tr>
<td>10</td>
<td>9.610</td>
<td>u_rgb2dvi_0/encoder_b/cnt_1_s1/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.688</td>
</tr>
<tr>
<td>11</td>
<td>9.775</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.524</td>
</tr>
<tr>
<td>12</td>
<td>9.781</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.518</td>
</tr>
<tr>
<td>13</td>
<td>9.854</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.445</td>
</tr>
<tr>
<td>14</td>
<td>10.002</td>
<td>u_video_driver/cnt_h_2_s0/Q</td>
<td>u_video_driver/cnt_h_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.296</td>
</tr>
<tr>
<td>15</td>
<td>10.020</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.278</td>
</tr>
<tr>
<td>16</td>
<td>10.091</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.208</td>
</tr>
<tr>
<td>17</td>
<td>10.111</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.187</td>
</tr>
<tr>
<td>18</td>
<td>10.185</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.113</td>
</tr>
<tr>
<td>19</td>
<td>10.208</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_v_2_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>20</td>
<td>10.208</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_v_4_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>21</td>
<td>10.208</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_v_5_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.090</td>
</tr>
<tr>
<td>22</td>
<td>10.219</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.079</td>
</tr>
<tr>
<td>23</td>
<td>10.234</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_v_0_s0/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>24</td>
<td>10.326</td>
<td>u_video_driver/cnt_v_0_s0/Q</td>
<td>u_video_driver/cnt_v_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>2.972</td>
</tr>
<tr>
<td>25</td>
<td>10.326</td>
<td>u_video_driver/cnt_v_0_s0/Q</td>
<td>u_video_driver/cnt_v_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>2.972</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.236</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/D6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>2</td>
<td>0.356</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>3</td>
<td>0.362</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/D4</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>4</td>
<td>0.362</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/D2</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>5</td>
<td>0.368</td>
<td>u_rgb2dvi_0/encoder_b/dout_9_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/D9</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>u_video_driver/cnt_v_0_s0/Q</td>
<td>u_video_driver/cnt_v_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>u_video_driver/cnt_v_8_s0/Q</td>
<td>u_video_driver/cnt_v_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>u_video_driver/cnt_h_0_s0/Q</td>
<td>u_video_driver/cnt_h_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>uut/read_pointer_2_s0/Q</td>
<td>uut/read_pointer_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>uut/read_pointer_3_s0/Q</td>
<td>uut/read_pointer_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>uut/read_pointer_5_s0/Q</td>
<td>uut/read_pointer_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>uut/read_pointer_6_s0/Q</td>
<td>uut/read_pointer_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>uut/read_pointer_7_s0/Q</td>
<td>uut/read_pointer_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>uut/read_pointer_10_s0/Q</td>
<td>uut/read_pointer_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>u_video_driver/cnt_v_5_s0/Q</td>
<td>u_video_driver/cnt_v_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_6_s0/Q</td>
<td>u_video_driver/cnt_h_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_9_s0/Q</td>
<td>u_video_driver/cnt_h_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.429</td>
<td>u_video_driver/cnt_h_4_s0/Q</td>
<td>u_video_driver/cnt_h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>20</td>
<td>0.429</td>
<td>u_video_driver/cnt_h_10_s0/Q</td>
<td>u_video_driver/cnt_h_10_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>21</td>
<td>0.482</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D2</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>22</td>
<td>0.484</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D4</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>23</td>
<td>0.485</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>24</td>
<td>0.485</td>
<td>u_video_driver/cnt_h_2_s0/Q</td>
<td>u_video_driver/cnt_h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>25</td>
<td>0.486</td>
<td>u_video_driver/cnt_v_1_s0/Q</td>
<td>u_video_driver/cnt_v_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.956</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>-1.352</td>
<td>1.543</td>
</tr>
<tr>
<td>2</td>
<td>0.956</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>-1.352</td>
<td>1.543</td>
</tr>
<tr>
<td>3</td>
<td>0.956</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>-1.352</td>
<td>1.543</td>
</tr>
<tr>
<td>4</td>
<td>0.956</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.333</td>
<td>-1.352</td>
<td>1.543</td>
</tr>
<tr>
<td>5</td>
<td>2.281</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-1.346</td>
<td>1.543</td>
</tr>
<tr>
<td>6</td>
<td>2.281</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-1.346</td>
<td>1.543</td>
</tr>
<tr>
<td>7</td>
<td>2.281</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-1.346</td>
<td>1.543</td>
</tr>
<tr>
<td>8</td>
<td>2.281</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-1.346</td>
<td>1.543</td>
</tr>
<tr>
<td>9</td>
<td>11.637</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>10</td>
<td>11.637</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>11</td>
<td>11.637</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>12</td>
<td>11.637</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>13</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>14</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>15</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>16</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>17</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>18</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>19</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>20</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>21</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>22</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>23</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>24</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>25</td>
<td>11.755</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>1.543</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.217</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.076</td>
<td>1.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.217</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.076</td>
<td>1.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.217</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.076</td>
<td>1.047</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.217</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.076</td>
<td>1.047</td>
</tr>
<tr>
<td>5</td>
<td>0.113</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-2.081</td>
<td>1.047</td>
</tr>
<tr>
<td>6</td>
<td>0.113</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-2.081</td>
<td>1.047</td>
</tr>
<tr>
<td>7</td>
<td>0.113</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-2.081</td>
<td>1.047</td>
</tr>
<tr>
<td>8</td>
<td>0.113</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.333</td>
<td>-2.081</td>
<td>1.047</td>
</tr>
<tr>
<td>9</td>
<td>0.894</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>10</td>
<td>0.894</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>11</td>
<td>0.894</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>12</td>
<td>0.894</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>13</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>14</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>15</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>16</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>17</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>18</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>19</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>20</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>21</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>22</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>23</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>24</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>25</td>
<td>1.036</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/data_req_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_v_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.904</td>
<td>5.904</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n270_s/I1</td>
</tr>
<tr>
<td>4.142</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n270_s/COUT</td>
</tr>
<tr>
<td>4.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n269_s/CIN</td>
</tr>
<tr>
<td>4.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n269_s/COUT</td>
</tr>
<tr>
<td>4.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n268_s/CIN</td>
</tr>
<tr>
<td>4.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C54[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n268_s/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/n335_s7/I2</td>
</tr>
<tr>
<td>5.257</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n335_s7/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C54[3][B]</td>
<td>u_rgb2dvi_0/encoder_r/n335_s6/I0</td>
</tr>
<tr>
<td>5.800</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C54[3][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n335_s6/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/n335_s2/I1</td>
</tr>
<tr>
<td>6.417</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C54[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n335_s2/F</td>
</tr>
<tr>
<td>6.589</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/n335_s1/I0</td>
</tr>
<tr>
<td>7.138</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n335_s1/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.393, 52.748%; route: 1.912, 42.139%; tC2Q: 0.232, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
</tr>
<tr>
<td>3.779</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n263_s/I1</td>
</tr>
<tr>
<td>4.150</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n263_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n262_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n262_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n261_s/CIN</td>
</tr>
<tr>
<td>4.655</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C54[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n261_s/SUM</td>
</tr>
<tr>
<td>5.057</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C54[3][A]</td>
<td>u_rgb2dvi_0/encoder_g/n336_s2/I1</td>
</tr>
<tr>
<td>5.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C54[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n336_s2/F</td>
</tr>
<tr>
<td>6.008</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/n336_s1/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n336_s1/F</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.980, 50.046%; route: 1.745, 44.091%; tC2Q: 0.232, 5.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R38C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][A]</td>
<td>u_video_driver/n73_s2/I2</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n73_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[3][B]</td>
<td>u_video_driver/n70_s3/I3</td>
</tr>
<tr>
<td>5.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C54[3][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n70_s3/F</td>
</tr>
<tr>
<td>5.348</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[1][B]</td>
<td>u_video_driver/n69_s2/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C54[1][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n69_s2/F</td>
</tr>
<tr>
<td>5.899</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/n68_s1/I1</td>
</tr>
<tr>
<td>6.469</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n68_s1/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 52.859%; route: 1.592, 41.144%; tC2Q: 0.232, 5.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R38C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][A]</td>
<td>u_video_driver/n73_s2/I2</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n73_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[3][B]</td>
<td>u_video_driver/n70_s3/I3</td>
</tr>
<tr>
<td>5.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C54[3][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n70_s3/F</td>
</tr>
<tr>
<td>5.348</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[1][B]</td>
<td>u_video_driver/n69_s2/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C54[1][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n69_s2/F</td>
</tr>
<tr>
<td>5.899</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/n67_s1/I0</td>
</tr>
<tr>
<td>6.469</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n67_s1/F</td>
</tr>
<tr>
<td>6.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 52.859%; route: 1.592, 41.144%; tC2Q: 0.232, 5.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n270_s/I1</td>
</tr>
<tr>
<td>4.142</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n270_s/COUT</td>
</tr>
<tr>
<td>4.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n269_s/CIN</td>
</tr>
<tr>
<td>4.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n269_s/COUT</td>
</tr>
<tr>
<td>4.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n268_s/CIN</td>
</tr>
<tr>
<td>4.647</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C54[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n268_s/SUM</td>
</tr>
<tr>
<td>4.822</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C54[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n336_s2/I0</td>
</tr>
<tr>
<td>5.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C54[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n336_s2/F</td>
</tr>
<tr>
<td>5.915</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/n336_s1/I1</td>
</tr>
<tr>
<td>6.377</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n336_s1/F</td>
</tr>
<tr>
<td>6.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.791, 47.435%; route: 1.753, 46.421%; tC2Q: 0.232, 6.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.747</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/n73_s1/I2</td>
</tr>
<tr>
<td>6.317</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n73_s1/F</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.055, 55.292%; route: 1.430, 38.465%; tC2Q: 0.232, 6.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/data_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R44C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>3.497</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[1][B]</td>
<td>u_video_driver/n47_s7/I2</td>
</tr>
<tr>
<td>3.959</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[1][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n47_s7/F</td>
</tr>
<tr>
<td>3.961</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][B]</td>
<td>u_video_driver/n47_s6/I3</td>
</tr>
<tr>
<td>4.531</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n47_s6/F</td>
</tr>
<tr>
<td>4.703</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[3][A]</td>
<td>u_video_driver/n47_s2/I2</td>
</tr>
<tr>
<td>5.074</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n47_s2/F</td>
</tr>
<tr>
<td>5.742</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td>u_video_driver/n47_s9/I1</td>
</tr>
<tr>
<td>6.312</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n47_s9/F</td>
</tr>
<tr>
<td>6.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/data_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[0][A]</td>
<td>u_video_driver/data_req_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C54[0][A]</td>
<td>u_video_driver/data_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.973, 53.162%; route: 1.506, 40.587%; tC2Q: 0.232, 6.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[1][B]</td>
<td>u_video_driver/n72_s1/I3</td>
</tr>
<tr>
<td>6.305</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C54[1][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n72_s1/F</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][B]</td>
<td>u_video_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C54[1][B]</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 54.904%; route: 1.439, 38.834%; tC2Q: 0.232, 6.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/n71_s1/I3</td>
</tr>
<tr>
<td>6.305</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n71_s1/F</td>
</tr>
<tr>
<td>6.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 54.904%; route: 1.439, 38.834%; tC2Q: 0.232, 6.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.240</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n263_s/I0</td>
</tr>
<tr>
<td>3.810</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n263_s/COUT</td>
</tr>
<tr>
<td>3.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/n262_s/CIN</td>
</tr>
<tr>
<td>3.845</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n262_s/COUT</td>
</tr>
<tr>
<td>3.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n261_s/CIN</td>
</tr>
<tr>
<td>4.315</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n261_s/SUM</td>
</tr>
<tr>
<td>4.712</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_b/n335_s8/I3</td>
</tr>
<tr>
<td>5.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n335_s8/F</td>
</tr>
<tr>
<td>5.283</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n335_s2/I0</td>
</tr>
<tr>
<td>5.745</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n335_s2/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n335_s7/I0</td>
</tr>
<tr>
<td>6.289</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n335_s7/F</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.478, 67.197%; route: 0.978, 26.513%; tC2Q: 0.232, 6.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.576</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/n76_s1/I2</td>
</tr>
<tr>
<td>6.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n76_s1/F</td>
</tr>
<tr>
<td>6.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 57.721%; route: 1.258, 35.695%; tC2Q: 0.232, 6.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.747</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/n74_s1/I3</td>
</tr>
<tr>
<td>6.118</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n74_s1/F</td>
</tr>
<tr>
<td>6.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.856, 52.763%; route: 1.430, 40.641%; tC2Q: 0.232, 6.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.496</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/n75_s3/I3</td>
</tr>
<tr>
<td>6.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n75_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 59.050%; route: 1.179, 34.214%; tC2Q: 0.232, 6.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R38C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[3][A]</td>
<td>u_video_driver/n73_s2/I2</td>
</tr>
<tr>
<td>4.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n73_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[3][B]</td>
<td>u_video_driver/n70_s3/I3</td>
</tr>
<tr>
<td>5.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C54[3][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n70_s3/F</td>
</tr>
<tr>
<td>5.348</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td>u_video_driver/n70_s1/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n70_s1/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td>u_video_driver/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C54[0][B]</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 44.750%; route: 1.589, 48.212%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>3.588</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td>u_video_driver/n77_s5/I3</td>
</tr>
<tr>
<td>4.158</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s5/F</td>
</tr>
<tr>
<td>4.159</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[3][A]</td>
<td>u_video_driver/n77_s4/I0</td>
</tr>
<tr>
<td>4.621</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s4/F</td>
</tr>
<tr>
<td>4.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[2][B]</td>
<td>u_video_driver/n77_s6/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R39C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s6/F</td>
</tr>
<tr>
<td>5.508</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][A]</td>
<td>u_video_driver/n69_s3/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n69_s3/F</td>
</tr>
<tr>
<td>5.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[2][A]</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C54[2][A]</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.856, 56.617%; route: 1.190, 36.306%; tC2Q: 0.232, 7.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
</tr>
<tr>
<td>3.779</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n263_s/I1</td>
</tr>
<tr>
<td>4.150</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n263_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n262_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n262_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n261_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n261_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n260_s/CIN</td>
</tr>
<tr>
<td>4.690</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n260_s/SUM</td>
</tr>
<tr>
<td>4.695</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C54[3][A]</td>
<td>u_rgb2dvi_0/encoder_g/n335_s4/I1</td>
</tr>
<tr>
<td>5.265</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C54[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n335_s4/F</td>
</tr>
<tr>
<td>5.437</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/n335_s1/I2</td>
</tr>
<tr>
<td>5.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n335_s1/F</td>
</tr>
<tr>
<td>5.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.852, 57.751%; route: 1.123, 35.016%; tC2Q: 0.232, 7.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.240</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_b/n335_s6/I2</td>
</tr>
<tr>
<td>3.795</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n335_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C54[3][A]</td>
<td>u_rgb2dvi_0/encoder_b/n335_s3/I0</td>
</tr>
<tr>
<td>4.774</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C54[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n335_s3/F</td>
</tr>
<tr>
<td>4.775</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[3][B]</td>
<td>u_rgb2dvi_0/encoder_b/n336_s2/I3</td>
</tr>
<tr>
<td>5.237</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C54[3][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n336_s2/F</td>
</tr>
<tr>
<td>5.239</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n336_s1/I2</td>
</tr>
<tr>
<td>5.788</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C54[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n336_s1/F</td>
</tr>
<tr>
<td>5.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.136, 67.025%; route: 0.819, 25.695%; tC2Q: 0.232, 7.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n263_s/I1</td>
</tr>
<tr>
<td>4.142</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n263_s/COUT</td>
</tr>
<tr>
<td>4.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n262_s/CIN</td>
</tr>
<tr>
<td>4.612</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n262_s/SUM</td>
</tr>
<tr>
<td>5.252</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n312_s1/I0</td>
</tr>
<tr>
<td>5.714</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n312_s1/F</td>
</tr>
<tr>
<td>5.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.303, 41.855%; route: 1.578, 50.692%; tC2Q: 0.232, 7.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>3.359</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td>u_video_driver/n99_s10/I0</td>
</tr>
<tr>
<td>3.821</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s10/F</td>
</tr>
<tr>
<td>3.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td>u_video_driver/n99_s8/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s8/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][B]</td>
<td>u_video_driver/n99_s6/I3</td>
</tr>
<tr>
<td>5.114</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R39C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s6/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[2][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[2][B]</td>
<td>u_video_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C54[2][B]</td>
<td>u_video_driver/cnt_v_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.157%; route: 1.277, 41.336%; tC2Q: 0.232, 7.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>3.359</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td>u_video_driver/n99_s10/I0</td>
</tr>
<tr>
<td>3.821</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s10/F</td>
</tr>
<tr>
<td>3.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td>u_video_driver/n99_s8/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s8/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][B]</td>
<td>u_video_driver/n99_s6/I3</td>
</tr>
<tr>
<td>5.114</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R39C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s6/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][B]</td>
<td>u_video_driver/cnt_v_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C54[0][B]</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.157%; route: 1.277, 41.336%; tC2Q: 0.232, 7.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>3.359</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td>u_video_driver/n99_s10/I0</td>
</tr>
<tr>
<td>3.821</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s10/F</td>
</tr>
<tr>
<td>3.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td>u_video_driver/n99_s8/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s8/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][B]</td>
<td>u_video_driver/n99_s6/I3</td>
</tr>
<tr>
<td>5.114</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R39C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s6/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.157%; route: 1.277, 41.336%; tC2Q: 0.232, 7.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n0q_m_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/n0q_m_3_s0/Q</td>
</tr>
<tr>
<td>3.779</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n263_s/I1</td>
</tr>
<tr>
<td>4.150</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n263_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n262_s/CIN</td>
</tr>
<tr>
<td>4.620</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n262_s/SUM</td>
</tr>
<tr>
<td>5.110</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n312_s1/I0</td>
</tr>
<tr>
<td>5.680</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n312_s1/F</td>
</tr>
<tr>
<td>5.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.411, 45.825%; route: 1.436, 46.640%; tC2Q: 0.232, 7.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>3.359</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td>u_video_driver/n99_s10/I0</td>
</tr>
<tr>
<td>3.821</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s10/F</td>
</tr>
<tr>
<td>3.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td>u_video_driver/n99_s8/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s8/F</td>
</tr>
<tr>
<td>4.544</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][B]</td>
<td>u_video_driver/n99_s6/I3</td>
</tr>
<tr>
<td>5.114</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R39C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n99_s6/F</td>
</tr>
<tr>
<td>5.665</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.600%; route: 1.251, 40.828%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C54[3][A]</td>
<td>u_video_driver/n121_s2/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n121_s2/F</td>
</tr>
<tr>
<td>3.606</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[1][B]</td>
<td>u_video_driver/n120_s2/I1</td>
</tr>
<tr>
<td>4.059</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C54[1][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n120_s2/F</td>
</tr>
<tr>
<td>4.559</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[2][B]</td>
<td>u_video_driver/n117_s3/I3</td>
</tr>
<tr>
<td>5.021</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n117_s3/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/n117_s1/I1</td>
</tr>
<tr>
<td>5.573</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n117_s1/F</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/cnt_v_8_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/cnt_v_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 68.430%; route: 0.706, 23.765%; tC2Q: 0.232, 7.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C54[3][A]</td>
<td>u_video_driver/n121_s2/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C54[3][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n121_s2/F</td>
</tr>
<tr>
<td>3.606</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[1][B]</td>
<td>u_video_driver/n120_s2/I1</td>
</tr>
<tr>
<td>4.059</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C54[1][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n120_s2/F</td>
</tr>
<tr>
<td>4.559</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[2][B]</td>
<td>u_video_driver/n117_s3/I3</td>
</tr>
<tr>
<td>5.021</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C54[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n117_s3/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[0][B]</td>
<td>u_video_driver/n116_s1/I1</td>
</tr>
<tr>
<td>5.573</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C54[0][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n116_s1/F</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[0][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[0][B]</td>
<td>u_video_driver/cnt_v_9_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C54[0][B]</td>
<td>u_video_driver/cnt_v_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 68.430%; route: 0.706, 23.765%; tC2Q: 0.232, 7.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.014%; tC2Q: 0.202, 60.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.255%; tC2Q: 0.202, 44.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.817%; tC2Q: 0.202, 44.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.817%; tC2Q: 0.202, 44.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/dout_9_s0/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.924</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/n125_s2/I0</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n125_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/cnt_v_8_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_8_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/n117_s1/I0</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n117_s1/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/cnt_v_8_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C54[1][A]</td>
<td>u_video_driver/cnt_v_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][A]</td>
<td>u_video_driver/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R39C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_0_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][A]</td>
<td>u_video_driver/n77_s7/I0</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n77_s7/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C54[0][A]</td>
<td>u_video_driver/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C54[0][A]</td>
<td>u_video_driver/cnt_h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut/read_pointer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut/read_pointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>uut/read_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_2_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>uut/n302_s3/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td style=" background: #97FFFF;">uut/n302_s3/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>uut/read_pointer_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C53[0][A]</td>
<td>uut/read_pointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut/read_pointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>uut/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C54[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_3_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>uut/n301_s3/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td style=" background: #97FFFF;">uut/n301_s3/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>uut/read_pointer_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>uut/read_pointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut/read_pointer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut/read_pointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td>uut/read_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C54[1][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_5_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td>uut/n299_s3/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td style=" background: #97FFFF;">uut/n299_s3/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td>uut/read_pointer_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C54[1][A]</td>
<td>uut/read_pointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut/read_pointer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut/read_pointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[0][A]</td>
<td>uut/read_pointer_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C54[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_6_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[0][A]</td>
<td>uut/n298_s3/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C54[0][A]</td>
<td style=" background: #97FFFF;">uut/n298_s3/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[0][A]</td>
<td>uut/read_pointer_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C54[0][A]</td>
<td>uut/read_pointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut/read_pointer_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut/read_pointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[0][A]</td>
<td>uut/read_pointer_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C54[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_7_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[0][A]</td>
<td>uut/n297_s3/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C54[0][A]</td>
<td style=" background: #97FFFF;">uut/n297_s3/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C54[0][A]</td>
<td>uut/read_pointer_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C54[0][A]</td>
<td>uut/read_pointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut/read_pointer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut/read_pointer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>uut/read_pointer_10_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_10_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>uut/n340_s1/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td style=" background: #97FFFF;">uut/n340_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td style=" font-weight:bold;">uut/read_pointer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>uut/read_pointer_10_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C54[1][A]</td>
<td>uut/read_pointer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>u_video_driver/n120_s3/I0</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n120_s3/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/n76_s1/I1</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n76_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C54[0][A]</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R44C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_6_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/n71_s1/I2</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n71_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>u_video_driver/cnt_h_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R38C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_9_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/n68_s1/I2</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n68_s1/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R44C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_4_s0/Q</td>
</tr>
<tr>
<td>2.049</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/n73_s1/I0</td>
</tr>
<tr>
<td>2.281</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n73_s1/F</td>
</tr>
<tr>
<td>2.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C54[1][A]</td>
<td>u_video_driver/cnt_h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R38C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_10_s0/Q</td>
</tr>
<tr>
<td>2.049</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/n67_s1/I2</td>
</tr>
<tr>
<td>2.281</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n67_s1/F</td>
</tr>
<tr>
<td>2.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/Q</td>
</tr>
<tr>
<td>2.418</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 65.016%; tC2Q: 0.202, 34.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/Q</td>
</tr>
<tr>
<td>2.420</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.135%; tC2Q: 0.202, 34.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/n336_s1/I0</td>
</tr>
<tr>
<td>2.336</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n336_s1/F</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R38C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/n75_s3/I0</td>
</tr>
<tr>
<td>2.336</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n75_s3/F</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C54[2][A]</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[2][A]</td>
<td>u_video_driver/cnt_v_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R32C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_1_s0/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[2][A]</td>
<td>u_video_driver/n124_s1/I1</td>
</tr>
<tr>
<td>2.338</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C54[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n124_s1/F</td>
</tr>
<tr>
<td>2.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C54[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[2][A]</td>
<td>u_video_driver/cnt_v_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C54[2][A]</td>
<td>u_video_driver/cnt_v_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.165</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.286</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>5.100</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.165</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.286</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>5.100</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.165</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.286</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>5.100</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.165</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.286</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>5.100</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.352</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.613</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>6.578</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>6.425</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.613</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>6.578</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>6.425</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.613</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>6.578</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>6.425</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.499</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.613</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>6.578</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>6.425</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>15.781</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.934</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>15.899</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C54[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 84.967%; tC2Q: 0.232, 15.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>4.104</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>4.104</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>4.104</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.916</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>3.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>4.104</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.499</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.588</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.623</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>2.774</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.499</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.588</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.623</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>2.774</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.499</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.588</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.623</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>2.774</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.333</td>
<td>-1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.499</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.588</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.623</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>2.774</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR17[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C54[2][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C54[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>u_rgb2dvi_0/reset_syn/reset_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/reset_2_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C54[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C54[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/data_req_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/data_req_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/data_req_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_h_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_h_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_h_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_h_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_h_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_v_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_v_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_v_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_v_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_v_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_v_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.996</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.270</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.174</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>57</td>
<td>pixel_clk</td>
<td>0.956</td>
<td>2.274</td>
</tr>
<tr>
<td>29</td>
<td>n0q_m[3]</td>
<td>8.761</td>
<td>0.970</td>
</tr>
<tr>
<td>25</td>
<td>reset</td>
<td>0.956</td>
<td>1.311</td>
</tr>
<tr>
<td>24</td>
<td>de_reg</td>
<td>11.215</td>
<td>0.800</td>
</tr>
<tr>
<td>12</td>
<td>sys_clk_d</td>
<td>17.069</td>
<td>2.274</td>
</tr>
<tr>
<td>10</td>
<td>n99_9</td>
<td>10.208</td>
<td>0.694</td>
</tr>
<tr>
<td>10</td>
<td>n77_11</td>
<td>9.582</td>
<td>0.679</td>
</tr>
<tr>
<td>10</td>
<td>n125_7</td>
<td>10.372</td>
<td>0.687</td>
</tr>
<tr>
<td>10</td>
<td>n268_8</td>
<td>18.088</td>
<td>0.421</td>
</tr>
<tr>
<td>9</td>
<td>cnt[4]</td>
<td>10.625</td>
<td>0.517</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C54</td>
<td>75.00%</td>
</tr>
<tr>
<td>R41C54</td>
<td>73.61%</td>
</tr>
<tr>
<td>R23C54</td>
<td>68.06%</td>
</tr>
<tr>
<td>R31C54</td>
<td>66.67%</td>
</tr>
<tr>
<td>R38C54</td>
<td>66.67%</td>
</tr>
<tr>
<td>R42C54</td>
<td>66.67%</td>
</tr>
<tr>
<td>R22C54</td>
<td>65.28%</td>
</tr>
<tr>
<td>R13C54</td>
<td>63.89%</td>
</tr>
<tr>
<td>R30C54</td>
<td>56.94%</td>
</tr>
<tr>
<td>R44C54</td>
<td>55.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
