Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Feb 28 13:49:35 2024
| Host         : n019 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_utilization -file design_1_ddr4_0_0_utilization_synth.rpt -pb design_1_ddr4_0_0_utilization_synth.pb
| Design       : design_1_ddr4_0_0
| Device       : xcu200-fsgd2104-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 19992 |     0 |          0 |   1182240 |  1.69 |
|   LUT as Logic             | 18226 |     0 |          0 |   1182240 |  1.54 |
|   LUT as Memory            |  1766 |     0 |          0 |    591840 |  0.30 |
|     LUT as Distributed RAM |  1164 |     0 |            |           |       |
|     LUT as Shift Register  |   602 |     0 |            |           |       |
| CLB Registers              | 21331 |     0 |          0 |   2364480 |  0.90 |
|   Register as Flip Flop    | 21330 |     0 |          0 |   2364480 |  0.90 |
|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |   2364480 | <0.01 |
| CARRY8                     |    56 |     0 |          0 |    147780 |  0.04 |
| F7 Muxes                   |   488 |     0 |          0 |    591120 |  0.08 |
| F8 Muxes                   |    58 |     0 |          0 |    295560 |  0.02 |
| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 494   |          Yes |         Set |            - |
| 20834 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |          0 |      2160 |  1.18 |
|   RAMB36/FIFO*    |   25 |     0 |          0 |      2160 |  1.16 |
|     RAMB36E2 only |   25 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      4320 |  0.02 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       960 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      6840 |  0.04 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  139 |     0 |          0 |       676 | 20.56 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |          0 |      1800 |  0.50 |
|   BUFGCE             |    9 |     0 |          0 |       720 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |
| PLL                  |    3 |     0 |          0 |        60 |  5.00 |
| MMCM                 |    1 |     0 |          0 |        30 |  3.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 20834 |            Register |
| LUT6             |  7356 |                 CLB |
| LUT3             |  5996 |                 CLB |
| LUT5             |  3953 |                 CLB |
| LUT4             |  2986 |                 CLB |
| LUT2             |  1859 |                 CLB |
| RAMD32           |  1746 |                 CLB |
| RAMS32           |   582 |                 CLB |
| SRLC32E          |   516 |                 CLB |
| FDSE             |   494 |            Register |
| MUXF7            |   488 |                 CLB |
| LUT1             |   451 |                 CLB |
| RXTX_BITSLICE    |   117 |                 I/O |
| IBUFCTRL         |    91 |              Others |
| SRL16E           |    86 |                 CLB |
| OBUFT_DCIEN      |    72 |                 I/O |
| INBUF            |    72 |                 I/O |
| MUXF8            |    58 |                 CLB |
| CARRY8           |    56 |                 CLB |
| OBUFT            |    36 |                 I/O |
| OBUF             |    29 |                 I/O |
| RAMB36E2         |    25 |            BLOCKRAM |
| TX_BITSLICE_TRI  |    23 |                 I/O |
| BITSLICE_CONTROL |    23 |                 I/O |
| INV              |    19 |                 CLB |
| DIFFINBUF        |    19 |                 I/O |
| RIU_OR           |    12 |                 I/O |
| HPIO_VREF        |     9 |                 I/O |
| BUFGCE           |     9 |               Clock |
| PLLE4_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| FDPE             |     2 |            Register |
| RAMB18E2         |     1 |            BLOCKRAM |
| MMCME4_ADV       |     1 |               Clock |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


