

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s'
================================================================
* Date:           Thu Nov  9 21:00:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.883 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s  |        8|        8| 80.000 ns | 80.000 ns |    3|    3| function |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       32|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        3|      4|     1077|     2892|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      383|    -|
|Register             |        -|      -|       11|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      4|     1088|     3307|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s  |        3|      4|  1077|  2892|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                            |                                                                      |        3|      4|  1077|  2892|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                              Variable Name                                             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_0_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_10_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_11_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_1_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_2_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_3_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_4_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_5_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_6_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_7_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_8_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216_res_V_data_9_V_TREADY   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1                                                                                         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10                                                                                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call24                                                                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                                                                                         |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                                                   |          |      0|  0|  32|          16|          16|
    +--------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  50|         11|    1|         11|
    |ap_done                      |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_0_V_read         |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_10_V_read        |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_11_V_read        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_1_V_read         |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_2_V_read         |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_3_V_read         |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_4_V_read         |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_5_V_read         |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_6_V_read         |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_7_V_read         |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_8_V_read         |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n        |   9|          2|    1|          2|
    |data_V_data_9_V_read         |   9|          2|    1|          2|
    |res_V_data_0_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_10_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_11_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_4_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_5_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_6_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_7_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_8_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res_V_data_9_V_TDATA_blk_n   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 383|         85|   38|         85|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  10|   0|   10|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_0_V                        |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_0_V                        |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                         data_V_data_0_V                        |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_1_V                        |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_1_V                        |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                         data_V_data_1_V                        |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_2_V                        |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_2_V                        |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                         data_V_data_2_V                        |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_3_V                        |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_3_V                        |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                         data_V_data_3_V                        |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_4_V                        |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_4_V                        |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                         data_V_data_4_V                        |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_5_V                        |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_5_V                        |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                         data_V_data_5_V                        |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_6_V                        |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_6_V                        |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                         data_V_data_6_V                        |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_7_V                        |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_7_V                        |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                         data_V_data_7_V                        |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_8_V                        |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_8_V                        |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                         data_V_data_8_V                        |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                         data_V_data_9_V                        |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                         data_V_data_9_V                        |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                         data_V_data_9_V                        |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_10_V                        |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_10_V                        |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                        data_V_data_10_V                        |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                        data_V_data_11_V                        |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_data_11_V                        |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                        data_V_data_11_V                        |    pointer   |
|res_V_data_0_V_TDATA      | out |   16|    axis    |                         res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_TVALID     | out |    1|    axis    |                         res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_TREADY     |  in |    1|    axis    |                         res_V_data_0_V                         |    pointer   |
|res_V_data_1_V_TDATA      | out |   16|    axis    |                         res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_TVALID     | out |    1|    axis    |                         res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_TREADY     |  in |    1|    axis    |                         res_V_data_1_V                         |    pointer   |
|res_V_data_2_V_TDATA      | out |   16|    axis    |                         res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_TVALID     | out |    1|    axis    |                         res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_TREADY     |  in |    1|    axis    |                         res_V_data_2_V                         |    pointer   |
|res_V_data_3_V_TDATA      | out |   16|    axis    |                         res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_TVALID     | out |    1|    axis    |                         res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_TREADY     |  in |    1|    axis    |                         res_V_data_3_V                         |    pointer   |
|res_V_data_4_V_TDATA      | out |   16|    axis    |                         res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_TVALID     | out |    1|    axis    |                         res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_TREADY     |  in |    1|    axis    |                         res_V_data_4_V                         |    pointer   |
|res_V_data_5_V_TDATA      | out |   16|    axis    |                         res_V_data_5_V                         |    pointer   |
|res_V_data_5_V_TVALID     | out |    1|    axis    |                         res_V_data_5_V                         |    pointer   |
|res_V_data_5_V_TREADY     |  in |    1|    axis    |                         res_V_data_5_V                         |    pointer   |
|res_V_data_6_V_TDATA      | out |   16|    axis    |                         res_V_data_6_V                         |    pointer   |
|res_V_data_6_V_TVALID     | out |    1|    axis    |                         res_V_data_6_V                         |    pointer   |
|res_V_data_6_V_TREADY     |  in |    1|    axis    |                         res_V_data_6_V                         |    pointer   |
|res_V_data_7_V_TDATA      | out |   16|    axis    |                         res_V_data_7_V                         |    pointer   |
|res_V_data_7_V_TVALID     | out |    1|    axis    |                         res_V_data_7_V                         |    pointer   |
|res_V_data_7_V_TREADY     |  in |    1|    axis    |                         res_V_data_7_V                         |    pointer   |
|res_V_data_8_V_TDATA      | out |   16|    axis    |                         res_V_data_8_V                         |    pointer   |
|res_V_data_8_V_TVALID     | out |    1|    axis    |                         res_V_data_8_V                         |    pointer   |
|res_V_data_8_V_TREADY     |  in |    1|    axis    |                         res_V_data_8_V                         |    pointer   |
|res_V_data_9_V_TDATA      | out |   16|    axis    |                         res_V_data_9_V                         |    pointer   |
|res_V_data_9_V_TVALID     | out |    1|    axis    |                         res_V_data_9_V                         |    pointer   |
|res_V_data_9_V_TREADY     |  in |    1|    axis    |                         res_V_data_9_V                         |    pointer   |
|res_V_data_10_V_TDATA     | out |   16|    axis    |                         res_V_data_10_V                        |    pointer   |
|res_V_data_10_V_TVALID    | out |    1|    axis    |                         res_V_data_10_V                        |    pointer   |
|res_V_data_10_V_TREADY    |  in |    1|    axis    |                         res_V_data_10_V                        |    pointer   |
|res_V_data_11_V_TDATA     | out |   16|    axis    |                         res_V_data_11_V                        |    pointer   |
|res_V_data_11_V_TVALID    | out |    1|    axis    |                         res_V_data_11_V                        |    pointer   |
|res_V_data_11_V_TREADY    |  in |    1|    axis    |                         res_V_data_11_V                        |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [9/9] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.88>
ST_2 : Operation 12 [8/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 12 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.88>
ST_3 : Operation 13 [7/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 13 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.88>
ST_4 : Operation 14 [6/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 14 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.88>
ST_5 : Operation 15 [5/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 15 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.88>
ST_6 : Operation 16 [4/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 16 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 17 [3/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 17 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.88>
ST_8 : Operation 18 [2/9] (7.88ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 18 'call' <Predicate = true> <Delay = 7.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 19 [1/9] (2.03ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 19 'call' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str335, i32 0, i32 0, [1 x i8]* @p_str336, [1 x i8]* @p_str337, [1 x i8]* @p_str338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str339, [1 x i8]* @p_str340)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str328, i32 0, i32 0, [1 x i8]* @p_str329, [1 x i8]* @p_str330, [1 x i8]* @p_str331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str332, [1 x i8]* @p_str333)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str325, [1 x i8]* @p_str326)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str315, [1 x i8]* @p_str316, [1 x i8]* @p_str317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str318, [1 x i8]* @p_str319)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str307, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str309, [1 x i8]* @p_str310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str311, [1 x i8]* @p_str312)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str293, i32 0, i32 0, [1 x i8]* @p_str294, [1 x i8]* @p_str295, [1 x i8]* @p_str296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str297, [1 x i8]* @p_str298)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str286, i32 0, i32 0, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str290, [1 x i8]* @p_str291)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:371]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln362        (call         ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
ret_ln371         (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="exp_table1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="invert_table2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_stable<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="0" index="3" bw="16" slack="0"/>
<pin id="221" dir="0" index="4" bw="16" slack="0"/>
<pin id="222" dir="0" index="5" bw="16" slack="0"/>
<pin id="223" dir="0" index="6" bw="16" slack="0"/>
<pin id="224" dir="0" index="7" bw="16" slack="0"/>
<pin id="225" dir="0" index="8" bw="16" slack="0"/>
<pin id="226" dir="0" index="9" bw="16" slack="0"/>
<pin id="227" dir="0" index="10" bw="16" slack="0"/>
<pin id="228" dir="0" index="11" bw="16" slack="0"/>
<pin id="229" dir="0" index="12" bw="16" slack="0"/>
<pin id="230" dir="0" index="13" bw="16" slack="0"/>
<pin id="231" dir="0" index="14" bw="16" slack="0"/>
<pin id="232" dir="0" index="15" bw="16" slack="0"/>
<pin id="233" dir="0" index="16" bw="16" slack="0"/>
<pin id="234" dir="0" index="17" bw="16" slack="0"/>
<pin id="235" dir="0" index="18" bw="16" slack="0"/>
<pin id="236" dir="0" index="19" bw="16" slack="0"/>
<pin id="237" dir="0" index="20" bw="16" slack="0"/>
<pin id="238" dir="0" index="21" bw="16" slack="0"/>
<pin id="239" dir="0" index="22" bw="16" slack="0"/>
<pin id="240" dir="0" index="23" bw="16" slack="0"/>
<pin id="241" dir="0" index="24" bw="16" slack="0"/>
<pin id="242" dir="0" index="25" bw="17" slack="0"/>
<pin id="243" dir="0" index="26" bw="18" slack="0"/>
<pin id="244" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln362/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="245"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="216" pin=10"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="216" pin=11"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="216" pin=12"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="216" pin=13"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="216" pin=14"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="216" pin=15"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="216" pin=16"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="216" pin=17"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="216" pin=18"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="216" pin=19"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="216" pin=20"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="216" pin=21"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="216" pin=22"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="216" pin=23"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="216" pin=24"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="216" pin=25"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="216" pin=26"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {9 }
	Port: res_V_data_1_V | {9 }
	Port: res_V_data_2_V | {9 }
	Port: res_V_data_3_V | {9 }
	Port: res_V_data_4_V | {9 }
	Port: res_V_data_5_V | {9 }
	Port: res_V_data_6_V | {9 }
	Port: res_V_data_7_V | {9 }
	Port: res_V_data_8_V | {9 }
	Port: res_V_data_9_V | {9 }
	Port: res_V_data_10_V | {9 }
	Port: res_V_data_11_V | {9 }
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_0_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_1_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_2_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_3_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_4_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_5_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_6_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_7_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_8_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_9_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_10_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : data_V_data_11_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_0_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_1_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_2_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_3_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_4_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_5_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_6_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_7_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_8_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_9_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_10_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : res_V_data_11_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : exp_table1 | {1 2 3 4 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,12u>,softmax_config7> : invert_table2 | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_12u_softmax_config7_s_fu_216 |    4    |  8.727  |   790   |   2397  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    4    |  8.727  |   790   |   2397  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    8   |   790  |  2397  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   790  |  2397  |
+-----------+--------+--------+--------+--------+
