#pragma warning(disable:4996)

#include <stdio.h>
#include <errno.h>

// MIPS single cycle uarch emulator

// Memory is a global data structure
int memory[0x400000];
unsigned int pc = 0;
int Regs[32] = { 0, };

struct inst
{
	int opcode;
	int rs;
	int rd;
	int rt;
	int shamt;
	int func;
	int imm_;
	int addr;
	int s_imm;
	int z_imm;
	int b_addr;
	int j_addr;
};

// cache ±¸Çö // direct cache
typedef struct {
	int tag;
	int valid;
	int dirty;
	int data[16];
}cacheline;

cacheline cache[64];
int oldest;
int cache_hit;
int cache_miss;

int total_cycles = 0;

int Read_Memory(int addr)
{
	int tmp = addr - (addr % 64);
	int tag = (addr / 4 & 0xfffff800) >> 11;
	int index = (addr / 4 & 0x7f0) >> 4;
	int offset = (addr / 4 & 0xf);

	//cache hit
	if ((cache[index].tag == tag) && (cache[index].valid == 1))
	{
		cache_hit++;
		total_cycles++;
		return cache[index].data[offset];
	}

	//cache cold miss
	cache_miss++;
	total_cycles += 1000;
	if (cache[index].valid == 0)
	{
		cache[index].valid = 1;
		cache[index].tag = tag;
		for (int n = 0; n < 16; n++)
		{
			cache[index].data[n] = memory[tmp / 4];
			tmp = tmp + 4;
		}
		return memory[addr / 4];
	}

	//cache conflict miss
	else {
		if (cache[index].dirty == 1)
		{
			tmp = (cache[index].tag << 13) | (index << 6);
			for (int n = 0; n < 16; n++)
			{
				memory[tmp / 4] = cache[index].data[n];
				tmp = tmp + 4;
			}
		}
		cache[index].tag = tag;
		tmp = addr - (addr % 64);
		for (int n = 0; n < 16; n++)
		{
			cache[index].data[n] = memory[tmp / 4];
			tmp = tmp + 4;
		}
		return memory[addr / 4];
	}
}

void Write_Memory(int addr, int val)
{
	int tmp = addr - (addr % 64);
	int tag = (addr / 4 & 0xfffff800) >> 11;
	int index = (addr / 4 & 0x7f0) >> 4;
	int offset = (addr / 4 & 0xf);

	//cache hit
	if ((cache[index].tag == tag) && (cache[index].valid == 1))
	{
		cache[index].dirty = 1;
		cache[index].data[offset] = val;
		cache_hit++;
		total_cycles++;
		return;
	}
	//cache cold miss
	cache_miss++;
	total_cycles += 1000;
	if (cache[index].valid == 0)
	{
		cache[index].valid = 1;
		cache[index].tag = tag;
		for (int n = 0; n < 16; n++)
		{
			cache[index].data[n] = memory[tmp / 4];
			tmp = tmp + 4;
		}
		cache[index].data[offset] = val;
		cache[index].dirty = 1;
		return;
	}

	//cache conflict miss
	else {
		if (cache[index].dirty == 1)
		{
			tmp = (cache[index].tag << 13) | (index << 6);
			for (int n = 0; n < 16; n++)
			{
				memory[tmp / 4] = cache[index].data[n];
				tmp = tmp + 4;
			}
		}
		cache[index].tag = tag;
		tmp = addr - (addr % 64);
		for (int n = 0; n < 16; n++)
		{
			cache[index].data[n] = memory[tmp / 4];
			tmp = tmp + 4;
		}
		cache[index].data[offset] = val;
		cache[index].dirty = 1;
		return;
	}
}

void print_inst(struct inst in)
{
	printf("pc: 0x%x opcode: 0x%x rs: 0x%x rd: 0x%x rt: 0x%x shamt: 0x%x func: 0x%x imm_: 0x%x s_imm: 0x%x z_imm: 0x%x, b_addr:0x%x, j_addr 0x%x\n",
		pc, in.opcode, in.rs, in.rt, in.rd, in.shamt, in.func, in.imm_, in.s_imm, in.z_imm, in.b_addr, in.j_addr);
	printf("R[rs]: 0x%x R[rt]: 0x%x R[rd]: 0x%x\n",
		Regs[in.rs], Regs[in.rt], Regs[in.rd]);
}

int main(int argc, char* argv[])
{

	// test for checking binary input/output
	FILE* fp = NULL;
	fp = fopen("fib.bin", "rb");
	if (fp == NULL)
	{
		perror("file open error");
	}

	int i = 0;
	int var = 0;

	int AluResult = 0;
	int R_inst = 0;
	int I_inst = 0;
	int J_inst = 0;
	int Nop = 0;
	int M_count = 0;
	int B_count = 0;
	int B_S_count = 0;

	// Initialization: Loading program
	while (1)
	{
		int ret = fread(&var, sizeof(var), 1, fp);
		if (ret == 0) break;

		unsigned int b1, b2, b3, b4;
		b1 = var & 0x000000ff;
		b2 = var & 0xff00;
		b3 = var & 0x00ff0000;
		b4 = (var >> 24) & 0xff;
		int res = (b1 << 24) | (b2 << 8) | (b3 >> 8) | b4;

		int instruction = res;
		memory[i] = instruction;
		i++;
	}
	fclose(fp);

	// Initialization: Registers
	for (int k = 0; k < 32; k++)
		Regs[k] = 0;
	Regs[29] = 0x1000000;
	Regs[31] = 0xffffffff;

	while (1)
	{
		// terminal condition check
		if (pc == 0xffffffff) break;

		// Instruction Fetch
		int inst = Read_Memory(pc);
		total_cycles++;	// fetch cycle count

		// Instruction Decode
		int opcode = (inst >> 26) & 0x3f;
		int rs = (inst >> 21) & 0x1f;
		int rt = (inst >> 16) & 0x1f;
		int rd = (inst >> 11) & 0x1f;
		int shamt = (inst >> 6) & 0x1f;
		int func = inst & 0x0000003f;
		int imm_ = inst & 0x0000ffff;
		int addr = inst & 0x03ffffff;
		int s_imm = (imm_ & 0x8000) ? (imm_ | 0xffff0000) : (imm_);
		int z_imm = imm_ & 0x0000ffff;
		int b_addr = s_imm * 4;
		int j_addr = ((pc + 4) & 0xf0000000) | (addr << 2);
		int test = inst;

		struct inst i_;
		i_.opcode = opcode;
		i_.rs = rs;
		i_.rd = rd;
		i_.rt = rt;
		i_.shamt = shamt;
		i_.func = func;
		i_.imm_ = imm_;
		i_.addr = addr;
		i_.s_imm = s_imm;
		i_.z_imm = z_imm;
		i_.b_addr = b_addr;
		i_.j_addr = j_addr;
		total_cycles++; // decode cycle count

		// Excution loop
		switch (opcode)
		{
		case 0x8: // Add Imm
			AluResult = Regs[rs] + s_imm;
			printf("@ 0x%x AddI :  R[%d]: 0x%x + 0x%x -> R[%d]: 0x%x\n",
				pc, rs, Regs[rs], s_imm, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x9: // Add Imm. Unsigned
			AluResult = Regs[rs] + s_imm;
			printf("@ 0x%x AddIU:  R[%d]: 0x%x + 0x%x -> R[%d]: 0x%x\n",
				pc, rs, Regs[rs], s_imm, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0xc: // And imm
			AluResult = Regs[rs] & z_imm;
			printf("@ 0x%x ANDI:  R[%d] : 0x%x & 0x%x -> R[%d]: 0x%x\n",
				pc, rs, Regs[rs], z_imm, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x4: // Branch On Equal
			if (Regs[rs] == Regs[rt])
			{
				AluResult = pc + 4 + b_addr;
				B_S_count = B_S_count + 1;
			}
			else
			{
				AluResult = pc + 4;
			}
			printf("@ 0x%x BOE:  if(R[%d]: 0x%x == R[%d]: 0x%x) pc + 4 + b_addr: 0x%x // pc + 4 -> pc: 0x%x\n",
				pc, rs, Regs[rs], rt, Regs[rt], b_addr, AluResult);
			pc = AluResult;
			B_count = B_count + 1;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x5: // Branch On Not Equal
			if (Regs[rs] != Regs[rt])
			{
				AluResult = pc + 4 + b_addr;
				B_S_count = B_S_count + 1;
			}
			else
			{
				AluResult = pc + 4;
			}
			printf("@ 0x%x BNE:  if(R[%d]: 0x%x != R[%d]: 0x%x) pc + 4 + b_addr: 0x%x // pc + 4 -> pc: 0x%x\n",
				pc, rs, Regs[rs], rt, Regs[rt], b_addr, AluResult);
			pc = AluResult;
			B_count = B_count + 1;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x2: // Jump
			printf("@ 0x%x Jump:  j_addr: 0x%x -> pc: 0x%x\n",
				pc, j_addr, j_addr);
			pc = j_addr;
			J_inst = J_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x3: // Junp And Link
			AluResult = pc + 8;
			printf("@ 0x%x JAL:  pc + 8 -> Regs[31], j_addr: 0x%x -> pc: 0x%x\n",
				pc, j_addr, AluResult);
			Regs[31] = pc + 8;
			pc = j_addr;
			J_inst = J_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0xf: // Load Upper Imm
			AluResult = (imm_ << 16);
			printf("@ 0x%x LUI  : imm: 0x%x & 16'b0 -> R[%d]: 0x%x",
				pc, imm_, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x23: // Load Word
			AluResult = Regs[rs] + s_imm;
			printf("@ 0x%x LW:  M[ R[%d]:0x%x + 0x%x] -> R[%d]: 0x%x\n",
				pc, rs, Regs[rs], s_imm, rt, AluResult);
			Regs[rt] = Read_Memory(AluResult);
			pc = pc + 4;
			M_count = M_count + 1;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0xd: // OR Imm
			AluResult = Regs[rs] | z_imm;
			printf("@ 0x%x ORI: R[%d]: 0x%x + z_imm: 0x%x -> R[%d] 0x%x\n",
				pc, rs, Regs[rs], z_imm, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0xa: // Set Less Than Imm
			AluResult = (Regs[rs] < s_imm) ? 1 : 0;
			printf("@ 0x%x SLTI: (R[%d]: 0x%x < s_imm: 0x%x) ? 1 : 0 -> R[%d]: 0x%x\n",
				pc, rs, Regs[rs], s_imm, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0xb: // Set Less Than Imm. Unsigned
			AluResult = (Regs[rs] < s_imm) ? 1 : 0;
			printf("@ 0x%x SLTIU: (R[%d]: 0x%x | s_imm: 0x%x) ? 1 : 0 -> R[%d]: 0x%x\n",
				pc, rs, Regs[rs], s_imm, rt, AluResult);
			Regs[rt] = AluResult;
			pc = pc + 4;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x2b: // Store Word
			AluResult = Regs[rs] + s_imm;
			printf("@ 0x%x SW:  R[%d]: 0x%x -> M[ R[%d]:0x%x + s_imm 0x%x ]\n",
				pc, rt, Regs[rt], rs, Regs[rs], s_imm);
			Write_Memory(AluResult, Regs[rt]);
			pc = pc + 4;
			M_count = M_count + 1;
			I_inst = I_inst + 1;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;

		case 0x0: // op = 0 & func
			switch (func)
			{
			case 0x20: // Add
				AluResult = Regs[rs] + Regs[rt];
				printf("@ 0x%x Add:  R[%d]: 0x%x + R[%d]: 0x%x -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x21: // Add Unsigned
				AluResult = Regs[rs] + Regs[rt];
				printf("@ 0x%x AddU:  R[%d]: 0x%x + R[%d]: 0x%x -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x24: // And
				AluResult = Regs[rs] & Regs[rt];
				printf("@ 0x%x AND:  R[%d]: 0x%x & Regs[%d]: 0x%x -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x08: // Jump Register
				AluResult = Regs[rs];
				printf("@ 0x%x JR:  R[%d]: 0x%x -> pc: 0x%x\n",
					pc, rs, Regs[rs], AluResult);
				pc = AluResult;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x27: // NOR
				AluResult = !(Regs[rs] | Regs[rt]);
				printf("@ 0x%x NOR:  ~ (R[%d]: 0x%x | R[%d]: 0x%x) -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x25: // OR
				AluResult = Regs[rs] | Regs[rt];
				printf("@ 0x%x OR:  R[%d]: 0x%x | R[%d]: 0x%x -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x2a: // Set Less Than
				AluResult = (Regs[rs] < Regs[rt]) ? 1 : 0;
				printf("@ 0x%x SLT:  (R[%d]: 0x%x | R[%d]: 0x%x) ? 1 : 0 -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x2b: // Set Less Than Unsigned
				AluResult = (Regs[rs] < Regs[rt]) ? 1 : 0;
				printf("@ 0x%x SLTU:  (R[%d]: 0x%x | R[%d]: 0x%x) ? 1 : 0 -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x01: // Shift Left Logical
				AluResult = (Regs[rt] << shamt);
				printf("@ 0x%x SLL:  R[%d]: 0x%x << shamt: 0x%x -> R[%d]: 0x%x\n",
					pc, rt, Regs[rt], shamt, rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x02: // Shift Right Logical
				AluResult = (Regs[rt] >> shamt);
				printf("@ 0x%x SLL:  R[%d]: 0x%x << shamt: 0x%x -> R[%d]: 0x%x\n",
					pc, rt, Regs[rt], shamt, rd, AluResult);
				pc = pc + 4;
				Regs[rd] = AluResult;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x22: // Subtract
				AluResult = Regs[rs] - Regs[rt];
				printf("@ 0x%x Sub:  R[%d]: 0x%x - R[%d]: 0x%x -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

			case 0x23: // Subtract Unsigned
				AluResult = Regs[rs] - Regs[rt];
				printf("@ 0x%x Aub:  R[%d]: 0x%x - R[%d]: 0x%x -> R[%d]: 0x%x\n",
					pc, rs, Regs[rs], rt, Regs[rt], rd, AluResult);
				Regs[rd] = AluResult;
				pc = pc + 4;
				R_inst = R_inst + 1;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;

				//case 0x9:  // Jump And Link Register
				//	AluResult = Regs[rs];
				//	printf("@ 0x%x JALR: Regs[%d]: 0x%x -> Regs[31], jump_target_address: 0x%x -> pc: 0x%x\n",
				//		pc, rs, Regs[rs], Regs[rs], AluResult);
				//	Regs[31] = AluResult;
				//	int JALR = 0x00;	// ÀÌÀüÀÇ rs°ª°ú funct¿¡ 0x8(JR)À» ³Ö¾î 8ÀÚ¸® ¸í·É¾î¸¦ ¸¸µç´Ù.
				//	memory[(pc + 4) / 4] = JALR;
				//	pc = pc + 4;
				//	J_inst = J_inst + 1;
				//	break;


			default:
				printf("@ 0x%x Nop\n", pc);
				Nop = Nop + 1;
				pc = pc + 4;
				total_cycles += 3;	// cycle Ex, Mem, WB count
				break;
			}
			break;

		default:
			printf("@ 0x%x Nop\n", pc);
			Nop = Nop + 1;
			pc = pc + 4;
			total_cycles += 3;	// cycle Ex, Mem, WB count
			break;
		}

	}

	// Output result & stats
	printf("\n\nTotal cycle num: %d\n", total_cycles);
	printf("Final return value Regs[2]: 0x%x\n", Regs[2]);
	printf("Num of Executed Inst: %d\n(R_inst: %d, I_inst: %d, J_inst:%d, Nop: %d)\n",
		R_inst + I_inst + J_inst + Nop, R_inst, I_inst, J_inst, Nop);
	printf("Memory Access inst: %d\n", M_count);
	printf("Num of Branch: %d\nNum of Branch taken: %d\n\n", B_count, B_S_count);
	printf("cache hit / miss num: %d / %d\n", cache_hit, cache_miss);
	printf("cache hit rate: %f\n", ((float)(cache_hit) / ((float)cache_hit + (float)cache_miss)) * 100);

	return 0;
}
