Generating HDL for page 13.65.05.1 E CH STATUS SAMPLE-ACC at 8/6/2020 8:34:25 PM
DOT Function at 3D has one output from a Trigger, one output from Non-Trigger
   Trigger block pin E located at 3D, Non-trigger is located at 3E Output is to 2D
   Using Trigger faux pin W as input side of pin E
Found combinatorial loop (need D FF) at output of gate at 5A
Found combinatorial loop (need D FF) at output of gate at 4A
Ignoring Logic Block 4F with symbol L
Processing extension from block at 3C (Database ID=225361) to 3D (Database ID=225362)
Copied connection to extension input pin F to master block at 3C
Copied connection to extension input pin W to master block at 3C
Copied connection from extension output pin E to master block at 3C
Copied mapped pin F from extension 3D to master block at 3C
Copied mapped pin H from extension 3D to master block at 3C
Moved connection from extension 3D pin E to be from master at 3C
Processing extension from block at 3F (Database ID=225369) to 3G (Database ID=225370)
Copied connection to extension input pin E to master block at 3F
Copied connection to extension input pin A to master block at 3F
Copied connection to extension input pin P to master block at 3F
Copied connection from extension output pin B to master block at 3F
Copied mapped pin A from extension 3G to master block at 3F
Copied mapped pin E from extension 3G to master block at 3F
Copied mapped pin F from extension 3G to master block at 3F
Copied mapped pin X from extension 3G to master block at 3F
Moved connection from extension 3G pin B to be from master at 3F
Processing extension from block at 3H (Database ID=225374) to 3I (Database ID=225376)
Copied connection to extension input pin A to master block at 3H
Copied connection to extension input pin E to master block at 3H
Copied connection to extension input pin P to master block at 3H
Copied connection from extension output pin B to master block at 3H
Copied mapped pin A from extension 3I to master block at 3H
Copied mapped pin E from extension 3I to master block at 3H
Copied mapped pin F from extension 3I to master block at 3H
Copied mapped pin X from extension 3I to master block at 3H
Moved connection from extension 3I pin B to be from master at 3H
Removed 1 outputs from Gate at 3A to ignored block(s) or identical signal names
Removed 11 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5F to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 2G to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2I to ignored block(s) or identical signal names
Removed 3 outputs from Dot Function at 1H to ignored block(s) or identical signal names
Generating Statement for block at 5A with *latched* output pin(s) of OUT_5A_E_Latch, OUT_5A_E_Latch
	and inputs of MS_E_CH_RESET,OUT_4A_F,MS_E_CH_END_OF_2ND_ADDR_TRF
	and logic function of NAND
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_F_Latch, OUT_4A_F_Latch, OUT_4A_F_Latch
	and inputs of OUT_5A_E,OUT_5B_NoPin
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_L
	and inputs of OUT_4A_F
	and logic function of EQUAL
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_E_CH_INT_END_OF_TRANSFER,PS_LOGIC_GATE_Z
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PS_LOGIC_GATE_Z,OUT_2F_D
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_C
	and inputs of OUT_2C_B,OUT_4A_F,PS_E_CH_EXT_END_OF_TRANSFER
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_R
	and inputs of OUT_DOT_5C
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_H, OUT_3C_E
	and inputs of OUT_4C_R,OUT_5F_C,OUT_2D_C,OUT_3E_G
	and logic function of Trigger
Generating Statement for block at 2C with output pin(s) of OUT_2C_B, OUT_2C_B, OUT_2C_B
	and inputs of OUT_3C_H
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_C, OUT_2D_C, OUT_2D_C
	and inputs of OUT_3C_E
	and logic function of Special
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of PS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_C, OUT_5F_C, OUT_5F_C, OUT_5F_C, OUT_5F_C, OUT_5F_C
	and inputs of PS_2ND_CLOCK_PULSE_2
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_F, OUT_3F_B
	and inputs of OUT_2D_C,OUT_5F_C,OUT_2C_B,OUT_5F_C,MS_PROGRAM_RESET_2
	and logic function of Trigger
Generating Statement for block at 2F with output pin(s) of OUT_2F_D, OUT_2F_D
	and inputs of OUT_3F_F
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_C, OUT_2G_C
	and inputs of OUT_3F_B
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_K
	and inputs of MS_RECOVER_LATCH_STAR_1311
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_F, OUT_3H_B
	and inputs of OUT_5F_C,OUT_2G_C,OUT_5F_C,OUT_2F_D,MS_PROGRAM_RESET_2
	and logic function of Trigger
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of OUT_3H_F
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_C
	and inputs of OUT_DOT_3I
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_DOT_5C
	and inputs of OUT_4B_G,OUT_5C_C
	and logic function of OR
Generating Statement for block at 3I with output pin(s) of OUT_DOT_3I
	and inputs of OUT_3H_B,PS_GT_OFF_E_CH_ST_SPL_DLY
	and logic function of OR
Generating Statement for block at 1H with output pin(s) of OUT_DOT_1H
	and inputs of OUT_5H_K,OUT_2H_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_E_CH_INT_END_OF_XFER_DELAYED
	from gate output OUT_5A_E
Generating output sheet edge signal assignment to 
	signal PS_E_CH_INT_END_OF_TRF_DELAYED
	from gate output OUT_3A_L
Generating output sheet edge signal assignment to 
	signal MS_E_CH_STATUS_SAMPLE_B
	from gate output OUT_2C_B
Generating output sheet edge signal assignment to 
	signal PS_E_CH_STATUS_SAMPLE_B
	from gate output OUT_2D_C
Generating output sheet edge signal assignment to 
	signal PS_E_CH_SECOND_SAMPLE_B
	from gate output OUT_2G_C
Generating output sheet edge signal assignment to 
	signal PS_E_CH_STATUS_SAMPLE_B_DELAY
	from gate output OUT_2I_C
Generating output sheet edge signal assignment to 
	signal MS_E_CH_STATUS_SAMPLE_B_DELAY
	from gate output OUT_DOT_1H
Generating D Flip Flop for block at 5A
Generating D Flip Flop for block at 4A
