INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:128]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:134]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:140]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:146]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:152]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:158]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:164]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:170]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:176]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:182]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:188]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:194]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:200]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:206]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/most recent fuck/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
