# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1062.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-18 10:38:47 IST
# hostname  : vlsi-moon.vlsidomain
# pid       : 217635
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:42101' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAwnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyFNj0ANCfSA7HS6aypDMUMJQDBQtA4omMsQzmABV8gD1JQF5JUDZDCBfCElWDyyaA7YDAEW5FTE=' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/vga_4/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/vga_4/.tmp/.initCmds.tcl' 'vga_4.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/vga_4/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/vga_4/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_4.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_4.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_4.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_4.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_4.sv(33): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] ../vga_4.sv(37): expression size 32 truncated to fit in target size 7
[INFO (VERI-8005)] ../vga_4.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 33 of 35 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
0: Finished reduce in 0s
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
0.0.PRE: Performing Proof Simplification...
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 217701@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.N: Proofgrid shell started at 217700@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Proofgrid shell started at 217735@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.Ht: Proofgrid shell started at 217732@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.B: Proofgrid shell started at 217734@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ht: Last scan. Per property time limit: 0s
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.Oh: Proofgrid shell started at 217733@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Oh: Exited with Success (@ 0.09 s)
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  1	[0.33 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.N: Trace Attempt  4	[0.34 s]
0.0.N: Trace Attempt  5	[0.34 s]
0.0.N: Trace Attempt  1	[0.76 s]
0.0.N: Trace Attempt  2	[0.76 s]
0.0.N: Trace Attempt  3	[0.76 s]
0.0.N: Trace Attempt  4	[0.77 s]
0.0.N: Trace Attempt  5	[0.77 s]
0.0.N: Trace Attempt  1	[1.25 s]
0.0.N: Trace Attempt  2	[1.25 s]
0.0.N: Trace Attempt  3	[1.25 s]
0.0.N: Trace Attempt  4	[1.26 s]
0.0.N: Trace Attempt  5	[1.26 s]
0.0.AM: Trace Attempt  1	[2.18 s]
0.0.AM: Trace Attempt  2	[2.18 s]
0.0.AM: Trace Attempt  3	[2.18 s]
0.0.AM: Trace Attempt  4	[2.18 s]
0.0.AM: Trace Attempt  5	[2.18 s]
0.0.N: Trace Attempt  1	[3.97 s]
0.0.N: Trace Attempt  2	[3.97 s]
0.0.N: Trace Attempt  3	[3.97 s]
0.0.N: Trace Attempt  4	[3.97 s]
0.0.N: Trace Attempt  5	[3.98 s]
0.0.Hp: Trace Attempt 401	[4.01 s]
0.0.B: Trace Attempt 1842	[4.00 s]
0.0.Ht: Trace Attempt 2065	[4.00 s]
0.0.AM: Trace Attempt 278	[6.25 s]
0.0.N: Trace Attempt  1	[6.46 s]
0.0.N: Trace Attempt  2	[6.46 s]
0.0.N: Trace Attempt  3	[6.46 s]
0.0.N: Trace Attempt  4	[6.46 s]
0.0.N: Trace Attempt  5	[6.46 s]
0.0.Hp: Trace Attempt 541	[8.03 s]
0.0.B: Trace Attempt 2554	[8.00 s]
0.0.Ht: Trace Attempt 2744	[8.01 s]
0.0.N: Trace Attempt  1	[8.91 s]
0.0.N: Trace Attempt  2	[8.91 s]
0.0.N: Trace Attempt  3	[8.91 s]
0.0.N: Trace Attempt  4	[8.92 s]
0.0.N: Trace Attempt  5	[8.92 s]
0.0.AM: Trace Attempt 348	[10.33 s]
0.0.Hp: Trace Attempt 623	[12.04 s]
0.0.B: Trace Attempt 3085	[12.01 s]
0.0.Ht: Trace Attempt 3243	[12.01 s]
0.0.N: Trace Attempt  1	[12.22 s]
0.0.N: Trace Attempt  2	[12.22 s]
0.0.N: Trace Attempt  3	[12.22 s]
0.0.N: Trace Attempt  5	[12.22 s]
0.0.AM: Trace Attempt 386	[14.37 s]
0.0.Hp: Trace Attempt 699	[16.08 s]
0.0.B: Trace Attempt 3525	[16.01 s]
0.0.Ht: Trace Attempt 3647	[16.02 s]
0.0.N: Trace Attempt 289	[16.23 s]
0.0.AM: Trace Attempt 422	[18.37 s]
0.0.B: Trace Attempt 3910	[20.02 s]
0.0.Ht: Trace Attempt 3981	[20.02 s]
0.0.Hp: Trace Attempt 771	[20.11 s]
0.0.N: Trace Attempt 350	[20.41 s]
0.0.AM: Trace Attempt 462	[22.50 s]
0.0.B: Trace Attempt 4253	[24.02 s]
0.0.Ht: Trace Attempt 4314	[24.03 s]
0.0.Hp: Trace Attempt 837	[24.12 s]
0.0.N: Trace Attempt 398	[24.60 s]
0.0.AM: Trace Attempt  1	[26.28 s]
0.0.AM: Trace Attempt  2	[26.28 s]
0.0.AM: Trace Attempt  3	[26.28 s]
0.0.AM: Trace Attempt  4	[26.28 s]
0.0.AM: Trace Attempt  5	[26.29 s]
0.0.Ht: Trace Attempt 4619	[28.03 s]
0.0.B: Trace Attempt 4573	[28.03 s]
0.0.AM: Trace Attempt  1	[29.03 s]
0.0.AM: Trace Attempt  2	[29.03 s]
0.0.AM: Trace Attempt  3	[29.04 s]
0.0.AM: Trace Attempt  4	[29.04 s]
0.0.AM: Trace Attempt  5	[29.04 s]
0.0.N: Trace Attempt 465	[29.68 s]
0.0.Hp: Trace Attempt 890	[30.59 s]
0.0.B: Trace Attempt 4864	[32.03 s]
0.0.Ht: Trace Attempt 4897	[32.04 s]
0.0.AM: Trace Attempt 268	[33.17 s]
0.0.N: Trace Attempt  1	[33.34 s]
0.0.N: Trace Attempt  2	[33.35 s]
0.0.N: Trace Attempt  3	[33.35 s]
0.0.N: Trace Attempt  4	[33.35 s]
0.0.N: Trace Attempt  5	[33.35 s]
0.0.Hp: Trace Attempt 993	[34.59 s]
0.0.B: Trace Attempt 5134	[36.03 s]
0.0.Ht: Trace Attempt 5169	[36.05 s]
0.0.N: Trace Attempt 274	[37.36 s]
0.0.AM: Trace Attempt 313	[37.28 s]
0.0.Hp: Trace Attempt 1082	[38.61 s]
0.0.B: Trace Attempt 5388	[40.05 s]
0.0.Ht: Trace Attempt 5424	[40.05 s]
0.0.N: Trace Attempt 324	[41.38 s]
0.0.AM: Trace Attempt 360	[41.30 s]
0.0.Hp: Trace Attempt 1168	[42.63 s]
0.0.Ht: Trace Attempt 5667	[44.05 s]
0.0.B: Trace Attempt 5635	[44.06 s]
0.0.N: Trace Attempt 379	[45.41 s]
0.0.AM: Trace Attempt 420	[45.34 s]
0.0.Hp: Trace Attempt 1204	[46.65 s]
0.0.Ht: Trace Attempt 5903	[48.06 s]
0.0.B: Trace Attempt 5870	[48.07 s]
0.0.AM: Trace Attempt 448	[49.39 s]
0.0.N: Trace Attempt 403	[49.49 s]
0.0.Hp: Trace Attempt 1255	[50.71 s]
0.0.Ht: Trace Attempt 6113	[52.08 s]
0.0.B: Trace Attempt 6093	[52.08 s]
0.0.N: Trace Attempt 421	[53.63 s]
0.0.Hp: Trace Attempt 1302	[54.78 s]
0.0.AM: Trace Attempt 463	[54.81 s]
0.0.B: Trace Attempt 6306	[56.09 s]
0.0.Ht: Trace Attempt 6344	[56.09 s]
0.0.N: Trace Attempt 438	[57.97 s]
0.0.Hp: Trace Attempt 1346	[58.89 s]
0.0.B: Trace Attempt 6507	[60.10 s]
0.0.Ht: Trace Attempt 6522	[60.10 s]
0.0.AM: Trace Attempt 467	[61.25 s]
0.0.N: Trace Attempt 448	[62.23 s]
0.0.Hp: Trace Attempt 1389	[62.91 s]
0.0.B: Trace Attempt 6702	[64.11 s]
0.0.Ht: Trace Attempt 6719	[64.11 s]
0.0.N: Trace Attempt  1	[65.92 s]
0.0.N: Trace Attempt  2	[65.92 s]
0.0.N: Trace Attempt  3	[65.92 s]
0.0.N: Trace Attempt  4	[65.92 s]
0.0.N: Trace Attempt  5	[65.93 s]
0.0.AM: Trace Attempt 477	[66.16 s]
0.0.Hp: Trace Attempt 1441	[66.92 s]
0.0.B: Trace Attempt 6893	[68.11 s]
0.0.Ht: Trace Attempt 6913	[68.13 s]
0.0.N: Trace Attempt 273	[69.95 s]
0.0.AM: Trace Attempt 372	[70.17 s]
0.0.Hp: Trace Attempt 1499	[70.95 s]
0.0.B: Trace Attempt 7081	[72.12 s]
0.0.Ht: Trace Attempt 7077	[72.13 s]
0.0.N: Trace Attempt 324	[73.97 s]
0.0.AM: Trace Attempt 514	[74.81 s]
0.0.Hp: Trace Attempt 1552	[74.97 s]
0.0.B: Trace Attempt 7267	[76.12 s]
0.0.Ht: Trace Attempt 7263	[76.14 s]
0.0.AM: Trace Attempt  1	[76.63 s]
0.0.AM: Trace Attempt  2	[76.63 s]
0.0.AM: Trace Attempt  3	[76.63 s]
0.0.AM: Trace Attempt  4	[76.64 s]
0.0.AM: Trace Attempt  5	[76.64 s]
0.0.N: Trace Attempt 378	[78.00 s]
0.0.Hp: Trace Attempt 1603	[79.00 s]
0.0.Ht: Trace Attempt 7443	[80.14 s]
0.0.B: Trace Attempt 7448	[80.15 s]
0.0.AM: Trace Attempt 276	[80.66 s]
0.0.N: Trace Attempt 403	[82.11 s]
0.0.Hp: Trace Attempt 1658	[83.05 s]
0.0.Ht: Trace Attempt 7594	[84.15 s]
0.0.B: Trace Attempt 7621	[84.15 s]
0.0.AM: Trace Attempt 349	[84.74 s]
0.0.N: Trace Attempt 421	[86.22 s]
0.0.Hp: Trace Attempt 1711	[87.07 s]
0.0.B: Trace Attempt 7792	[88.16 s]
0.0.Ht: Trace Attempt 7764	[88.17 s]
0.0.AM: Trace Attempt 435	[88.75 s]
0.0.N: Trace Attempt 437	[90.26 s]
0.0.Hp: Trace Attempt 1757	[91.08 s]
0.0.Ht: Trace Attempt 7936	[92.17 s]
0.0.B: Trace Attempt 7960	[92.18 s]
0.0.AM: Trace Attempt 461	[92.77 s]
0.0.N: Trace Attempt 445	[94.26 s]
0.0.Hp: Trace Attempt 1805	[95.11 s]
0.0.Ht: Trace Attempt 8077	[96.18 s]
0.0.B: Trace Attempt 8121	[96.18 s]
0.0.AM: Trace Attempt 494	[97.01 s]
0.0.N: Trace Attempt 476	[98.57 s]
0.0.N: Trace Attempt  1	[98.58 s]
0.0.N: Trace Attempt  2	[98.58 s]
0.0.N: Trace Attempt  3	[98.58 s]
0.0.N: Trace Attempt  4	[98.58 s]
0.0.N: Trace Attempt  5	[98.58 s]
0.0.Hp: Trace Attempt 1852	[99.11 s]
0.0.B: Trace Attempt 8282	[100.19 s]
0.0.Ht: Trace Attempt 8226	[100.19 s]
0.0.AM: Trace Attempt 520	[101.23 s]
0.0.N: Trace Attempt 272	[102.62 s]
0.0.Hp: Trace Attempt 1898	[103.12 s]
0.0.B: Trace Attempt 8441	[104.20 s]
0.0.Ht: Trace Attempt 8391	[104.21 s]
0.0.AM: Trace Attempt 545	[105.27 s]
0.0.N: Trace Attempt 324	[106.86 s]
0.0.Hp: Trace Attempt 1939	[107.14 s]
0.0.B: Trace Attempt 8596	[108.21 s]
0.0.Ht: Trace Attempt 8537	[108.21 s]
0.0.AM: Trace Attempt 567	[109.33 s]
0.0.N: Trace Attempt 375	[110.89 s]
0.0.Hp: Trace Attempt 1983	[111.22 s]
0.0.B: Trace Attempt 8747	[112.21 s]
0.0.Ht: Trace Attempt 8674	[112.22 s]
0.0.AM: Trace Attempt 598	[113.41 s]
0.0.N: Trace Attempt 403	[115.19 s]
0.0.Hp: Trace Attempt 2026	[115.28 s]
0.0.B: Trace Attempt 8896	[116.22 s]
0.0.Ht: Trace Attempt 8831	[116.25 s]
0.0.AM: Trace Attempt 650	[117.61 s]
0.0.Hp: Trace Attempt 2068	[119.35 s]
0.0.N: Trace Attempt 421	[119.40 s]
0.0.B: Trace Attempt 9047	[120.24 s]
0.0.Ht: Trace Attempt 8990	[120.25 s]
0.0.AM: Trace Attempt 687	[121.90 s]
0.0.Hp: Trace Attempt 2109	[123.37 s]
0.0.N: Trace Attempt 437	[123.69 s]
0.0.B: Trace Attempt 9192	[124.25 s]
0.0.Ht: Trace Attempt 9116	[124.25 s]
0.0.AM: Trace Attempt 750	[126.28 s]
0.0.Hp: Trace Attempt 2148	[127.39 s]
0.0.N: Trace Attempt 444	[127.80 s]
0.0.B: Trace Attempt 9338	[128.26 s]
0.0.Ht: Trace Attempt 9243	[128.27 s]
0.0.AM: Trace Attempt 815	[130.31 s]
0.0.Hp: Trace Attempt 2187	[131.45 s]
0.0.B: Trace Attempt 9480	[132.29 s]
0.0.Ht: Trace Attempt 9383	[132.30 s]
0.0.N: Trace Attempt 477	[132.92 s]
0.0.N: Trace Attempt  1	[132.94 s]
0.0.N: Trace Attempt  2	[132.94 s]
0.0.N: Trace Attempt  3	[132.94 s]
0.0.N: Trace Attempt  4	[132.94 s]
0.0.N: Trace Attempt  5	[132.94 s]
0.0.AM: Trace Attempt 876	[134.36 s]
0.0.Hp: Trace Attempt 2225	[135.47 s]
0.0.B: Trace Attempt 9612	[136.29 s]
0.0.Ht: Trace Attempt 9518	[136.32 s]
0.0.N: Trace Attempt 274	[136.99 s]
0.0.AM: Trace Attempt 892	[139.05 s]
0.0.Hp: Trace Attempt 2263	[139.58 s]
0.0.B: Trace Attempt 9751	[140.31 s]
0.0.Ht: Trace Attempt 9624	[140.34 s]
0.0.N: Trace Attempt 324	[141.11 s]
0.0.Hp: Trace Attempt 2300	[143.61 s]
0.0.AM: Trace Attempt 904	[144.11 s]
0.0.B: Trace Attempt 9885	[144.33 s]
0.0.Ht: Trace Attempt 9739	[144.38 s]
0.0.N: Trace Attempt 376	[145.13 s]
0.0.Hp: Trace Attempt 2337	[147.68 s]
0.0.AM: Trace Attempt 916	[148.20 s]
0.0.B: Trace Attempt 10020	[148.34 s]
0.0.Ht: Trace Attempt 9872	[148.39 s]
0.0.N: Trace Attempt 403	[149.67 s]
0.0.Hp: Trace Attempt 2373	[151.70 s]
0.0.AM: Trace Attempt 922	[152.35 s]
0.0.B: Trace Attempt 10143	[152.35 s]
0.0.Ht: Trace Attempt 10013	[152.41 s]
0.0.N: Trace Attempt 421	[153.84 s]
0.0.Hp: Trace Attempt 2408	[155.70 s]
0.0.B: Trace Attempt 10248	[156.38 s]
0.0.Ht: Trace Attempt 10130	[156.42 s]
0.0.AM: Trace Attempt 931	[157.24 s]
0.0.N: Trace Attempt 437	[157.94 s]
0.0.Hp: Trace Attempt 2443	[159.74 s]
0.0.B: Trace Attempt 10371	[160.39 s]
0.0.Ht: Trace Attempt 10241	[160.46 s]
0.0.N: Trace Attempt 444	[162.08 s]
0.0.Hp: Trace Attempt 2478	[163.85 s]
0.0.AM: Trace Attempt 933	[164.30 s]
0.0.B: Trace Attempt 10497	[164.41 s]
0.0.Ht: Trace Attempt 10359	[164.48 s]
0.0.N: Trace Attempt 478	[167.10 s]
0.0.N: Trace Attempt  1	[167.11 s]
0.0.N: Trace Attempt  2	[167.11 s]
0.0.N: Trace Attempt  3	[167.12 s]
0.0.N: Trace Attempt  4	[167.12 s]
0.0.N: Trace Attempt  5	[167.12 s]
0.0.AM: Trace Attempt 936	[168.38 s]
0.0.B: Trace Attempt 10620	[168.43 s]
0.0.Ht: Trace Attempt 10485	[168.50 s]
0.0.N: Trace Attempt 271	[171.12 s]
0.0.B: Trace Attempt 10738	[172.44 s]
0.0.Ht: Trace Attempt 10605	[172.53 s]
0.0.AM: Trace Attempt 940	[172.73 s]
0.0.N: Trace Attempt 323	[175.17 s]
0.0.B: Trace Attempt 10857	[176.45 s]
0.0.Ht: Trace Attempt 10709	[176.53 s]
0.0.Hp: Trace Attempt 2508	[176.82 s]
0.0.AM: Trace Attempt 943	[177.89 s]
0.0.N: Trace Attempt 370	[179.21 s]
0.0.B: Trace Attempt 10973	[180.46 s]
0.0.Ht: Trace Attempt 10814	[180.55 s]
0.0.Hp: Trace Attempt 2548	[180.90 s]
0.0.N: Trace Attempt 387	[180.18 s]
0.0.N: Stopped processing property "VGA.p1"	[181.00 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 477	[0.05 s]
0.0.B: Trace Attempt 10985	[180.87 s]
0.0.B: Stopped processing property "VGA.p1"	[181.00 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Tri: Proofgrid shell started at 219163@vlsi-moon(local) jg_217635_vlsi-moon_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.03 s]
0.0.Bcustom2: Trace Attempt  2	[0.03 s]
0.0.Bcustom2: Trace Attempt  3	[0.03 s]
0.0.Bcustom2: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt 944	[178.46 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.05 s].
0.0.AM: Morphing to AMcustom3
0.0.Bcustom2: Trace Attempt  1	[0.05 s]
0.0.Bcustom2: Trace Attempt  2	[0.05 s]
0.0.Bcustom2: Trace Attempt  3	[0.05 s]
0.0.Bcustom2: Trace Attempt  4	[0.05 s]
0.0.Bcustom2: Trace Attempt  5	[0.06 s]
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.10 s]
0.0.Bcustom2: Trace Attempt  2	[0.10 s]
0.0.Bcustom2: Trace Attempt  3	[0.10 s]
0.0.Bcustom2: Trace Attempt  4	[0.10 s]
0.0.Bcustom2: Trace Attempt  5	[0.10 s]
0.0.Tri:    0.05" ---- Launching abstraction thread ----
0.0.Tri:    0.06" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.08" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt 125	[0.83 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.85 s].
0.0.AMcustom3: Morphing to M
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "VGA.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt 642	[0.92 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.93 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  4	[0.00 s]
0.0.D: Trace Attempt  4	[0.00 s]
0.0.M: Trace Attempt  5	[0.01 s]
0.0.Tri: Stopped processing property "VGA.p1"	[0.94 s].
0.0.Tri: Morphing to AMcustom5
0.0.Tri: All properties determined. [0.00 s]
0.0.Tri: Exited with Success (@ 0.00 s)
0.0.AMcustom5: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom5: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.00 s]
0.0.AMcustom5: Trace Attempt  1	[0.01 s]
0.0.AMcustom5: Trace Attempt  2	[0.01 s]
0.0.AMcustom5: Trace Attempt  3	[0.01 s]
0.0.AMcustom5: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.01 s]
0.0.AMcustom5: Trace Attempt  2	[0.01 s]
0.0.AMcustom5: Trace Attempt  3	[0.01 s]
0.0.AMcustom5: Trace Attempt  4	[0.02 s]
0.0.AMcustom5: Trace Attempt  5	[0.02 s]
0.0.AMcustom5: Trace Attempt  1	[0.04 s]
0.0.AMcustom5: Trace Attempt  2	[0.04 s]
0.0.AMcustom5: Trace Attempt  3	[0.04 s]
0.0.AMcustom5: Trace Attempt  4	[0.04 s]
0.0.AMcustom5: Trace Attempt  5	[0.04 s]
0.0.AMcustom5: Trace Attempt  1	[0.09 s]
0.0.AMcustom5: Trace Attempt  2	[0.09 s]
0.0.AMcustom5: Trace Attempt  3	[0.09 s]
0.0.AMcustom5: Trace Attempt  4	[0.09 s]
0.0.Ncustom1: Trace Attempt  1	[1.39 s]
0.0.Ncustom1: Trace Attempt  2	[1.39 s]
0.0.Ncustom1: Trace Attempt  3	[1.39 s]
0.0.Ncustom1: Trace Attempt  4	[1.39 s]
0.0.Ncustom1: Trace Attempt  5	[1.39 s]
0.0.AMcustom5: Trace Attempt  1	[1.78 s]
0.0.AMcustom5: Trace Attempt  2	[1.78 s]
0.0.AMcustom5: Trace Attempt  3	[1.78 s]
0.0.AMcustom5: Trace Attempt  4	[1.78 s]
0.0.AMcustom5: Trace Attempt  5	[1.78 s]
0.0.AMcustom5: Trace Attempt  1	[1.78 s]
0.0.AMcustom5: Trace Attempt  2	[1.78 s]
0.0.AMcustom5: Trace Attempt  3	[1.78 s]
0.0.AMcustom5: Trace Attempt  4	[1.78 s]
0.0.AMcustom5: Trace Attempt  5	[1.78 s]
0.0.AMcustom5: Trace Attempt  1	[1.79 s]
0.0.AMcustom5: Trace Attempt  2	[1.79 s]
0.0.AMcustom5: Trace Attempt  3	[1.79 s]
0.0.AMcustom5: Trace Attempt  4	[1.79 s]
0.0.AMcustom5: Trace Attempt  1	[1.85 s]
0.0.AMcustom5: Trace Attempt  2	[1.85 s]
0.0.AMcustom5: Trace Attempt  3	[1.85 s]
0.0.AMcustom5: Trace Attempt  4	[1.86 s]
0.0.AMcustom5: Trace Attempt  5	[1.86 s]
0.0.AMcustom5: Trace Attempt  1	[2.02 s]
0.0.AMcustom5: Trace Attempt  2	[2.02 s]
0.0.AMcustom5: Trace Attempt  3	[2.02 s]
0.0.AMcustom5: Trace Attempt  4	[2.03 s]
0.0.AMcustom5: Trace Attempt  5	[2.03 s]
0.0.AMcustom5: Trace Attempt 33	[2.13 s]
0.0.AMcustom5: Stopped processing property "VGA.p1"	[2.14 s].
0.0.AMcustom5: Morphing to ADcustom7
0.0.AMcustom5: All properties determined. [0.00 s]
0.0.AMcustom5: Exited with Success (@ 0.00 s)
0.0.ADcustom7: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.ADcustom7: Starting proof for property "VGA.p1"	[0.00 s].
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.00 s]
0.0.D: Trace Attempt 128	[1.22 s]
0.0.D: Stopped processing property "VGA.p1"	[2.19 s].
0.0.ADcustom7: Trace Attempt  4	[0.00 s]
0.0.D: Morphing to AMcustom3
0.0.D: All properties determined. [0.00 s]
0.0.D: Exited with Success (@ 0.00 s)
0.0.ADcustom7: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  4	[0.01 s]
0.0.Ncustom1: Trace Attempt 221	[3.18 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.Ncustom1: Stopped processing property "VGA.p1"	[3.20 s].
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.Ncustom1: Morphing to Bcustom2
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.03 s]
0.0.Bcustom2: Trace Attempt  2	[0.03 s]
0.0.Bcustom2: Trace Attempt  3	[0.03 s]
0.0.Bcustom2: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  5	[0.03 s]
0.0.ADcustom7: Trace Attempt  1	[0.04 s]
0.0.ADcustom7: Trace Attempt  2	[0.04 s]
0.0.ADcustom7: Trace Attempt  3	[0.04 s]
0.0.ADcustom7: Trace Attempt  4	[0.04 s]
0.0.Bcustom2: Trace Attempt  1	[0.05 s]
0.0.Bcustom2: Trace Attempt  2	[0.05 s]
0.0.Bcustom2: Trace Attempt  3	[0.05 s]
0.0.Bcustom2: Trace Attempt  4	[0.05 s]
0.0.Bcustom2: Trace Attempt  5	[0.05 s]
0.0.Bcustom2: Trace Attempt  1	[0.10 s]
0.0.Bcustom2: Trace Attempt  2	[0.10 s]
0.0.Bcustom2: Trace Attempt  3	[0.10 s]
0.0.Bcustom2: Trace Attempt  4	[0.10 s]
0.0.Bcustom2: Trace Attempt  5	[0.10 s]
0.0.ADcustom7: Trace Attempt  1	[0.18 s]
0.0.ADcustom7: Trace Attempt  2	[0.18 s]
0.0.ADcustom7: Trace Attempt  3	[0.18 s]
0.0.ADcustom7: Trace Attempt  4	[0.18 s]
0.0.Ht: Trace Attempt 10943	[184.57 s]
0.0.Hp: Trace Attempt 2589	[184.92 s]
0.0.M: Trace Attempt 237	[4.04 s]
0.0.AMcustom3: Trace Attempt  1	[2.55 s]
0.0.AMcustom3: Trace Attempt  2	[2.55 s]
0.0.AMcustom3: Trace Attempt  3	[2.55 s]
0.0.AMcustom3: Trace Attempt  4	[2.56 s]
0.0.AMcustom3: Trace Attempt  5	[2.56 s]
0.0.Bcustom2: Trace Attempt 1197	[3.91 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[3.92 s].
0.0.Bcustom2: Morphing to Tri
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Trace Attempt 212	[3.91 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[3.93 s].
0.0.AMcustom3: Morphing to D
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt 128	[0.01 s]
0.0.ADcustom7: Trace Attempt 53	[0.44 s]
0.0.ADcustom7: Stopped processing property "VGA.p1"	[3.94 s].
0.0.ADcustom7: Morphing to Tricustom8
0.0.ADcustom7: All properties determined. [0.00 s]
0.0.ADcustom7: Exited with Success (@ 0.00 s)
0.0.Tricustom8: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tricustom8: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tricustom8: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.05" ---- Launching abstraction thread ----
0.0.Tri:    0.05" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.07" ---- Launching liveness simplification thread ----
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Tricustom8: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [188.27 s]
0.0.Tricustom8: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Tricustom8: The property "VGA.p1" was proven in 0.12 s.
0.0.D: Stopped processing property "VGA.p1"	[0.14 s].
0.0.D: All properties determined. [0.14 s]
0.0.Hp: Trace Attempt 2619	[188.18 s]
0.0.Hp: All properties determined. [188.28 s]
0.0.M: Trace Attempt 262	[6.23 s]
0.0.M: Stopped processing property "VGA.p1"	[6.28 s].
0.0.M: All properties determined. [6.28 s]
0.0.M: Exited with Success (@ 188.30 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 11063	[188.19 s]
0.0.Ht: All properties determined. [188.22 s]
0.0.D: Exited with Success (@ 188.31 s)
0.0.Ht: Exited with Success (@ 188.42 s)
0.0.Tri: Stopped processing property "VGA.p1"	[0.32 s].
0.0.Tri: All properties determined. [0.32 s]
0.0.Tri: Exited with Success (@ 188.47 s)
0.0.Tricustom8: Stopped processing property "VGA.p1"	[0.32 s].
0.0.Tricustom8: All properties determined. [0.32 s]
0.0.Tricustom8: Exited with Success (@ 188.48 s)
0.0.Hp: Exited with Success (@ 188.48 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.94 %)
--------------------------------------------------------------
     engines started                               :    15
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.08      188.27        0.00       99.96 %
     Ht        0.08      188.19        0.00       99.96 %
     Oh        0.09        0.00        0.00        0.39 %
    Tri        0.09      188.21        0.00       99.95 %
      D        0.08      188.05        0.00       99.96 %
      M        0.08      187.99        0.00       99.96 %
    Tricustom8        0.10        7.11        0.00       98.57 %
    all        0.09      135.40        0.00       99.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.60      947.82        0.00

    Data read    : 9.46 MiB
    Data written : 5.82 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.707 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
