var searchIndex = JSON.parse('{\
"bare_metal":{"doc":"Abstractions common to bare metal systems","t":[3,11,11,11,3,11,3,11,11,8,10,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["Peripheral","new","borrow","get","CriticalSection","new","Mutex","new","borrow","Nr","nr","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","fmt"],"q":["bare_metal","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["A peripheral","Creates a new peripheral","Borrows the peripheral for the duration of a critical …","Returns a pointer to the register block","Critical section token","Creates a critical section token","A “mutex” based on critical sections","Creates a new mutex","Borrows the data for the duration of the critical section","Interrupt number","Returns the number associated with an interrupt","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,1,1,1,0,2,0,3,3,0,4,1,1,1,1,1,1,1,2,2,2,2,2,2,2,3,3,3,3,3,3,3,1],"f":[null,[[["usize",15]]],[[["criticalsection",3]]],[[]],null,[[]],null,[[]],[[["criticalsection",3]]],null,[[],["u8",15]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["formatter",3]],["result",6]]],"p":[[3,"Peripheral"],[3,"CriticalSection"],[3,"Mutex"],[8,"Nr"]]},\
"bitfield":{"doc":"This crate provides macros to generate bitfield-like …","t":[8,10,10,8,10,10,14,14,14,14],"n":["BitRange","bit_range","set_bit_range","Bit","bit","set_bit","bitfield_fields","bitfield_debug","bitfield_bitrange","bitfield"],"q":["bitfield","","","","","","","","",""],"d":["A trait to get or set ranges of bits.","Get a range of bits.","Set a range of bits.","A trait to get or set a single bit.","Get a single bit.","Set a single bit.","Declares the fields of struct.","Generates a <code>fmt::Debug</code> implementation.","Implements <code>BitRange</code> for a tuple struct (or “newtype”).","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>."],"i":[0,1,1,0,2,2,0,0,0,0],"f":[null,[[["usize",15]]],[[["usize",15]]],null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,null,null],"p":[[8,"BitRange"],[8,"Bit"]]},\
"cortex_m":{"doc":"Low level access to Cortex-M processors","t":[0,5,5,5,5,5,5,5,5,5,5,5,5,5,0,3,11,11,0,3,3,8,10,8,10,5,5,5,0,3,12,5,5,5,5,0,0,3,12,12,12,12,12,12,12,12,12,12,0,3,12,12,12,12,12,12,12,12,12,12,4,13,13,0,3,12,12,12,12,0,3,12,12,12,12,12,12,12,12,12,12,12,3,12,12,12,0,3,12,12,12,12,12,0,3,12,12,12,12,0,3,12,12,0,3,12,12,12,12,12,12,3,11,11,11,11,0,3,12,12,12,12,12,12,12,12,12,12,12,0,3,12,12,12,12,12,12,12,0,3,12,12,12,12,12,12,12,12,12,12,12,12,12,12,4,13,13,13,13,13,13,13,13,13,13,11,4,13,13,13,12,11,4,13,13,13,13,13,13,13,13,0,3,12,12,12,12,4,13,13,0,3,12,12,12,12,12,12,12,12,3,12,12,12,12,12,12,12,12,12,12,12,12,12,12,11,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,3,18,11,3,18,11,3,18,11,0,8,10,8,10,8,16,10,8,16,10,8,16,10,8,16,10,10,8,16,10,8,16,10,8,10,10,8,16,10,8,16,10,10,8,16,10,10,8,16,10,10,8,16,10,10,10,10,10,0,0,5,5,0,5,0,3,11,11,11,11,11,11,11,11,4,13,13,11,11,4,13,13,11,11,4,13,13,11,11,5,5,0,4,13,13,11,11,5,0,5,5,0,4,13,13,11,11,5,0,5,5,14,14,14,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["asm","bkpt","delay","nop","udf","wfe","wfi","sev","isb","dsb","dmb","semihosting_syscall","bootstrap","bootload","delay","Delay","new","free","interrupt","CriticalSection","Mutex","Nr","nr","InterruptNumber","number","disable","enable","free","itm","Aligned","0","write_all","write_aligned","write_fmt","write_str","peripheral","cbp","RegisterBlock","iciallu","icimvau","dcimvac","dcisw","dccmvau","dccmvac","dccsw","dccimvac","dccisw","bpiall","cpuid","RegisterBlock","base","pfr","dfr","afr","mmfr","isar","clidr","ctr","ccsidr","csselr","CsselrCacheType","DataOrUnified","Instruction","dcb","RegisterBlock","dhcsr","dcrsr","dcrdr","demcr","dwt","RegisterBlock","ctrl","cyccnt","cpicnt","exccnt","sleepcnt","lsucnt","foldcnt","pcsr","c","lar","lsr","Comparator","comp","mask","function","fpb","RegisterBlock","ctrl","remap","comp","lar","lsr","fpu","RegisterBlock","fpccr","fpcar","fpdscr","mvfr","icb","RegisterBlock","ictr","actlr","itm","RegisterBlock","stim","ter","tpr","tcr","lar","lsr","Stim","write_u8","write_u16","write_u32","is_fifo_ready","mpu","RegisterBlock","_type","ctrl","rnr","rbar","rasr","rbar_a1","rasr_a1","rbar_a2","rasr_a2","rbar_a3","rasr_a3","nvic","RegisterBlock","iser","icer","ispr","icpr","iabr","ipr","stir","scb","RegisterBlock","icsr","vtor","aircr","scr","ccr","shpr","shcsr","cfsr","hfsr","dfsr","mmfar","bfar","afsr","cpacr","Exception","NonMaskableInt","HardFault","MemoryManagement","BusFault","UsageFault","SecureFault","SVCall","DebugMonitor","PendSV","SysTick","irqn","VectActive","ThreadMode","Exception","Interrupt","irqn","from","SystemHandler","MemoryManagement","BusFault","UsageFault","SecureFault","SVCall","DebugMonitor","PendSV","SysTick","syst","RegisterBlock","csr","rvr","cvr","calib","SystClkSource","Core","External","tpiu","RegisterBlock","sspsr","cspsr","acpr","sppr","ffcr","lar","lsr","_type","Peripherals","CBP","CPUID","DCB","DWT","FPB","FPU","ICB","ITM","MPU","NVIC","SAU","SCB","SYST","TPIU","take","steal","CBP","PTR","ptr","CPUID","PTR","ptr","DCB","PTR","ptr","DWT","PTR","ptr","FPB","PTR","ptr","FPU","PTR","ptr","ICB","PTR","ptr","ITM","PTR","ptr","MPU","PTR","ptr","NVIC","PTR","ptr","SAU","SCB","PTR","ptr","SYST","PTR","ptr","TPIU","PTR","ptr","prelude","_embedded_hal_blocking_delay_DelayMs","delay_ms","_embedded_hal_blocking_delay_DelayUs","delay_us","_embedded_hal_blocking_i2c_Read","Error","read","_embedded_hal_blocking_i2c_Write","Error","write","_embedded_hal_blocking_i2c_WriteRead","Error","write_read","_embedded_hal_blocking_serial_Write","Error","bwrite_all","bflush","_embedded_hal_blocking_spi_Transfer","Error","transfer","_embedded_hal_blocking_spi_Write","Error","write","_embedded_hal_digital_OutputPin","set_low","set_high","_embedded_hal_serial_Read","Error","read","_embedded_hal_serial_Write","Error","write","flush","_embedded_hal_spi_FullDuplex","Error","read","send","_embedded_hal_timer_CountDown","Time","start","wait","_embedded_hal_PwmPin","Duty","disable","enable","get_duty","get_max_duty","set_duty","register","basepri","read","write","basepri_max","write","control","Control","from_bits","bits","npriv","set_npriv","spsel","set_spsel","fpca","set_fpca","Npriv","Privileged","Unprivileged","is_privileged","is_unprivileged","Spsel","Msp","Psp","is_msp","is_psp","Fpca","Active","NotActive","is_active","is_not_active","read","write","faultmask","Faultmask","Active","Inactive","is_active","is_inactive","read","msp","read","write","primask","Primask","Active","Inactive","is_active","is_inactive","read","psp","read","write","iprint","iprintln","singleton","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","write_str","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","eq","eq","eq","ne","eq","eq","eq","eq","eq","eq","eq","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","delay_ms","delay_ms","delay_ms","delay_ms","delay_us","delay_us","delay_us","delay_us","new","new","borrow","iciallu","icimvau","dcimvac","dcisw","dccmvau","dccmvac","dccsw","dccimvac","dccisw","bpiall","select_cache","cache_num_sets_ways","cache_dminline","cache_iminline","enable_trace","disable_trace","is_debugger_attached","enable_cycle_counter","get_cycle_count","unlock","request","mask","unmask","get_priority","is_active","is_enabled","is_pending","pend","set_priority","unpend","vect_active","enable_icache","disable_icache","icache_enabled","invalidate_icache","enable_dcache","disable_dcache","dcache_enabled","clean_dcache","clean_invalidate_dcache","invalidate_dcache_by_address","invalidate_dcache_by_ref","invalidate_dcache_by_slice","clean_dcache_by_address","clean_dcache_by_ref","clean_dcache_by_slice","clean_invalidate_dcache_by_address","set_sleepdeep","clear_sleepdeep","set_sleeponexit","clear_sleeponexit","sys_reset","set_pendsv","is_pendsv_pending","clear_pendsv","set_pendst","is_pendst_pending","clear_pendst","get_priority","set_priority","enable","disable","is_enabled","clear_current","disable_counter","disable_interrupt","enable_counter","enable_interrupt","get_clock_source","get_current","get_reload","get_ticks_per_10ms","has_reference_clock","has_wrapped","is_counter_enabled","is_interrupt_enabled","is_precise","set_clock_source","set_reload"],"q":["cortex_m","cortex_m::asm","","","","","","","","","","","","","cortex_m","cortex_m::delay","","","cortex_m","cortex_m::interrupt","","","","","","","","","cortex_m","cortex_m::itm","","","","","","cortex_m","cortex_m::peripheral","cortex_m::peripheral::cbp","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::cpuid","","","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::dcb","","","","","cortex_m::peripheral","cortex_m::peripheral::dwt","","","","","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::fpb","","","","","","cortex_m::peripheral","cortex_m::peripheral::fpu","","","","","cortex_m::peripheral","cortex_m::peripheral::icb","","","cortex_m::peripheral","cortex_m::peripheral::itm","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::mpu","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::nvic","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::scb","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::scb::VectActive","cortex_m::peripheral::scb","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::syst","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::tpiu","","","","","","","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m","cortex_m::prelude","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m","cortex_m::register","cortex_m::register::basepri","","cortex_m::register","cortex_m::register::basepri_max","cortex_m::register","cortex_m::register::control","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register","cortex_m::register::faultmask","","","","","","cortex_m::register","cortex_m::register::msp","","cortex_m::register","cortex_m::register::primask","","","","","","cortex_m::register","cortex_m::register::psp","","cortex_m","","","cortex_m::delay","","","","","","","cortex_m::interrupt","","","","","","","","","","","","","","cortex_m::itm","","","","","","","cortex_m::peripheral::cbp","","","","","","","cortex_m::peripheral::cpuid","","","","","","","","","","","","","","cortex_m::peripheral::dcb","","","","","","","cortex_m::peripheral::dwt","","","","","","","","","","","","","","cortex_m::peripheral::fpb","","","","","","","cortex_m::peripheral::fpu","","","","","","","cortex_m::peripheral::icb","","","","","","","cortex_m::peripheral::itm","","","","","","","","","","","","","","cortex_m::peripheral::mpu","","","","","","","cortex_m::peripheral::nvic","","","","","","","cortex_m::peripheral::scb","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::syst","","","","","","","","","","","","","","cortex_m::peripheral::tpiu","","","","","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register::control","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register::faultmask","","","","","","","cortex_m::register::primask","","","","","","","cortex_m::prelude","cortex_m::peripheral","","","","","","","","","","","","","","","cortex_m::peripheral::cpuid","cortex_m::peripheral::scb","","","cortex_m::peripheral::syst","cortex_m::register::control","","","","cortex_m::register::faultmask","cortex_m::register::primask","cortex_m::peripheral::cpuid","cortex_m::peripheral::scb","","","","cortex_m::peripheral::syst","cortex_m::register::control","","","cortex_m::register::faultmask","cortex_m::register::primask","cortex_m::peripheral::cpuid","cortex_m::peripheral::scb","","","cortex_m::peripheral::syst","cortex_m::register::control","","","","cortex_m::register::faultmask","cortex_m::register::primask","cortex_m::delay","","","","","","","","cortex_m::interrupt","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Miscellaneous assembly instructions","Puts the processor in Debug state. Debuggers can pick …","Blocks the program for <em>at least</em> <code>cycles</code> CPU cycles.","A no-operation. Useful to prevent delay loops from being …","Generate an Undefined Instruction exception.","Wait For Event","Wait For Interrupt","Send Event","Instruction Synchronization Barrier","Data Synchronization Barrier","Data Memory Barrier","Semihosting syscall.","Bootstrap.","Bootload.","A delay driver based on SysTick.","System timer (SysTick) as a delay provider.","Configures the system timer (SysTick) as a delay provider.","Releases the system timer (SysTick) resource.","Interrupts","Critical section token","A “mutex” based on critical sections","Interrupt number","Returns the number associated with an interrupt","Trait for enums of external interrupt numbers.","Return the interrupt number associated with this variant.","Disables all interrupts","Enables all the interrupts","Execute closure <code>f</code> in an interrupt-free context.","Instrumentation Trace Macrocell","A wrapper type that aligns its contents on a 4-Byte …","","Writes <code>buffer</code> to an ITM port.","Writes a 4-byte aligned <code>buffer</code> to an ITM port.","Writes <code>fmt::Arguments</code> to the ITM <code>port</code>","Writes a string to the ITM <code>port</code>","Core peripherals.","Cache and branch predictor maintenance operations","Register block","I-cache invalidate all to PoU","I-cache invalidate by MVA to PoU","D-cache invalidate by MVA to PoC","D-cache invalidate by set-way","D-cache clean by MVA to PoU","D-cache clean by MVA to PoC","D-cache clean by set-way","D-cache clean and invalidate by MVA to PoC","D-cache clean and invalidate by set-way","Branch predictor invalidate all","CPUID","Register block","CPUID base","Processor Feature (not present on Cortex-M0 variants)","Debug Feature (not present on Cortex-M0 variants)","Auxiliary Feature (not present on Cortex-M0 variants)","Memory Model Feature (not present on Cortex-M0 variants)","Instruction Set Attribute (not present on Cortex-M0 …","Cache Level ID (only present on Cortex-M7)","Cache Type (only present on Cortex-M7)","Cache Size ID (only present on Cortex-M7)","Cache Size Selection (only present on Cortex-M7)","Type of cache to select on CSSELR writes.","Select DCache or unified cache","Select ICache","Debug Control Block","Register block","Debug Halting Control and Status","Debug Core Register Selector","Debug Core Register Data","Debug Exception and Monitor Control","Data Watchpoint and Trace unit","Register block","Control","Cycle Count","CPI Count","Exception Overhead Count","Sleep Count","LSU Count","Folded-instruction Count","Program Counter Sample","Comparators","Lock Access","Lock Status","Comparator","Comparator","Comparator Mask","Comparator Function","Flash Patch and Breakpoint unit","Register block","Control","Remap","Comparator","Lock Access","Lock Status","Floating Point Unit","Register block","Floating Point Context Control","Floating Point Context Address","Floating Point Default Status Control","Media and FP Feature","Implementation Control Block","Register block","Interrupt Controller Type Register","Auxiliary Control Register","Instrumentation Trace Macrocell","Register block","Stimulus Port","Trace Enable","Trace Privilege","Trace Control","Lock Access","Lock Status","Stimulus Port","Writes an <code>u8</code> payload into the stimulus port","Writes an <code>u16</code> payload into the stimulus port","Writes an <code>u32</code> payload into the stimulus port","Returns <code>true</code> if the stimulus port is ready to accept more …","Memory Protection Unit","Register block for ARMv7-M","Type","Control","Region Number","Region Base Address","Region Attribute and Size","Alias 1 of RBAR","Alias 1 of RASR","Alias 2 of RBAR","Alias 2 of RASR","Alias 3 of RBAR","Alias 3 of RASR","Nested Vector Interrupt Controller","Register block","Interrupt Set-Enable","Interrupt Clear-Enable","Interrupt Set-Pending","Interrupt Clear-Pending","Interrupt Active Bit (not present on Cortex-M0 variants)","Interrupt Priority","Software Trigger Interrupt","System Control Block","Register block","Interrupt Control and State","Vector Table Offset (not present on Cortex-M0 variants)","Application Interrupt and Reset Control","System Control","Configuration and Control","System Handler Priority (word accessible only on …","System Handler Control and State","Configurable Fault Status (not present on Cortex-M0 …","HardFault Status (not present on Cortex-M0 variants)","Debug Fault Status (not present on Cortex-M0 variants)","MemManage Fault Address (not present on Cortex-M0 …","BusFault Address (not present on Cortex-M0 variants)","Auxiliary Fault Status (not present on Cortex-M0 variants)","Coprocessor Access Control (not present on Cortex-M0 …","Processor core exceptions (internal interrupts)","Non maskable interrupt","Hard fault interrupt","Memory management interrupt (not present on Cortex-M0 …","Bus fault interrupt (not present on Cortex-M0 variants)","Usage fault interrupt (not present on Cortex-M0 variants)","Secure fault interrupt (only on ARMv8-M)","SV call interrupt","Debug monitor interrupt (not present on Cortex-M0 …","Pend SV interrupt","System Tick interrupt","Returns the IRQ number of this <code>Exception</code>","Active exception number","Thread mode","Processor core exception (internal interrupts)","Device specific exception (external interrupts)","Interrupt number. This number is always within half open …","Converts a <code>byte</code> into <code>VectActive</code>","System handlers, exceptions with configurable priority","Memory management interrupt (not present on Cortex-M0 …","Bus fault interrupt (not present on Cortex-M0 variants)","Usage fault interrupt (not present on Cortex-M0 variants)","Secure fault interrupt (only on ARMv8-M)","SV call interrupt","Debug monitor interrupt (not present on Cortex-M0 …","Pend SV interrupt","System Tick interrupt","SysTick: System Timer","Register block","Control and Status","Reload Value","Current Value","Calibration Value","SysTick clock source","Core-provided clock","External reference clock","Trace Port Interface Unit;","Register block","Supported Parallel Port Sizes","Current Parallel Port Size","Asynchronous Clock Prescaler","Selected Pin Control","Formatter and Flush Control","Lock Access","Lock Status","TPIU Type","Core peripherals","Cache and branch predictor maintenance operations. Not …","CPUID","Debug Control Block","Data Watchpoint and Trace unit","Flash Patch and Breakpoint unit. Not available on Armv6-M.","Floating Point Unit.","Implementation Control Block.","Instrumentation Trace Macrocell. Not available on Armv6-M …","Memory Protection Unit","Nested Vector Interrupt Controller","Security Attribution Unit","System Control Block","SysTick: System Timer","Trace Port Interface Unit. Not available on Armv6-M.","Returns all the core peripherals <em>once</em>","Unchecked version of <code>Peripherals::take</code>","Cache and branch predictor maintenance operations","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","CPUID","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Debug Control Block","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Data Watchpoint and Trace unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Flash Patch and Breakpoint unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Floating Point Unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Implementation Control Block.","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Instrumentation Trace Macrocell","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Memory Protection Unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Nested Vector Interrupt Controller","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Security Attribution Unit","System Control Block","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","SysTick: System Timer","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Trace Port Interface Unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Prelude","Millisecond delay","Pauses execution for <code>ms</code> milliseconds","Microsecond delay","Pauses execution for <code>us</code> microseconds","Blocking read","Error type","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Blocking write","Error type","Sends bytes to slave with address <code>addr</code>","Blocking write + read","Error type","Sends bytes to slave with address <code>addr</code> and then reads …","Write half of a serial interface (blocking variant)","The type of error that can occur when writing","Writes a slice, blocking until everything has been written","Block until the serial interface has sent all buffered …","Blocking transfer","Error type","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Blocking write","Error type","Sends <code>words</code> to the slave, ignoring all the incoming words","Single digital push-pull output pin","Drives the pin low","Drives the pin high","Read half of a serial interface","Read error","Reads a single word from the serial interface","Write half of a serial interface","Write error","Writes a single word to the serial interface","Ensures that none of the previously written words are …","Full duplex (master mode)","An enumeration of SPI errors","Reads the word stored in the shift register","Sends a word to the slave","A count down timer","The unit of time used by this timer","Starts a new count down","Non-blockingly “waits” until the count down finishes","A single PWM channel / pin","Type for the <code>duty</code> methods","Disables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Returns the current duty cycle","Returns the maximum duty cycle value","Sets a new duty cycle","Processor core registers","Base Priority Mask Register","Reads the CPU register","Writes to the CPU register","Base Priority Mask Register (conditional write)","Writes to BASEPRI <em>if</em>","Control register","Control register","Creates a <code>Control</code> value from raw bits.","Returns the contents of the register as raw bits","Thread mode privilege level","Sets the thread mode privilege level value (nPRIV).","Currently active stack pointer","Sets the SPSEL value.","Whether context floating-point is currently active","Sets the FPCA value.","Thread mode privilege level","Privileged","Unprivileged","Is in privileged thread mode?","Is in unprivileged thread mode?","Currently active stack pointer","MSP is the current stack pointer","PSP is the current stack pointer","Is MSP the current stack pointer?","Is PSP the current stack pointer?","Whether context floating-point is currently active","Floating-point context active.","No floating-point context active","Is a floating-point context active?","Is a floating-point context not active?","Reads the CPU register","Writes to the CPU register.","Fault Mask Register","All exceptions are …","Active","Inactive, expect for NMI","All exceptions are active","All exceptions, except for NMI, are inactive","Reads the CPU register","Main Stack Pointer","Reads the CPU register","Writes <code>bits</code> to the CPU register","Priority mask register","All exceptions with configurable priority are …","Active","Inactive","All exceptions with configurable priority are active","All exceptions with configurable priority are inactive","Reads the CPU register","Process Stack Pointer","Reads the CPU register","Writes <code>bits</code> to the CPU register","Macro for sending a formatted string through an ITM …","Macro for sending a formatted string through an ITM …","Macro to create a mutable reference to a statically …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Creates a critical section token","Creates a new mutex","Borrows the data for the duration of the critical section","I-cache invalidate all to PoU","I-cache invalidate by MVA to PoU","D-cache invalidate by MVA to PoC","D-cache invalidate by set-way","D-cache clean by MVA to PoU","D-cache clean by MVA to PoC","D-cache clean by set-way","D-cache clean and invalidate by MVA to PoC","D-cache clean and invalidate by set-way","Branch predictor invalidate all","Selects the current CCSIDR","Returns the number of sets and ways in the selected cache","Returns log2 of the number of words in the smallest cache …","Returns log2 of the number of words in the smallest cache …","Enables TRACE. This is for example required by the …","Disables TRACE. See <code>DCB::enable_trace()</code> for more details","Is there a debugger attached? (see note)","Enables the cycle counter","Returns the current clock cycle count","Removes the software lock on the DWT","Request an IRQ in software","Disables <code>interrupt</code>","Enables <code>interrupt</code>","Returns the NVIC priority of <code>interrupt</code>","Is <code>interrupt</code> active or pre-empted and stacked","Checks if <code>interrupt</code> is enabled","Checks if <code>interrupt</code> is pending","Forces <code>interrupt</code> into pending state","Sets the “priority” of <code>interrupt</code> to <code>prio</code>","Clears <code>interrupt</code>’s pending state","Returns the active exception number","Enables I-cache if currently disabled.","Disables I-cache if currently enabled.","Returns whether the I-cache is currently enabled.","Invalidates the entire I-cache.","Enables D-cache if currently disabled.","Disables D-cache if currently enabled.","Returns whether the D-cache is currently enabled.","Cleans the entire D-cache.","Cleans and invalidates the entire D-cache.","Invalidates D-cache by address.","Invalidates an object from the D-cache.","Invalidates a slice from the D-cache.","Cleans D-cache by address.","Cleans an object from the D-cache.","Cleans a slice from D-cache.","Cleans and invalidates D-cache by address.","Set the SLEEPDEEP bit in the SCR register","Clear the SLEEPDEEP bit in the SCR register","Set the SLEEPONEXIT bit in the SCR register","Clear the SLEEPONEXIT bit in the SCR register","Initiate a system reset request to reset the MCU","Set the PENDSVSET bit in the ICSR register which will …","Check if PENDSVSET bit in the ICSR register is set …","Set the PENDSVCLR bit in the ICSR register which will …","Set the PENDSTSET bit in the ICSR register which will …","Check if PENDSTSET bit in the ICSR register is set …","Set the PENDSTCLR bit in the ICSR register which will …","Returns the hardware priority of <code>system_handler</code>","Sets the hardware priority of <code>system_handler</code> to <code>prio</code>","Enable the exception","Disable the exception","Check if an exception is enabled","Clears current value to 0","Disables counter","Disables SysTick interrupt","Enables counter","Enables SysTick interrupt","Gets clock source","Gets current value","Gets reload value","Returns the reload value with which the counter would …","Checks if an external reference clock is available","Checks if the counter wrapped (underflowed) since the …","Checks if counter is enabled","Checks if SysTick interrupt is enabled","Checks if the calibration value is precise","Sets clock source","Sets reload value"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,2,0,3,0,0,0,0,0,4,0,0,0,0,0,0,0,5,5,5,5,5,5,5,5,5,5,0,0,6,6,6,6,6,6,6,6,6,6,0,7,7,0,0,8,8,8,8,0,0,9,9,9,9,9,9,9,9,9,9,9,0,10,10,10,0,0,11,11,11,11,11,0,0,12,12,12,12,0,0,13,13,0,0,14,14,14,14,14,14,0,15,15,15,15,0,0,16,16,16,16,16,16,16,16,16,16,16,0,0,17,17,17,17,17,17,17,0,0,18,18,18,18,18,18,18,18,18,18,18,18,18,18,0,19,19,19,19,19,19,19,19,19,19,19,0,20,20,20,21,20,0,22,22,22,22,22,22,22,22,0,0,23,23,23,23,0,24,24,0,0,25,25,25,25,25,25,25,25,0,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,0,27,27,0,28,28,0,29,29,0,30,30,0,31,31,0,32,32,0,33,33,0,34,34,0,35,35,0,36,36,0,0,37,37,0,38,38,0,39,39,0,0,40,0,41,0,42,42,0,43,43,0,44,44,0,45,45,45,0,46,46,0,47,47,0,48,48,0,49,49,0,50,50,50,0,51,51,51,0,52,52,52,0,53,53,53,53,53,53,0,0,0,0,0,0,0,0,54,54,54,54,54,54,54,54,0,55,55,55,55,0,56,56,56,56,0,57,57,57,57,0,0,0,0,58,58,58,58,0,0,0,0,0,0,59,59,59,59,0,0,0,0,0,0,0,1,1,1,1,1,1,1,60,60,60,60,60,60,60,61,61,61,61,61,61,61,4,4,4,4,4,4,4,5,5,5,5,5,5,5,6,6,6,6,6,6,6,7,7,7,7,7,7,7,8,8,8,8,8,8,8,9,9,9,9,9,9,9,10,10,10,10,10,10,10,11,11,11,11,11,11,11,12,12,12,12,12,12,12,13,13,13,13,13,13,13,14,14,14,14,14,14,14,15,15,15,15,15,15,15,16,16,16,16,16,16,16,17,17,17,17,17,17,17,18,18,18,18,18,18,18,19,19,19,19,19,19,19,20,20,20,20,20,20,20,22,22,22,22,22,22,22,23,23,23,23,23,23,23,24,24,24,24,24,24,24,25,25,25,25,25,25,25,26,26,26,26,26,26,26,27,27,27,27,27,27,27,28,28,28,28,28,28,28,29,29,29,29,29,29,29,30,30,30,30,30,30,30,31,31,31,31,31,31,31,32,32,32,32,32,32,32,33,33,33,33,33,33,33,34,34,34,34,34,34,34,35,35,35,35,35,35,35,36,36,36,36,36,36,36,62,62,62,62,62,62,62,37,37,37,37,37,37,37,38,38,38,38,38,38,38,39,39,39,39,39,39,39,54,54,54,54,54,54,54,55,55,55,55,55,55,55,56,56,56,56,56,56,56,57,57,57,57,57,57,57,58,58,58,58,58,58,58,59,59,59,59,59,59,59,50,27,28,29,30,31,32,33,34,35,36,37,38,39,33,34,7,19,20,22,24,54,55,56,57,58,59,7,19,20,20,22,24,55,56,57,58,59,7,19,20,22,24,54,55,56,57,58,59,1,1,1,1,1,1,1,1,60,61,61,27,27,27,27,27,27,27,27,27,27,28,28,28,28,29,29,29,30,30,30,36,36,36,36,36,36,36,36,36,36,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38],"f":[null,[[]],[[["u32",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["u32",15]],["u32",15]],[[]],[[]],null,null,[[["u32",15],["syst",3]]],[[],["syst",3]],null,null,null,null,[[],["u8",15]],null,[[],["u16",15]],[[]],[[]],[[]],null,null,null,[[["stim",3]]],[[["aligned",3],["stim",3]]],[[["arguments",3],["stim",3]]],[[["str",15],["stim",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[["u8",15]]],[[["u16",15]]],[[["u32",15]]],[[],["bool",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["i8",15]],null,null,null,null,null,[[["u8",15]],["option",4]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["option",4]],[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,[[]],null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,[[],["result",4]],[[],["result",4]],null,null,[[],["result",4]],null,null,[[],["result",4]],null,[[]],[[]],null,null,[[],[["error",4],["result",4]]],null,null,[[],[["result",4],["error",4]]],[[],[["result",4],["error",4]]],null,null,[[],[["error",4],["result",4]]],[[],[["error",4],["result",4]]],null,null,[[]],[[],[["result",4],["error",4]]],null,null,[[]],[[]],[[]],[[]],[[]],null,null,[[],["u8",15]],[[["u8",15]]],null,[[["u8",15]]],null,null,[[["u32",15]]],[[],["u32",15]],[[],["npriv",4]],[[["npriv",4]]],[[],["spsel",4]],[[["spsel",4]]],[[],["fpca",4]],[[["fpca",4]]],null,null,null,[[],["bool",15]],[[],["bool",15]],null,null,null,[[],["bool",15]],[[],["bool",15]],null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["control",3]],[[["control",3]]],null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["faultmask",4]],null,[[],["u32",15]],[[["u32",15]]],null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["primask",4]],null,[[],["u32",15]],[[["u32",15]]],null,null,null,[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["str",15]],[["result",4],["error",3]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["csselrcachetype",4]],["bool",15]],[[["exception",4]],["bool",15]],[[["vectactive",4]],["bool",15]],[[["vectactive",4]],["bool",15]],[[["systemhandler",4]],["bool",15]],[[["systclksource",4]],["bool",15]],[[["npriv",4]],["bool",15]],[[["spsel",4]],["bool",15]],[[["fpca",4]],["bool",15]],[[["faultmask",4]],["bool",15]],[[["primask",4]],["bool",15]],[[],["csselrcachetype",4]],[[],["exception",4]],[[],["vectactive",4]],[[],["systemhandler",4]],[[],["systclksource",4]],[[],["control",3]],[[],["npriv",4]],[[],["spsel",4]],[[],["fpca",4]],[[],["faultmask",4]],[[],["primask",4]],[[["u32",15]]],[[["i32",15]]],[[["u16",15]]],[[["u8",15]]],[[["u32",15]]],[[["i32",15]]],[[["u16",15]]],[[["u8",15]]],[[],["criticalsection",3]],[[],["mutex",3]],[[["criticalsection",3]]],[[]],[[["u32",15]]],[[["u32",15]]],[[["u16",15]]],[[["u32",15]]],[[["u32",15]]],[[["u16",15]]],[[["u32",15]]],[[["u16",15]]],[[]],[[["csselrcachetype",4],["u8",15]]],[[["csselrcachetype",4],["u8",15]]],[[],["u32",15]],[[],["u32",15]],[[]],[[]],[[],["bool",15]],[[]],[[],["u32",15]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[["u8",15]]],[[]],[[],["vectactive",4]],[[]],[[]],[[],["bool",15]],[[]],[[["cpuid",3]]],[[["cpuid",3]]],[[],["bool",15]],[[["cpuid",3]]],[[["cpuid",3]]],[[["usize",15]]],[[]],[[]],[[["usize",15]]],[[]],[[]],[[["usize",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[]],[[]],[[],["bool",15]],[[]],[[["systemhandler",4]],["u8",15]],[[["systemhandler",4],["u8",15]]],[[["exception",4]]],[[["exception",4]]],[[["exception",4]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[],["systclksource",4]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["systclksource",4]]],[[["u32",15]]]],"p":[[3,"Delay"],[8,"Nr"],[8,"InterruptNumber"],[3,"Aligned"],[3,"RegisterBlock"],[3,"RegisterBlock"],[4,"CsselrCacheType"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Comparator"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Stim"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[4,"Exception"],[4,"VectActive"],[13,"Interrupt"],[4,"SystemHandler"],[3,"RegisterBlock"],[4,"SystClkSource"],[3,"RegisterBlock"],[3,"Peripherals"],[3,"CBP"],[3,"CPUID"],[3,"DCB"],[3,"DWT"],[3,"FPB"],[3,"FPU"],[3,"ICB"],[3,"ITM"],[3,"MPU"],[3,"NVIC"],[3,"SCB"],[3,"SYST"],[3,"TPIU"],[8,"_embedded_hal_blocking_delay_DelayMs"],[8,"_embedded_hal_blocking_delay_DelayUs"],[8,"_embedded_hal_blocking_i2c_Read"],[8,"_embedded_hal_blocking_i2c_Write"],[8,"_embedded_hal_blocking_i2c_WriteRead"],[8,"_embedded_hal_blocking_serial_Write"],[8,"_embedded_hal_blocking_spi_Transfer"],[8,"_embedded_hal_blocking_spi_Write"],[8,"_embedded_hal_digital_OutputPin"],[8,"_embedded_hal_serial_Read"],[8,"_embedded_hal_serial_Write"],[8,"_embedded_hal_spi_FullDuplex"],[8,"_embedded_hal_timer_CountDown"],[8,"_embedded_hal_PwmPin"],[3,"Control"],[4,"Npriv"],[4,"Spsel"],[4,"Fpca"],[4,"Faultmask"],[4,"Primask"],[3,"CriticalSection"],[3,"Mutex"],[3,"SAU"]]},\
"embedded_hal":{"doc":"A Hardware Abstraction Layer (HAL) for embedded systems","t":[0,0,0,8,10,8,10,0,8,16,10,8,16,10,8,16,10,0,0,0,8,8,16,10,10,0,0,8,0,8,8,16,10,8,16,10,0,0,8,10,10,0,8,16,10,10,0,3,11,0,0,0,0,8,16,10,8,16,10,10,0,8,16,10,10,4,13,13,4,13,13,3,12,12,17,17,17,17,0,8,16,10,10,8,8,16,10,0,8,16,10,10,10,10,10,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["adc","blocking","delay","DelayMs","delay_ms","DelayUs","delay_us","i2c","Read","Error","read","Write","Error","write","WriteRead","Error","write_read","rng","serial","write","Default","Write","Error","bwrite_all","bflush","spi","transfer","Default","write","Default","Transfer","Error","transfer","Write","Error","write","digital","v1","OutputPin","set_low","set_high","v2","OutputPin","Error","set_low","set_high","v1_compat","OldOutputPin","new","v2_compat","fmt","prelude","serial","Read","Error","read","Write","Error","write","flush","spi","FullDuplex","Error","read","send","Polarity","IdleLow","IdleHigh","Phase","CaptureOnFirstTransition","CaptureOnSecondTransition","Mode","polarity","phase","MODE_0","MODE_1","MODE_2","MODE_3","timer","CountDown","Time","start","wait","Periodic","Cancel","Error","cancel","watchdog","PwmPin","Duty","disable","enable","get_duty","get_max_duty","set_duty","set_low","set_high","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","set_low","set_high","eq","eq","eq","ne","write_str","from","clone","clone","clone"],"q":["embedded_hal","","embedded_hal::blocking","embedded_hal::blocking::delay","","","","embedded_hal::blocking","embedded_hal::blocking::i2c","","","","","","","","","embedded_hal::blocking","","embedded_hal::blocking::serial","embedded_hal::blocking::serial::write","embedded_hal::blocking::serial","","","","embedded_hal::blocking","embedded_hal::blocking::spi","embedded_hal::blocking::spi::transfer","embedded_hal::blocking::spi","embedded_hal::blocking::spi::write","embedded_hal::blocking::spi","","","","","","embedded_hal","embedded_hal::digital","embedded_hal::digital::v1","","","embedded_hal::digital","embedded_hal::digital::v2","","","","embedded_hal::digital","embedded_hal::digital::v1_compat","","embedded_hal::digital","embedded_hal","","","embedded_hal::serial","","","","","","","embedded_hal","embedded_hal::spi","","","","","","","","","","","","","","","","","embedded_hal","embedded_hal::timer","","","","","","","","embedded_hal","","","","","","","","embedded_hal::digital::v1_compat","","","","","","","","","embedded_hal::spi","","","","","","","","","","","","","","","","","","","","","embedded_hal::digital::v1_compat","","embedded_hal::spi","","","","embedded_hal::serial","embedded_hal::digital::v1_compat","embedded_hal::spi","",""],"d":["Analog-digital conversion traits","Blocking API","Delays","Millisecond delay","Pauses execution for <code>ms</code> milliseconds","Microsecond delay","Pauses execution for <code>us</code> microseconds","Blocking I2C API","Blocking read","Error type","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Blocking write","Error type","Sends bytes to slave with address <code>addr</code>","Blocking write + read","Error type","Sends bytes to slave with address <code>addr</code> and then reads …","Blocking hardware random number generator","Blocking serial API","Blocking serial write","Marker trait to opt into default blocking write …","Write half of a serial interface (blocking variant)","The type of error that can occur when writing","Writes a slice, blocking until everything has been written","Block until the serial interface has sent all buffered …","Blocking SPI API","Blocking transfer","Default implementation of <code>blocking::spi::Transfer<W></code> for …","Blocking write","Default implementation of <code>blocking::spi::Write<W></code> for …","Blocking transfer","Error type","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Blocking write","Error type","Sends <code>words</code> to the slave, ignoring all the incoming words","Digital I/O","Digital I/O","Single digital push-pull output pin","Drives the pin low","Drives the pin high","Digital I/O","Single digital push-pull output pin","Error type","Drives the pin low","Drives the pin high","v1 compatibility wrappers","Wrapper to allow fallible <code>v2::OutputPin</code> traits to be …","Create a new OldOutputPin wrapper around a <code>v2::OutputPin</code>","v2 compatibility shims","Implementation of <code>core::fmt::Write</code> for the HAL’s …","The prelude is a collection of all the traits in this …","Serial interface","Read half of a serial interface","Read error","Reads a single word from the serial interface","Write half of a serial interface","Write error","Writes a single word to the serial interface","Ensures that none of the previously written words are …","Serial Peripheral Interface","Full duplex (master mode)","An enumeration of SPI errors","Reads the word stored in the shift register","Sends a word to the slave","Clock polarity","Clock signal low when idle","Clock signal high when idle","Clock phase","Data in “captured” on the first clock transition","Data in “captured” on the second clock transition","SPI mode","Clock polarity","Clock phase","Helper for CPOL = 0, CPHA = 0","Helper for CPOL = 0, CPHA = 1","Helper for CPOL = 1, CPHA = 0","Helper for CPOL = 1, CPHA = 1","Timers","A count down timer","The unit of time used by this timer","Starts a new count down","Non-blockingly “waits” until the count down finishes","Marker trait that indicates that a timer is periodic","Trait for cancelable countdowns.","Error returned when a countdown can’t be canceled.","Tries to cancel this countdown.","Traits for interactions with a processors watchdog timer.","A single PWM channel / pin","Type for the <code>duty</code> methods","Disables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Returns the current duty cycle","Returns the maximum duty cycle value","Sets a new duty cycle","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,0,0,0,1,0,2,0,0,3,3,0,4,4,0,5,5,0,0,0,0,0,6,6,6,0,0,0,0,0,0,7,7,0,8,8,0,0,0,9,9,0,0,10,10,10,0,0,11,0,0,0,0,0,12,12,0,13,13,13,0,0,14,14,14,0,15,15,0,16,16,0,17,17,0,0,0,0,0,0,18,18,18,0,0,19,19,0,0,20,20,20,20,20,20,11,11,11,11,11,11,11,11,11,15,15,15,15,15,15,15,16,16,16,16,16,16,16,17,17,17,17,17,17,17,11,11,15,16,17,17,13,11,15,16,17],"f":[null,null,null,null,[[]],null,[[]],null,null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],null,null,null,null,null,null,null,[[],["result",4]],null,null,[[],["result",4]],null,null,null,[[]],[[]],null,null,null,[[],["result",4]],[[],["result",4]],null,null,[[]],null,null,null,null,null,null,[[],["result",6]],null,null,[[],["result",6]],[[],["result",6]],null,null,null,[[],["result",6]],[[],["result",6]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[],[["result",6],["void",4]]],null,null,null,[[],["result",4]],null,null,null,[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[["polarity",4]],["bool",15]],[[["phase",4]],["bool",15]],[[["mode",3]],["bool",15]],[[["mode",3]],["bool",15]],[[["str",15]],["result",6]],[[]],[[],["polarity",4]],[[],["phase",4]],[[],["mode",3]]],"p":[[8,"DelayMs"],[8,"DelayUs"],[8,"Read"],[8,"Write"],[8,"WriteRead"],[8,"Write"],[8,"Transfer"],[8,"Write"],[8,"OutputPin"],[8,"OutputPin"],[3,"OldOutputPin"],[8,"Read"],[8,"Write"],[8,"FullDuplex"],[4,"Polarity"],[4,"Phase"],[3,"Mode"],[8,"CountDown"],[8,"Cancel"],[8,"PwmPin"]]},\
"stm32_metapac":{"doc":"Peripheral access API (generated using svd2rust v0.17.0 …","t":[0,3,3,3,8,8,8,3,11,11,11,11,11,11,0,0,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,0,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,18,18,3,12,18,18,3,12,18,18,18,18,3,12,18,18,3,12,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,0,3,12,18,18,3,12,18,18,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,11,11,11,11,11,11,11,0,0,3,12,18,18,3,12,18,18,3,12,18,3,12,18,18,3,12,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,3,12,18,18,18,18,18,18,18,18,3,12,18,18,3,12,18,18,3,12,18,18,18,18,3,12,18,18,3,12,18,18,18,18,18,18,18,18,3,12,18,18,3,12,18,3,12,18,3,12,18,3,12,18,18,18,18,18,18,18,18,3,12,18,18,3,12,18,18,3,12,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,18,18,18,18,18,3,12,18,18,3,12,18,18,3,12,18,3,12,18,18,3,12,18,18,3,12,18,18,18,18,3,12,18,3,12,18,18,3,12,18,3,12,18,18,3,12,18,18,3,12,18,18,3,12,18,18,18,3,12,18,3,12,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,0,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,0,3,12,18,18,18,18,3,12,18,18,3,12,18,18,3,12,18,3,12,18,18,3,12,18,18,18,18,3,12,18,3,12,18,18,3,12,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["generic","RW","R","W","Access","Read","Write","Reg","from_ptr","ptr","read","write_value","write","modify","gpio_v1","regs","Idr","0","idr","set_idr","Brr","0","br","set_br","Bsrr","0","bs","set_bs","br","set_br","Lckr","0","lck","set_lck","lckk","set_lckk","Odr","0","odr","set_odr","Cr","0","mode","set_mode","cnf","set_cnf","vals","Brw","0","NOACTION","RESET","Bsw","0","NOACTION","SET","Odr","0","LOW","HIGH","Idr","0","LOW","HIGH","Mode","0","INPUT","OUTPUT","OUTPUT2","OUTPUT50","Lckk","0","NOTACTIVE","ACTIVE","Cnf","0","PUSHPULL","OPENDRAIN","ALTPUSHPULL","ALTOPENDRAIN","Lck","0","UNLOCKED","LOCKED","Gpio","0","cr","idr","odr","bsrr","brr","lckr","usart_v1","regs","Cr2","0","add","set_add","lbdl","set_lbdl","lbdie","set_lbdie","lbcl","set_lbcl","cpha","set_cpha","cpol","set_cpol","clken","set_clken","stop","set_stop","linen","set_linen","Cr3","0","eie","set_eie","iren","set_iren","irlp","set_irlp","hdsel","set_hdsel","nack","set_nack","scen","set_scen","dmar","set_dmar","dmat","set_dmat","rtse","set_rtse","ctse","set_ctse","ctsie","set_ctsie","Cr1","0","sbk","set_sbk","rwu","set_rwu","re","set_re","te","set_te","idleie","set_idleie","rxneie","set_rxneie","tcie","set_tcie","txeie","set_txeie","peie","set_peie","ps","set_ps","pce","set_pce","wake","set_wake","m","set_m","ue","set_ue","Brr","0","div_fraction","set_div_fraction","div_mantissa","set_div_mantissa","Dr","0","dr","set_dr","Sr","0","pe","set_pe","fe","set_fe","ne","set_ne","ore","set_ore","idle","set_idle","rxne","set_rxne","tc","set_tc","txe","set_txe","lbd","set_lbd","cts","set_cts","Gtpr","0","psc","set_psc","gt","set_gt","vals","Ctsie","0","DISABLED","ENABLED","Stop","0","STOP1","STOP0P5","STOP2","STOP1P5","Peie","0","DISABLED","ENABLED","Ps","0","EVEN","ODD","Rtse","0","DISABLED","ENABLED","Lbdie","0","DISABLED","ENABLED","Txeie","0","DISABLED","ENABLED","Ctse","0","DISABLED","ENABLED","Dmat","0","DISABLED","ENABLED","Eie","0","DISABLED","ENABLED","M","0","M8","M9","Dmar","0","DISABLED","ENABLED","Scen","0","DISABLED","ENABLED","Sbk","0","NOBREAK","BREAK","Iren","0","DISABLED","ENABLED","Idleie","0","DISABLED","ENABLED","Re","0","DISABLED","ENABLED","Rwu","0","ACTIVE","MUTE","Cpol","0","LOW","HIGH","Rxneie","0","DISABLED","ENABLED","Tcie","0","DISABLED","ENABLED","Hdsel","0","FULLDUPLEX","HALFDUPLEX","Wake","0","IDLELINE","ADDRESSMARK","Lbdl","0","LBDL10","LBDL11","Linen","0","DISABLED","ENABLED","Irlp","0","NORMAL","LOWPOWER","Nack","0","DISABLED","ENABLED","Clken","0","DISABLED","ENABLED","Pce","0","DISABLED","ENABLED","Ue","0","DISABLED","ENABLED","Te","0","DISABLED","ENABLED","Cpha","0","FIRST","SECOND","Usart","0","sr","dr","brr","cr1","cr2","cr3","gtpr","timer_v1","vals","Udis","0","ENABLED","DISABLED","Arpe","0","DISABLED","ENABLED","Ug","0","UPDATE","Moe","0","DISABLEDIDLE","ENABLED","Etf","0","NOFILTER","FCK_INT_N2","FCK_INT_N4","FCK_INT_N8","FDTS_DIV2_N6","FDTS_DIV2_N8","FDTS_DIV4_N6","FDTS_DIV4_N8","FDTS_DIV8_N6","FDTS_DIV8_N8","FDTS_DIV16_N5","FDTS_DIV16_N6","FDTS_DIV16_N8","FDTS_DIV32_N5","FDTS_DIV32_N6","FDTS_DIV32_N8","Ossi","0","DISABLED","IDLELEVEL","Sms","0","DISABLED","ENCODER_MODE_1","ENCODER_MODE_2","ENCODER_MODE_3","RESET_MODE","GATED_MODE","TRIGGER_MODE","EXT_CLOCK_MODE","Cen","0","DISABLED","ENABLED","Tde","0","DISABLED","ENABLED","Etps","0","DIV1","DIV2","DIV4","DIV8","Uif","0","CLEAR","UPDATEPENDING","Mms","0","RESET","ENABLE","UPDATE","COMPAREPULSE","COMPAREOC1","COMPAREOC2","COMPAREOC3","COMPAREOC4","Tis","0","NORMAL","XOR","Tifw","0","CLEAR","Tgw","0","TRIGGER","Ccifw","0","CLEAR","Ocm","0","FROZEN","ACTIVEONMATCH","INACTIVEONMATCH","TOGGLE","FORCEINACTIVE","FORCEACTIVE","PWMMODE1","PWMMODE2","Ece","0","DISABLED","ENABLED","Ossr","0","DISABLED","IDLELEVEL","Ccgw","0","TRIGGER","Etp","0","NOTINVERTED","INVERTED","Opm","0","DISABLED","ENABLED","Ccde","0","DISABLED","ENABLED","Ocpe","0","DISABLED","ENABLED","Msm","0","NOSYNC","SYNC","Ts","0","ITR0","ITR1","ITR2","TI1F_ED","TI1FP1","TI2FP2","ETRF","Urs","0","ANYEVENT","COUNTERONLY","Ccie","0","DISABLED","ENABLED","Ccofw","0","CLEAR","Dir","0","UP","DOWN","Tie","0","DISABLED","ENABLED","Cms","0","EDGEALIGNED","CENTERALIGNED1","CENTERALIGNED2","CENTERALIGNED3","CcmrOutputCcs","0","OUTPUT","Tifr","0","NOTRIGGER","TRIGGER","Ccofr","0","OVERCAPTURE","Ccds","0","ONCOMPARE","ONUPDATE","Uie","0","DISABLED","ENABLED","Ude","0","DISABLED","ENABLED","CcmrInputCcs","0","TI4","TI3","TRC","Ccifr","0","MATCH","Icf","0","NOFILTER","FCK_INT_N2","FCK_INT_N4","FCK_INT_N8","FDTS_DIV2_N6","FDTS_DIV2_N8","FDTS_DIV4_N6","FDTS_DIV4_N8","FDTS_DIV8_N6","FDTS_DIV8_N8","FDTS_DIV16_N5","FDTS_DIV16_N6","FDTS_DIV16_N8","FDTS_DIV32_N5","FDTS_DIV32_N6","FDTS_DIV32_N8","Ckd","0","DIV1","DIV2","DIV4","regs","Cr2Basic","0","mms","set_mms","CcmrOutput","0","ccs","set_ccs","ocfe","set_ocfe","ocpe","set_ocpe","ocm","set_ocm","occe","set_occe","CcerAdv","0","cce","set_cce","ccp","set_ccp","ccne","set_ccne","ccnp","set_ccnp","Bdtr","0","dtg","set_dtg","lock","set_lock","ossi","set_ossi","ossr","set_ossr","bke","set_bke","bkp","set_bkp","aoe","set_aoe","moe","set_moe","Cnt32","0","cnt","set_cnt","DierGp","0","uie","set_uie","ccie","set_ccie","tie","set_tie","ude","set_ude","ccde","set_ccde","tde","set_tde","SrBasic","0","uif","set_uif","Ccr16","0","ccr","set_ccr","DierBasic","0","uie","set_uie","ude","set_ude","CcmrInput","0","ccs","set_ccs","icpsc","set_icpsc","icf","set_icf","Cr2Gp","0","ccds","set_ccds","mms","set_mms","ti1s","set_ti1s","Cr1Basic","0","cen","set_cen","udis","set_udis","urs","set_urs","opm","set_opm","arpe","set_arpe","CcerGp","0","cce","set_cce","ccp","set_ccp","ccnp","set_ccnp","EgrBasic","0","ug","set_ug","EgrAdv","0","ug","set_ug","ccg","set_ccg","comg","set_comg","tg","set_tg","bg","set_bg","DierAdv","0","uie","set_uie","ccie","set_ccie","comie","set_comie","tie","set_tie","bie","set_bie","ude","set_ude","ccde","set_ccde","comde","set_comde","tde","set_tde","Cr2Adv","0","ccpc","set_ccpc","ccus","set_ccus","ccds","set_ccds","mms","set_mms","ti1s","set_ti1s","ois","set_ois","ois1n","set_ois1n","ois2n","set_ois2n","ois3n","set_ois3n","Ccr32","0","ccr","set_ccr","SrGp","0","uif","set_uif","ccif","set_ccif","comif","set_comif","tif","set_tif","bif","set_bif","ccof","set_ccof","Psc","0","psc","set_psc","SrAdv","0","uif","set_uif","ccif","set_ccif","comif","set_comif","tif","set_tif","bif","set_bif","ccof","set_ccof","Rcr","0","rep","set_rep","Dcr","0","dba","set_dba","dbl","set_dbl","Cr1Gp","0","cen","set_cen","udis","set_udis","urs","set_urs","opm","set_opm","dir","set_dir","cms","set_cms","arpe","set_arpe","ckd","set_ckd","Cnt16","0","cnt","set_cnt","Arr16","0","arr","set_arr","Arr32","0","arr","set_arr","Dmar","0","dmab","set_dmab","EgrGp","0","ug","set_ug","ccg","set_ccg","comg","set_comg","tg","set_tg","bg","set_bg","Smcr","0","sms","set_sms","ts","set_ts","msm","set_msm","etf","set_etf","etps","set_etps","ece","set_ece","etp","set_etp","TimGp32","0","cr1","cr2","smcr","dier","sr","egr","ccmr_input","ccmr_output","ccer","cnt","psc","arr","ccr","dcr","dmar","TimAdv","0","cr1","cr2","smcr","dier","sr","egr","ccmr_input","ccmr_output","ccer","cnt","psc","arr","rcr","ccr","bdtr","dcr","dmar","TimBasic","0","cr1","cr2","dier","sr","egr","cnt","psc","arr","TimGp16","0","cr1","cr2","smcr","dier","sr","egr","ccmr_input","ccmr_output","ccer","cnt","psc","arr","ccr","dcr","dmar","gpio_v2","regs","Ospeedr","0","ospeedr","set_ospeedr","Moder","0","moder","set_moder","Idr","0","idr","set_idr","Otyper","0","ot","set_ot","Bsrr","0","bs","set_bs","br","set_br","Odr","0","odr","set_odr","Afr","0","afr","set_afr","Lckr","0","lck","set_lck","lckk","set_lckk","Pupdr","0","pupdr","set_pupdr","vals","Moder","0","INPUT","OUTPUT","ALTERNATE","ANALOG","Lckk","0","NOTACTIVE","ACTIVE","Lck","0","UNLOCKED","LOCKED","Brw","0","RESET","Idr","0","LOW","HIGH","Ospeedr","0","LOWSPEED","MEDIUMSPEED","HIGHSPEED","VERYHIGHSPEED","Bsw","0","SET","Odr","0","LOW","HIGH","Pupdr","0","FLOATING","PULLUP","PULLDOWN","Afr","0","AF0","AF1","AF2","AF3","AF4","AF5","AF6","AF7","AF8","AF9","AF10","AF11","AF12","AF13","AF14","AF15","Ot","0","PUSHPULL","OPENDRAIN","Gpio","0","moder","otyper","ospeedr","pupdr","idr","odr","bsrr","lckr","afr","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default"],"q":["stm32_metapac","stm32_metapac::generic","","","","","","","","","","","","","stm32_metapac","stm32_metapac::gpio_v1","stm32_metapac::gpio_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v1","stm32_metapac::gpio_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v1","","","","","","","","stm32_metapac","stm32_metapac::usart_v1","stm32_metapac::usart_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::usart_v1","stm32_metapac::usart_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::usart_v1","","","","","","","","","stm32_metapac","stm32_metapac::timer_v1","stm32_metapac::timer_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::timer_v1","stm32_metapac::timer_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::timer_v1","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac","stm32_metapac::gpio_v2","stm32_metapac::gpio_v2::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2","stm32_metapac::gpio_v2::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2","","","","","","","","","","","stm32_metapac::generic","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v1","","","","","","","stm32_metapac::usart_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::usart_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::usart_v1","","","","","","","stm32_metapac::timer_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::timer_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::timer_v1","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2","","","","","","","stm32_metapac::generic","","","","stm32_metapac::gpio_v1","stm32_metapac::gpio_v1::regs","","","","","","stm32_metapac::gpio_v1::vals","","","","","","","","stm32_metapac::usart_v1","stm32_metapac::usart_v1::regs","","","","","","","stm32_metapac::usart_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::timer_v1","","","","stm32_metapac::timer_v1::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::timer_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2","stm32_metapac::gpio_v2::regs","","","","","","","","","stm32_metapac::gpio_v2::vals","","","","","","","","","","","stm32_metapac::gpio_v1::regs","","","","","","stm32_metapac::usart_v1::regs","","","","","","","stm32_metapac::timer_v1::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","stm32_metapac::gpio_v2::regs","","","","","","","",""],"d":["","","","","","","","","","","","","","","","","Port input data register (GPIOn_IDR)","","Port input data","Port input data","Port bit reset register (GPIOn_BRR)","","Reset bit","Reset bit","Port bit set/reset register (GPIOn_BSRR)","","Set bit","Set bit","Reset bit","Reset bit","Port configuration lock register","","Port A Lock bit","Port A Lock bit","Lock key","Lock key","Port output data register (GPIOn_ODR)","","Port output data","Port output data","Port configuration register (GPIOn_CRx)","","Port n mode bits","Port n mode bits","Port n configuration bits","Port n configuration bits","","","","No action on the corresponding ODx bit","Reset the ODx bit","","","No action on the corresponding ODx bit","Sets the corresponding ODRx bit","","","Set output to logic low","Set output to logic high","","","Input is logic low","Input is logic high","","","Input mode (reset state)","Output mode 10 MHz","Output mode 2 MHz","Output mode 50 MHz","","","Port configuration lock key not active","Port configuration lock key active","","","Analog mode / Push-Pull mode","Floating input (reset state) / Open Drain-Mode","Input with pull-up/pull-down / Alternate Function …","Alternate Function Open-Drain Mode","","","Port configuration not locked","Port configuration locked","General purpose I/O","","Port configuration register low (GPIOn_CRL)","Port input data register (GPIOn_IDR)","Port output data register (GPIOn_ODR)","Port bit set/reset register (GPIOn_BSRR)","Port bit reset register (GPIOn_BRR)","Port configuration lock register","","","Control register 2","","Address of the USART node","Address of the USART node","lin break detection length","lin break detection length","LIN break detection interrupt enable","LIN break detection interrupt enable","Last bit clock pulse","Last bit clock pulse","Clock phase","Clock phase","Clock polarity","Clock polarity","Clock enable","Clock enable","STOP bits","STOP bits","LIN mode enable","LIN mode enable","Control register 3","","Error interrupt enable","Error interrupt enable","IrDA mode enable","IrDA mode enable","IrDA low-power","IrDA low-power","Half-duplex selection","Half-duplex selection","Smartcard NACK enable","Smartcard NACK enable","Smartcard mode enable","Smartcard mode enable","DMA enable receiver","DMA enable receiver","DMA enable transmitter","DMA enable transmitter","RTS enable","RTS enable","CTS enable","CTS enable","CTS interrupt enable","CTS interrupt enable","Control register 1","","Send break","Send break","Receiver wakeup","Receiver wakeup","Receiver enable","Receiver enable","Transmitter enable","Transmitter enable","IDLE interrupt enable","IDLE interrupt enable","RXNE interrupt enable","RXNE interrupt enable","Transmission complete interrupt enable","Transmission complete interrupt enable","TXE interrupt enable","TXE interrupt enable","PE interrupt enable","PE interrupt enable","Parity selection","Parity selection","Parity control enable","Parity control enable","Wakeup method","Wakeup method","Word length","Word length","USART enable","USART enable","Baud rate register","","fraction of USARTDIV","fraction of USARTDIV","mantissa of USARTDIV","mantissa of USARTDIV","Data register","","Data value","Data value","Status register","","Parity error","Parity error","Framing error","Framing error","Noise error flag","Noise error flag","Overrun error","Overrun error","IDLE line detected","IDLE line detected","Read data register not empty","Read data register not empty","Transmission complete","Transmission complete","Transmit data register empty","Transmit data register empty","LIN break detection flag","LIN break detection flag","CTS flag","CTS flag","Guard time and prescaler register","","Prescaler value","Prescaler value","Guard time value","Guard time value","","","","CTS interrupt disabled","CTS interrupt enabled","","","1 stop bit","0.5 stop bits","2 stop bits","1.5 stop bits","","","PE interrupt disabled","PE interrupt enabled","","","Even parity","Odd parity","","","RTS hardware flow control disabled","RTS hardware flow control enabled","","","LIN break detection interrupt disabled","LIN break detection interrupt enabled","","","TXE interrupt disabled","TXE interrupt enabled","","","CTS hardware flow control disabled","CTS hardware flow control enabled","","","DMA mode is disabled for transmission","DMA mode is enabled for transmission","","","Error interrupt disabled","Error interrupt enabled","","","8 data bits","9 data bits","","","DMA mode is disabled for reception","DMA mode is enabled for reception","","","Smartcard mode disabled","Smartcard mode enabled","","","No break character is transmitted","Break character transmitted","","","IrDA disabled","IrDA enabled","","","IDLE interrupt disabled","IDLE interrupt enabled","","","Receiver disabled","Receiver enabled","","","Receiver in active mode","Receiver in mute mode","","","Steady low value on CK pin outside transmission window","Steady high value on CK pin outside transmission window","","","RXNE interrupt disabled","RXNE interrupt enabled","","","TC interrupt disabled","TC interrupt enabled","","","Half duplex mode is not selected","Half duplex mode is selected","","","USART wakeup on idle line","USART wakeup on address mark","","","10-bit break detection","11-bit break detection","","","LIN mode disabled","LIN mode enabled","","","Normal mode","Low-power mode","","","NACK transmission in case of parity error is disabled","NACK transmission during parity error is enabled","","","CK pin disabled","CK pin enabled","","","Parity control disabled","Parity control enabled","","","USART prescaler and outputs disabled","USART enabled","","","Transmitter disabled","Transmitter enabled","","","The first clock transition is the first data capture edge","The second clock transition is the first data capture edge","Universal synchronous asynchronous receiver transmitter","","Status register","Data register","Baud rate register","Control register 1","Control register 2","Control register 3","Guard time and prescaler register","","","","","Update event enabled","Update event disabled","","","TIMx_APRR register is not buffered","TIMx_APRR register is buffered","","","Re-initializes the timer counter and generates an update …","","","OC/OCN are disabled or forced idle depending on OSSI","OC/OCN are enabled if CCxE/CCxNE are set","","","No filter, sampling is done at fDTS","fSAMPLING=fCK_INT, N=2","fSAMPLING=fCK_INT, N=4","fSAMPLING=fCK_INT, N=8","fSAMPLING=fDTS/2, N=6","fSAMPLING=fDTS/2, N=8","fSAMPLING=fDTS/4, N=6","fSAMPLING=fDTS/4, N=8","fSAMPLING=fDTS/8, N=6","fSAMPLING=fDTS/8, N=8","fSAMPLING=fDTS/16, N=5","fSAMPLING=fDTS/16, N=6","fSAMPLING=fDTS/16, N=8","fSAMPLING=fDTS/32, N=5","fSAMPLING=fDTS/32, N=6","fSAMPLING=fDTS/32, N=8","","","When inactive, OC/OCN outputs are disabled","When inactive, OC/OCN outputs are forced to idle level","","","Slave mode disabled - if CEN = ‘1 then the prescaler is …","Encoder mode 1 - Counter counts up/down on TI2FP1 edge …","Encoder mode 2 - Counter counts up/down on TI1FP2 edge …","Encoder mode 3 - Counter counts up/down on both TI1FP1 …","Reset Mode - Rising edge of the selected trigger input …","Gated Mode - The counter clock is enabled when the …","Trigger Mode - The counter starts at a rising edge of the …","External Clock Mode 1 - Rising edges of the selected …","","","Counter disabled","Counter enabled","","","Trigger DMA request disabled","Trigger DMA request enabled","","","Prescaler OFF","ETRP frequency divided by 2","ETRP frequency divided by 4","ETRP frequency divided by 8","","","No update occurred","Update interrupt pending.","","","The UG bit from the TIMx_EGR register is used as trigger …","The counter enable signal, CNT_EN, is used as trigger …","The update event is selected as trigger output","The trigger output send a positive pulse when the CC1IF …","OC1REF signal is used as trigger output","OC2REF signal is used as trigger output","OC3REF signal is used as trigger output","OC4REF signal is used as trigger output","","","The TIMx_CH1 pin is connected to TI1 input","The TIMx_CH1, CH2, CH3 pins are connected to TI1 input","","","Clear flag","","","The TIF flag is set in TIMx_SR register. Related …","","","Clear flag","","","The comparison between the output compare register …","Set channel to active level on match. OCyREF signal is …","Set channel to inactive level on match. OCyREF signal is …","OCyREF toggles when TIMx_CNT=TIMx_CCRy","OCyREF is forced low","OCyREF is forced high","In upcounting, channel is active as long as TIMx_CNT<…","Inversely to PwmMode1","","","External clock mode 2 disabled","External clock mode 2 enabled. The counter is clocked by …","","","When inactive, OC/OCN outputs are disabled","When inactive, OC/OCN outputs are enabled with their …","","","If CCx is an output: CCxIF flag is set, Corresponding …","","","ETR is noninverted, active at high level or rising edge","ETR is inverted, active at low level or falling edge","","","Counter is not stopped at update event","Counter stops counting at the next update event (clearing …","","","CCx DMA request disabled","CCx DMA request enabled","","","Preload register on CCR2 disabled. New values written to …","Preload register on CCR2 enabled. Preload value is loaded …","","","No action","The effect of an event on the trigger input (TRGI) is …","","","Internal Trigger 0 (ITR0)","Internal Trigger 1 (ITR1)","Internal Trigger 2 (ITR2)","TI1 Edge Detector (TI1F_ED)","Filtered Timer Input 1 (TI1FP1)","Filtered Timer Input 2 (TI2FP2)","External Trigger input (ETRF)","","","Any of counter overflow/underflow, setting UG, or update …","Only counter overflow/underflow generates an update …","","","CCx interrupt disabled","CCx interrupt enabled","","","Clear flag","","","Counter used as upcounter","Counter used as downcounter","","","Trigger interrupt disabled","Trigger interrupt enabled","","","The counter counts up or down depending on the direction …","The counter counts up and down alternatively. Output …","The counter counts up and down alternatively. Output …","The counter counts up and down alternatively. Output …","","","CCx channel is configured as output","","","No trigger event occurred","Trigger interrupt pending","","","The counter value has been captured in TIMx_CCRx register …","","","CCx DMA request sent when CCx event occurs","CCx DMA request sent when update event occurs","","","Update interrupt disabled","Update interrupt enabled","","","Update DMA request disabled","Update DMA request enabled","","","CCx channel is configured as input, normal mapping: ICx …","CCx channel is configured as input, alternate mapping …","CCx channel is configured as input, ICx is mapped on TRC","","","If CCx is an output: The content of the counter TIMx_CNT …","","","No filter, sampling is done at fDTS","fSAMPLING=fCK_INT, N=2","fSAMPLING=fCK_INT, N=4","fSAMPLING=fCK_INT, N=8","fSAMPLING=fDTS/2, N=6","fSAMPLING=fDTS/2, N=8","fSAMPLING=fDTS/4, N=6","fSAMPLING=fDTS/4, N=8","fSAMPLING=fDTS/8, N=6","fSAMPLING=fDTS/8, N=8","fSAMPLING=fDTS/16, N=5","fSAMPLING=fDTS/16, N=6","fSAMPLING=fDTS/16, N=8","fSAMPLING=fDTS/32, N=5","fSAMPLING=fDTS/32, N=6","fSAMPLING=fDTS/32, N=8","","","t_DTS = t_CK_INT","t_DTS = 2 × t_CK_INT","t_DTS = 4 × t_CK_INT","","control register 2","","Master mode selection","Master mode selection","capture/compare mode register 2 (output mode)","","Capture/Compare 3 selection","Capture/Compare 3 selection","Output compare 3 fast enable","Output compare 3 fast enable","Output compare 3 preload enable","Output compare 3 preload enable","Output compare 3 mode","Output compare 3 mode","Output compare 3 clear enable","Output compare 3 clear enable","capture/compare enable register","","Capture/Compare 1 output enable","Capture/Compare 1 output enable","Capture/Compare 1 output Polarity","Capture/Compare 1 output Polarity","Capture/Compare 1 complementary output enable","Capture/Compare 1 complementary output enable","Capture/Compare 1 output Polarity","Capture/Compare 1 output Polarity","break and dead-time register","","Dead-time generator setup","Dead-time generator setup","Lock configuration","Lock configuration","Off-state selection for Idle mode","Off-state selection for Idle mode","Off-state selection for Run mode","Off-state selection for Run mode","Break enable","Break enable","Break polarity","Break polarity","Automatic output enable","Automatic output enable","Main output enable","Main output enable","counter","","counter value","counter value","DMA/Interrupt enable register","","Update interrupt enable","Update interrupt enable","Capture/Compare 1 interrupt enable","Capture/Compare 1 interrupt enable","Trigger interrupt enable","Trigger interrupt enable","Update DMA request enable","Update DMA request enable","Capture/Compare 1 DMA request enable","Capture/Compare 1 DMA request enable","Trigger DMA request enable","Trigger DMA request enable","status register","","Update interrupt flag","Update interrupt flag","capture/compare register 1","","Capture/Compare 1 value","Capture/Compare 1 value","DMA/Interrupt enable register","","Update interrupt enable","Update interrupt enable","Update DMA request enable","Update DMA request enable","capture/compare mode register 1 (input mode)","","Capture/Compare 1 selection","Capture/Compare 1 selection","Input capture 1 prescaler","Input capture 1 prescaler","Input capture 1 filter","Input capture 1 filter","control register 2","","Capture/compare DMA selection","Capture/compare DMA selection","Master mode selection","Master mode selection","TI1 selection","TI1 selection","control register 1","","Counter enable","Counter enable","Update disable","Update disable","Update request source","Update request source","One-pulse mode","One-pulse mode","Auto-reload preload enable","Auto-reload preload enable","capture/compare enable register","","Capture/Compare 1 output enable","Capture/Compare 1 output enable","Capture/Compare 1 output Polarity","Capture/Compare 1 output Polarity","Capture/Compare 1 output Polarity","Capture/Compare 1 output Polarity","event generation register","","Update generation","Update generation","event generation register","","Update generation","Update generation","Capture/compare 1 generation","Capture/compare 1 generation","Capture/Compare control update generation","Capture/Compare control update generation","Trigger generation","Trigger generation","Break generation","Break generation","DMA/Interrupt enable register","","Update interrupt enable","Update interrupt enable","Capture/Compare 1 interrupt enable","Capture/Compare 1 interrupt enable","COM interrupt enable","COM interrupt enable","Trigger interrupt enable","Trigger interrupt enable","Break interrupt enable","Break interrupt enable","Update DMA request enable","Update DMA request enable","Capture/Compare 1 DMA request enable","Capture/Compare 1 DMA request enable","COM DMA request enable","COM DMA request enable","Trigger DMA request enable","Trigger DMA request enable","control register 2","","Capture/compare preloaded control","Capture/compare preloaded control","Capture/compare control update selection","Capture/compare control update selection","Capture/compare DMA selection","Capture/compare DMA selection","Master mode selection","Master mode selection","TI1 selection","TI1 selection","Output Idle state 1","Output Idle state 1","Output Idle state 1","Output Idle state 1","Output Idle state 2","Output Idle state 2","Output Idle state 3","Output Idle state 3","capture/compare register 1","","Capture/Compare 1 value","Capture/Compare 1 value","status register","","Update interrupt flag","Update interrupt flag","Capture/compare 1 interrupt flag","Capture/compare 1 interrupt flag","COM interrupt flag","COM interrupt flag","Trigger interrupt flag","Trigger interrupt flag","Break interrupt flag","Break interrupt flag","Capture/Compare 1 overcapture flag","Capture/Compare 1 overcapture flag","prescaler","","Prescaler value","Prescaler value","status register","","Update interrupt flag","Update interrupt flag","Capture/compare 1 interrupt flag","Capture/compare 1 interrupt flag","COM interrupt flag","COM interrupt flag","Trigger interrupt flag","Trigger interrupt flag","Break interrupt flag","Break interrupt flag","Capture/Compare 1 overcapture flag","Capture/Compare 1 overcapture flag","repetition counter register","","Repetition counter value","Repetition counter value","DMA control register","","DMA base address","DMA base address","DMA burst length","DMA burst length","control register 1","","Counter enable","Counter enable","Update disable","Update disable","Update request source","Update request source","One-pulse mode","One-pulse mode","Direction","Direction","Center-aligned mode selection","Center-aligned mode selection","Auto-reload preload enable","Auto-reload preload enable","Clock division","Clock division","counter","","counter value","counter value","auto-reload register","","Auto-reload value","Auto-reload value","auto-reload register","","Auto-reload value","Auto-reload value","DMA address for full transfer","","DMA register for burst accesses","DMA register for burst accesses","event generation register","","Update generation","Update generation","Capture/compare 1 generation","Capture/compare 1 generation","Capture/Compare control update generation","Capture/Compare control update generation","Trigger generation","Trigger generation","Break generation","Break generation","slave mode control register","","Slave mode selection","Slave mode selection","Trigger selection","Trigger selection","Master/Slave mode","Master/Slave mode","External trigger filter","External trigger filter","External trigger prescaler","External trigger prescaler","External clock enable","External clock enable","External trigger polarity","External trigger polarity","General purpose 32-bit timer","","control register 1","control register 2","slave mode control register","DMA/Interrupt enable register","status register","event generation register","capture/compare mode register 1 (input mode)","capture/compare mode register 1 (output mode)","capture/compare enable register","counter","prescaler","auto-reload register","capture/compare register","DMA control register","DMA address for full transfer","Advanced-timers","","control register 1","control register 2","slave mode control register","DMA/Interrupt enable register","status register","event generation register","capture/compare mode register 1 (input mode)","capture/compare mode register 1 (output mode)","capture/compare enable register","counter","prescaler","auto-reload register","repetition counter register","capture/compare register","break and dead-time register","DMA control register","DMA address for full transfer","Basic timer","","control register 1","control register 2","DMA/Interrupt enable register","status register","event generation register","counter","prescaler","auto-reload register","General purpose 16-bit timer","","control register 1","control register 2","slave mode control register","DMA/Interrupt enable register","status register","event generation register","capture/compare mode register 1 (input mode)","capture/compare mode register 1 (output mode)","capture/compare enable register","counter","prescaler","auto-reload register","capture/compare register","DMA control register","DMA address for full transfer","","","GPIO port output speed register","","Port x configuration bits (y = 0..15)","Port x configuration bits (y = 0..15)","GPIO port mode register","","Port x configuration bits (y = 0..15)","Port x configuration bits (y = 0..15)","GPIO port input data register","","Port input data (y = 0..15)","Port input data (y = 0..15)","GPIO port output type register","","Port x configuration bits (y = 0..15)","Port x configuration bits (y = 0..15)","GPIO port bit set/reset register","","Port x set bit y (y= 0..15)","Port x set bit y (y= 0..15)","Port x set bit y (y= 0..15)","Port x set bit y (y= 0..15)","GPIO port output data register","","Port output data (y = 0..15)","Port output data (y = 0..15)","GPIO alternate function register","","Alternate function selection for port x bit y (y = 0..15)","Alternate function selection for port x bit y (y = 0..15)","GPIO port configuration lock register","","Port x lock bit y (y= 0..15)","Port x lock bit y (y= 0..15)","Port x lock bit y (y= 0..15)","Port x lock bit y (y= 0..15)","GPIO port pull-up/pull-down register","","Port x configuration bits (y = 0..15)","Port x configuration bits (y = 0..15)","","","","Input mode (reset state)","General purpose output mode","Alternate function mode","Analog mode","","","Port configuration lock key not active","Port configuration lock key active","","","Port configuration not locked","Port configuration locked","","","Resets the corresponding ODRx bit","","","Input is logic low","Input is logic high","","","Low speed","Medium speed","High speed","Very high speed","","","Sets the corresponding ODRx bit","","","Set output to logic low","Set output to logic high","","","No pull-up, pull-down","Pull-up","Pull-down","","","AF0","AF1","AF2","AF3","AF4","AF5","AF6","AF7","AF8","AF9","AF10","AF11","AF12","AF13","AF14","AF15","","","Output push-pull (reset state)","Output open-drain","General-purpose I/Os","","GPIO port mode register","GPIO port output type register","GPIO port output speed register","GPIO port pull-up/pull-down register","GPIO port input data register","GPIO port output data register","GPIO port bit set/reset register","GPIO port configuration lock register","GPIO alternate function register (low, high)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,0,0,0,0,0,0,0,1,1,1,1,1,1,0,0,0,2,2,2,0,3,3,3,0,4,4,4,4,4,0,5,5,5,5,5,0,6,6,6,0,7,7,7,7,7,0,0,8,8,8,0,9,9,9,0,10,10,10,0,11,11,11,0,12,12,12,12,12,0,13,13,13,0,14,14,14,14,14,0,15,15,15,0,16,16,16,16,16,16,16,0,0,0,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,0,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,0,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,19,0,20,20,20,20,20,0,21,21,21,0,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,0,23,23,23,23,23,0,0,24,24,24,0,25,25,25,25,25,0,26,26,26,0,27,27,27,0,28,28,28,0,29,29,29,0,30,30,30,0,31,31,31,0,32,32,32,0,33,33,33,0,34,34,34,0,35,35,35,0,36,36,36,0,37,37,37,0,38,38,38,0,39,39,39,0,40,40,40,0,41,41,41,0,42,42,42,0,43,43,43,0,44,44,44,0,45,45,45,0,46,46,46,0,47,47,47,0,48,48,48,0,49,49,49,0,50,50,50,0,51,51,51,0,52,52,52,0,53,53,53,0,54,54,54,0,55,55,55,0,56,56,56,56,56,56,56,56,0,0,0,57,57,57,0,58,58,58,0,59,59,0,60,60,60,0,61,61,61,61,61,61,61,61,61,61,61,61,61,61,61,61,61,0,62,62,62,0,63,63,63,63,63,63,63,63,63,0,64,64,64,0,65,65,65,0,66,66,66,66,66,0,67,67,67,0,68,68,68,68,68,68,68,68,68,0,69,69,69,0,70,70,0,71,71,0,72,72,0,73,73,73,73,73,73,73,73,73,0,74,74,74,0,75,75,75,0,76,76,0,77,77,77,0,78,78,78,0,79,79,79,0,80,80,80,0,81,81,81,0,82,82,82,82,82,82,82,82,0,83,83,83,0,84,84,84,0,85,85,0,86,86,86,0,87,87,87,0,88,88,88,88,88,0,89,89,0,90,90,90,0,91,91,0,92,92,92,0,93,93,93,0,94,94,94,0,95,95,95,95,0,96,96,0,97,97,97,97,97,97,97,97,97,97,97,97,97,97,97,97,97,0,98,98,98,98,0,0,99,99,99,0,100,100,100,100,100,100,100,100,100,100,100,0,101,101,101,101,101,101,101,101,101,0,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,0,103,103,103,0,104,104,104,104,104,104,104,104,104,104,104,104,104,0,105,105,105,0,106,106,106,0,107,107,107,107,107,0,108,108,108,108,108,108,108,0,109,109,109,109,109,109,109,0,110,110,110,110,110,110,110,110,110,110,110,0,111,111,111,111,111,111,111,0,112,112,112,0,113,113,113,113,113,113,113,113,113,113,113,0,114,114,114,114,114,114,114,114,114,114,114,114,114,114,114,114,114,114,114,0,115,115,115,115,115,115,115,115,115,115,115,115,115,115,115,115,115,115,115,0,116,116,116,0,117,117,117,117,117,117,117,117,117,117,117,117,117,0,118,118,118,0,119,119,119,119,119,119,119,119,119,119,119,119,119,0,120,120,120,0,121,121,121,121,121,0,122,122,122,122,122,122,122,122,122,122,122,122,122,122,122,122,122,0,123,123,123,0,124,124,124,0,125,125,125,0,126,126,126,0,127,127,127,127,127,127,127,127,127,127,127,0,128,128,128,128,128,128,128,128,128,128,128,128,128,128,128,0,129,129,129,129,129,129,129,129,129,129,129,129,129,129,129,129,0,130,130,130,130,130,130,130,130,130,130,130,130,130,130,130,130,130,130,0,131,131,131,131,131,131,131,131,131,0,132,132,132,132,132,132,132,132,132,132,132,132,132,132,132,132,0,0,0,133,133,133,0,134,134,134,0,135,135,135,0,136,136,136,0,137,137,137,137,137,0,138,138,138,0,139,139,139,0,140,140,140,140,140,0,141,141,141,0,0,142,142,142,142,142,0,143,143,143,0,144,144,144,0,145,145,0,146,146,146,0,147,147,147,147,147,0,148,148,0,149,149,149,0,150,150,150,150,0,151,151,151,151,151,151,151,151,151,151,151,151,151,151,151,151,151,0,152,152,152,0,153,153,153,153,153,153,153,153,153,153,154,154,154,154,154,154,154,155,155,155,155,155,155,155,156,156,156,156,156,156,156,1,1,1,1,1,1,1,2,2,2,2,2,2,2,3,3,3,3,3,3,3,4,4,4,4,4,4,4,5,5,5,5,5,5,5,6,6,6,6,6,6,6,7,7,7,7,7,7,7,8,8,8,8,8,8,8,9,9,9,9,9,9,9,10,10,10,10,10,10,10,11,11,11,11,11,11,11,12,12,12,12,12,12,12,13,13,13,13,13,13,13,14,14,14,14,14,14,14,15,15,15,15,15,15,15,16,16,16,16,16,16,16,17,17,17,17,17,17,17,18,18,18,18,18,18,18,19,19,19,19,19,19,19,20,20,20,20,20,20,20,21,21,21,21,21,21,21,22,22,22,22,22,22,22,23,23,23,23,23,23,23,24,24,24,24,24,24,24,25,25,25,25,25,25,25,26,26,26,26,26,26,26,27,27,27,27,27,27,27,28,28,28,28,28,28,28,29,29,29,29,29,29,29,30,30,30,30,30,30,30,31,31,31,31,31,31,31,32,32,32,32,32,32,32,33,33,33,33,33,33,33,34,34,34,34,34,34,34,35,35,35,35,35,35,35,36,36,36,36,36,36,36,37,37,37,37,37,37,37,38,38,38,38,38,38,38,39,39,39,39,39,39,39,40,40,40,40,40,40,40,41,41,41,41,41,41,41,42,42,42,42,42,42,42,43,43,43,43,43,43,43,44,44,44,44,44,44,44,45,45,45,45,45,45,45,46,46,46,46,46,46,46,47,47,47,47,47,47,47,48,48,48,48,48,48,48,49,49,49,49,49,49,49,50,50,50,50,50,50,50,51,51,51,51,51,51,51,52,52,52,52,52,52,52,53,53,53,53,53,53,53,54,54,54,54,54,54,54,55,55,55,55,55,55,55,56,56,56,56,56,56,56,57,57,57,57,57,57,57,58,58,58,58,58,58,58,59,59,59,59,59,59,59,60,60,60,60,60,60,60,61,61,61,61,61,61,61,62,62,62,62,62,62,62,63,63,63,63,63,63,63,64,64,64,64,64,64,64,65,65,65,65,65,65,65,66,66,66,66,66,66,66,67,67,67,67,67,67,67,68,68,68,68,68,68,68,69,69,69,69,69,69,69,70,70,70,70,70,70,70,71,71,71,71,71,71,71,72,72,72,72,72,72,72,73,73,73,73,73,73,73,74,74,74,74,74,74,74,75,75,75,75,75,75,75,76,76,76,76,76,76,76,77,77,77,77,77,77,77,78,78,78,78,78,78,78,79,79,79,79,79,79,79,80,80,80,80,80,80,80,81,81,81,81,81,81,81,82,82,82,82,82,82,82,83,83,83,83,83,83,83,84,84,84,84,84,84,84,85,85,85,85,85,85,85,86,86,86,86,86,86,86,87,87,87,87,87,87,87,88,88,88,88,88,88,88,89,89,89,89,89,89,89,90,90,90,90,90,90,90,91,91,91,91,91,91,91,92,92,92,92,92,92,92,93,93,93,93,93,93,93,94,94,94,94,94,94,94,95,95,95,95,95,95,95,96,96,96,96,96,96,96,97,97,97,97,97,97,97,98,98,98,98,98,98,98,99,99,99,99,99,99,99,100,100,100,100,100,100,100,101,101,101,101,101,101,101,102,102,102,102,102,102,102,103,103,103,103,103,103,103,104,104,104,104,104,104,104,105,105,105,105,105,105,105,106,106,106,106,106,106,106,107,107,107,107,107,107,107,108,108,108,108,108,108,108,109,109,109,109,109,109,109,110,110,110,110,110,110,110,111,111,111,111,111,111,111,112,112,112,112,112,112,112,113,113,113,113,113,113,113,114,114,114,114,114,114,114,115,115,115,115,115,115,115,116,116,116,116,116,116,116,117,117,117,117,117,117,117,118,118,118,118,118,118,118,119,119,119,119,119,119,119,120,120,120,120,120,120,120,121,121,121,121,121,121,121,122,122,122,122,122,122,122,123,123,123,123,123,123,123,124,124,124,124,124,124,124,125,125,125,125,125,125,125,126,126,126,126,126,126,126,127,127,127,127,127,127,127,128,128,128,128,128,128,128,129,129,129,129,129,129,129,130,130,130,130,130,130,130,131,131,131,131,131,131,131,132,132,132,132,132,132,132,133,133,133,133,133,133,133,134,134,134,134,134,134,134,135,135,135,135,135,135,135,136,136,136,136,136,136,136,137,137,137,137,137,137,137,138,138,138,138,138,138,138,139,139,139,139,139,139,139,140,140,140,140,140,140,140,141,141,141,141,141,141,141,142,142,142,142,142,142,142,143,143,143,143,143,143,143,144,144,144,144,144,144,144,145,145,145,145,145,145,145,146,146,146,146,146,146,146,147,147,147,147,147,147,147,148,148,148,148,148,148,148,149,149,149,149,149,149,149,150,150,150,150,150,150,150,151,151,151,151,151,151,151,152,152,152,152,152,152,152,153,153,153,153,153,153,153,154,155,156,1,16,2,3,4,5,6,7,8,9,10,11,12,13,14,15,56,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,129,130,131,132,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,153,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,2,3,4,5,6,7,17,18,19,20,21,22,23,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,133,134,135,136,137,138,139,140,141],"f":[null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],null,null,null,null,[[["usize",15]],["idr",3]],[[["usize",15],["idr",3]]],null,null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[["usize",15]],["lck",3]],[[["usize",15],["lck",3]]],[[],["lckk",3]],[[["lckk",3]]],null,null,[[["usize",15]],["odr",3]],[[["usize",15],["odr",3]]],null,null,[[["usize",15]],["mode",3]],[[["usize",15],["mode",3]]],[[["usize",15]],["cnf",3]],[[["usize",15],["cnf",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[["usize",15]],[["reg",3],["rw",3],["cr",3]]],[[],[["reg",3],["idr",3],["r",3]]],[[],[["odr",3],["reg",3],["rw",3]]],[[],[["reg",3],["bsrr",3],["w",3]]],[[],[["reg",3],["brr",3],["w",3]]],[[],[["reg",3],["lckr",3],["rw",3]]],null,null,null,null,[[],["u8",15]],[[["u8",15]]],[[],["lbdl",3]],[[["lbdl",3]]],[[],["lbdie",3]],[[["lbdie",3]]],[[],["bool",15]],[[["bool",15]]],[[],["cpha",3]],[[["cpha",3]]],[[],["cpol",3]],[[["cpol",3]]],[[],["clken",3]],[[["clken",3]]],[[],["stop",3]],[[["stop",3]]],[[],["linen",3]],[[["linen",3]]],null,null,[[],["eie",3]],[[["eie",3]]],[[],["iren",3]],[[["iren",3]]],[[],["irlp",3]],[[["irlp",3]]],[[],["hdsel",3]],[[["hdsel",3]]],[[],["nack",3]],[[["nack",3]]],[[],["scen",3]],[[["scen",3]]],[[],["dmar",3]],[[["dmar",3]]],[[],["dmat",3]],[[["dmat",3]]],[[],["rtse",3]],[[["rtse",3]]],[[],["ctse",3]],[[["ctse",3]]],[[],["ctsie",3]],[[["ctsie",3]]],null,null,[[],["sbk",3]],[[["sbk",3]]],[[],["rwu",3]],[[["rwu",3]]],[[],["re",3]],[[["re",3]]],[[],["te",3]],[[["te",3]]],[[],["idleie",3]],[[["idleie",3]]],[[],["rxneie",3]],[[["rxneie",3]]],[[],["tcie",3]],[[["tcie",3]]],[[],["txeie",3]],[[["txeie",3]]],[[],["peie",3]],[[["peie",3]]],[[],["ps",3]],[[["ps",3]]],[[],["pce",3]],[[["pce",3]]],[[],["wake",3]],[[["wake",3]]],[[],["m",3]],[[["m",3]]],[[],["ue",3]],[[["ue",3]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["rw",3],["reg",3],["sr",3]]],[[],[["reg",3],["dr",3],["rw",3]]],[[],[["brr",3],["rw",3],["reg",3]]],[[],[["cr1",3],["rw",3],["reg",3]]],[[],[["reg",3],["cr2",3],["rw",3]]],[[],[["reg",3],["rw",3],["cr3",3]]],[[],[["rw",3],["reg",3],["gtpr",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["mms",3]],[[["mms",3]]],null,null,[[["usize",15]],["ccmroutputccs",3]],[[["usize",15],["ccmroutputccs",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["ocpe",3]],[[["usize",15],["ocpe",3]]],[[["usize",15]],["ocm",3]],[[["usize",15],["ocm",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["ossi",3]],[[["ossi",3]]],[[],["ossr",3]],[[["ossr",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["moe",3]],[[["moe",3]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["uie",3]],[[["uie",3]]],[[["usize",15]],["ccie",3]],[[["usize",15],["ccie",3]]],[[],["tie",3]],[[["tie",3]]],[[],["ude",3]],[[["ude",3]]],[[["usize",15]],["ccde",3]],[[["usize",15],["ccde",3]]],[[],["tde",3]],[[["tde",3]]],null,null,[[],["uif",3]],[[["uif",3]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["uie",3]],[[["uie",3]]],[[],["ude",3]],[[["ude",3]]],null,null,[[["usize",15]],["ccmrinputccs",3]],[[["usize",15],["ccmrinputccs",3]]],[[["usize",15]],["u8",15]],[[["usize",15],["u8",15]]],[[["usize",15]],["icf",3]],[[["usize",15],["icf",3]]],null,null,[[],["ccds",3]],[[["ccds",3]]],[[],["mms",3]],[[["mms",3]]],[[],["tis",3]],[[["tis",3]]],null,null,[[],["cen",3]],[[["cen",3]]],[[],["udis",3]],[[["udis",3]]],[[],["urs",3]],[[["urs",3]]],[[],["opm",3]],[[["opm",3]]],[[],["arpe",3]],[[["arpe",3]]],null,null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[],["ug",3]],[[["ug",3]]],null,null,[[],["ug",3]],[[["ug",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["uie",3]],[[["uie",3]]],[[["usize",15]],["ccie",3]],[[["usize",15],["ccie",3]]],[[],["bool",15]],[[["bool",15]]],[[],["tie",3]],[[["tie",3]]],[[],["bool",15]],[[["bool",15]]],[[],["ude",3]],[[["ude",3]]],[[["usize",15]],["ccde",3]],[[["usize",15],["ccde",3]]],[[],["bool",15]],[[["bool",15]]],[[],["tde",3]],[[["tde",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["ccds",3]],[[["ccds",3]]],[[],["mms",3]],[[["mms",3]]],[[],["tis",3]],[[["tis",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["uif",3]],[[["uif",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["uif",3]],[[["uif",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["cen",3]],[[["cen",3]]],[[],["udis",3]],[[["udis",3]]],[[],["urs",3]],[[["urs",3]]],[[],["opm",3]],[[["opm",3]]],[[],["dir",3]],[[["dir",3]]],[[],["cms",3]],[[["cms",3]]],[[],["arpe",3]],[[["arpe",3]]],[[],["ckd",3]],[[["ckd",3]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["ug",3]],[[["ug",3]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["sms",3]],[[["sms",3]]],[[],["ts",3]],[[["ts",3]]],[[],["msm",3]],[[["msm",3]]],[[],["etf",3]],[[["etf",3]]],[[],["etps",3]],[[["etps",3]]],[[],["ece",3]],[[["ece",3]]],[[],["etp",3]],[[["etp",3]]],null,null,[[],[["cr1gp",3],["rw",3],["reg",3]]],[[],[["cr2gp",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["smcr",3]]],[[],[["diergp",3],["rw",3],["reg",3]]],[[],[["srgp",3],["rw",3],["reg",3]]],[[],[["w",3],["reg",3],["egrgp",3]]],[[["usize",15]],[["ccmrinput",3],["reg",3],["rw",3]]],[[["usize",15]],[["reg",3],["ccmroutput",3],["rw",3]]],[[],[["rw",3],["ccergp",3],["reg",3]]],[[],[["reg",3],["cnt32",3],["rw",3]]],[[],[["reg",3],["psc",3],["rw",3]]],[[],[["arr32",3],["rw",3],["reg",3]]],[[["usize",15]],[["reg",3],["ccr32",3],["rw",3]]],[[],[["dcr",3],["rw",3],["reg",3]]],[[],[["dmar",3],["rw",3],["reg",3]]],null,null,[[],[["cr1gp",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["cr2adv",3]]],[[],[["rw",3],["reg",3],["smcr",3]]],[[],[["rw",3],["reg",3],["dieradv",3]]],[[],[["sradv",3],["rw",3],["reg",3]]],[[],[["reg",3],["egradv",3],["w",3]]],[[["usize",15]],[["ccmrinput",3],["reg",3],["rw",3]]],[[["usize",15]],[["reg",3],["ccmroutput",3],["rw",3]]],[[],[["cceradv",3],["reg",3],["rw",3]]],[[],[["reg",3],["cnt16",3],["rw",3]]],[[],[["reg",3],["psc",3],["rw",3]]],[[],[["arr16",3],["reg",3],["rw",3]]],[[],[["reg",3],["rcr",3],["rw",3]]],[[["usize",15]],[["rw",3],["reg",3],["ccr16",3]]],[[],[["reg",3],["rw",3],["bdtr",3]]],[[],[["dcr",3],["rw",3],["reg",3]]],[[],[["dmar",3],["rw",3],["reg",3]]],null,null,[[],[["reg",3],["cr1basic",3],["rw",3]]],[[],[["cr2basic",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["dierbasic",3]]],[[],[["reg",3],["rw",3],["srbasic",3]]],[[],[["reg",3],["egrbasic",3],["w",3]]],[[],[["reg",3],["cnt16",3],["rw",3]]],[[],[["reg",3],["psc",3],["rw",3]]],[[],[["arr16",3],["reg",3],["rw",3]]],null,null,[[],[["cr1gp",3],["rw",3],["reg",3]]],[[],[["cr2gp",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["smcr",3]]],[[],[["diergp",3],["rw",3],["reg",3]]],[[],[["srgp",3],["rw",3],["reg",3]]],[[],[["w",3],["reg",3],["egrgp",3]]],[[["usize",15]],[["ccmrinput",3],["reg",3],["rw",3]]],[[["usize",15]],[["reg",3],["ccmroutput",3],["rw",3]]],[[],[["rw",3],["ccergp",3],["reg",3]]],[[],[["reg",3],["cnt16",3],["rw",3]]],[[],[["reg",3],["psc",3],["rw",3]]],[[],[["arr16",3],["reg",3],["rw",3]]],[[["usize",15]],[["rw",3],["reg",3],["ccr16",3]]],[[],[["dcr",3],["rw",3],["reg",3]]],[[],[["dmar",3],["rw",3],["reg",3]]],null,null,null,null,[[["usize",15]],["ospeedr",3]],[[["usize",15],["ospeedr",3]]],null,null,[[["usize",15]],["moder",3]],[[["usize",15],["moder",3]]],null,null,[[["usize",15]],["idr",3]],[[["usize",15],["idr",3]]],null,null,[[["usize",15]],["ot",3]],[[["usize",15],["ot",3]]],null,null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[["usize",15]],["odr",3]],[[["usize",15],["odr",3]]],null,null,[[["usize",15]],["afr",3]],[[["usize",15],["afr",3]]],null,null,[[["usize",15]],["lck",3]],[[["usize",15],["lck",3]]],[[],["lckk",3]],[[["lckk",3]]],null,null,[[["usize",15]],["pupdr",3]],[[["usize",15],["pupdr",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["reg",3],["rw",3],["moder",3]]],[[],[["rw",3],["reg",3],["otyper",3]]],[[],[["rw",3],["ospeedr",3],["reg",3]]],[[],[["reg",3],["rw",3],["pupdr",3]]],[[],[["idr",3],["reg",3],["r",3]]],[[],[["reg",3],["odr",3],["rw",3]]],[[],[["reg",3],["w",3],["bsrr",3]]],[[],[["reg",3],["lckr",3],["rw",3]]],[[["usize",15]],[["afr",3],["reg",3],["rw",3]]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[],["rw",3]],[[],["r",3]],[[],["w",3]],[[],["reg",3]],[[],["gpio",3]],[[],["idr",3]],[[],["brr",3]],[[],["bsrr",3]],[[],["lckr",3]],[[],["odr",3]],[[],["cr",3]],[[],["brw",3]],[[],["bsw",3]],[[],["odr",3]],[[],["idr",3]],[[],["mode",3]],[[],["lckk",3]],[[],["cnf",3]],[[],["lck",3]],[[],["usart",3]],[[],["cr2",3]],[[],["cr3",3]],[[],["cr1",3]],[[],["brr",3]],[[],["dr",3]],[[],["sr",3]],[[],["gtpr",3]],[[],["ctsie",3]],[[],["stop",3]],[[],["peie",3]],[[],["ps",3]],[[],["rtse",3]],[[],["lbdie",3]],[[],["txeie",3]],[[],["ctse",3]],[[],["dmat",3]],[[],["eie",3]],[[],["m",3]],[[],["dmar",3]],[[],["scen",3]],[[],["sbk",3]],[[],["iren",3]],[[],["idleie",3]],[[],["re",3]],[[],["rwu",3]],[[],["cpol",3]],[[],["rxneie",3]],[[],["tcie",3]],[[],["hdsel",3]],[[],["wake",3]],[[],["lbdl",3]],[[],["linen",3]],[[],["irlp",3]],[[],["nack",3]],[[],["clken",3]],[[],["pce",3]],[[],["ue",3]],[[],["te",3]],[[],["cpha",3]],[[],["timgp32",3]],[[],["timadv",3]],[[],["timbasic",3]],[[],["timgp16",3]],[[],["udis",3]],[[],["arpe",3]],[[],["ug",3]],[[],["moe",3]],[[],["etf",3]],[[],["ossi",3]],[[],["sms",3]],[[],["cen",3]],[[],["tde",3]],[[],["etps",3]],[[],["uif",3]],[[],["mms",3]],[[],["tis",3]],[[],["tifw",3]],[[],["tgw",3]],[[],["ccifw",3]],[[],["ocm",3]],[[],["ece",3]],[[],["ossr",3]],[[],["ccgw",3]],[[],["etp",3]],[[],["opm",3]],[[],["ccde",3]],[[],["ocpe",3]],[[],["msm",3]],[[],["ts",3]],[[],["urs",3]],[[],["ccie",3]],[[],["ccofw",3]],[[],["dir",3]],[[],["tie",3]],[[],["cms",3]],[[],["ccmroutputccs",3]],[[],["tifr",3]],[[],["ccofr",3]],[[],["ccds",3]],[[],["uie",3]],[[],["ude",3]],[[],["ccmrinputccs",3]],[[],["ccifr",3]],[[],["icf",3]],[[],["ckd",3]],[[],["cr2basic",3]],[[],["ccmroutput",3]],[[],["cceradv",3]],[[],["bdtr",3]],[[],["cnt32",3]],[[],["diergp",3]],[[],["srbasic",3]],[[],["ccr16",3]],[[],["dierbasic",3]],[[],["ccmrinput",3]],[[],["cr2gp",3]],[[],["cr1basic",3]],[[],["ccergp",3]],[[],["egrbasic",3]],[[],["egradv",3]],[[],["dieradv",3]],[[],["cr2adv",3]],[[],["ccr32",3]],[[],["srgp",3]],[[],["psc",3]],[[],["sradv",3]],[[],["rcr",3]],[[],["dcr",3]],[[],["cr1gp",3]],[[],["cnt16",3]],[[],["arr16",3]],[[],["arr32",3]],[[],["dmar",3]],[[],["egrgp",3]],[[],["smcr",3]],[[],["gpio",3]],[[],["ospeedr",3]],[[],["moder",3]],[[],["idr",3]],[[],["otyper",3]],[[],["bsrr",3]],[[],["odr",3]],[[],["afr",3]],[[],["lckr",3]],[[],["pupdr",3]],[[],["moder",3]],[[],["lckk",3]],[[],["lck",3]],[[],["brw",3]],[[],["idr",3]],[[],["ospeedr",3]],[[],["bsw",3]],[[],["odr",3]],[[],["pupdr",3]],[[],["afr",3]],[[],["ot",3]],[[],["idr",3]],[[],["brr",3]],[[],["bsrr",3]],[[],["lckr",3]],[[],["odr",3]],[[],["cr",3]],[[],["cr2",3]],[[],["cr3",3]],[[],["cr1",3]],[[],["brr",3]],[[],["dr",3]],[[],["sr",3]],[[],["gtpr",3]],[[],["cr2basic",3]],[[],["ccmroutput",3]],[[],["cceradv",3]],[[],["bdtr",3]],[[],["cnt32",3]],[[],["diergp",3]],[[],["srbasic",3]],[[],["ccr16",3]],[[],["dierbasic",3]],[[],["ccmrinput",3]],[[],["cr2gp",3]],[[],["cr1basic",3]],[[],["ccergp",3]],[[],["egrbasic",3]],[[],["egradv",3]],[[],["dieradv",3]],[[],["cr2adv",3]],[[],["ccr32",3]],[[],["srgp",3]],[[],["psc",3]],[[],["sradv",3]],[[],["rcr",3]],[[],["dcr",3]],[[],["cr1gp",3]],[[],["cnt16",3]],[[],["arr16",3]],[[],["arr32",3]],[[],["dmar",3]],[[],["egrgp",3]],[[],["smcr",3]],[[],["ospeedr",3]],[[],["moder",3]],[[],["idr",3]],[[],["otyper",3]],[[],["bsrr",3]],[[],["odr",3]],[[],["afr",3]],[[],["lckr",3]],[[],["pupdr",3]]],"p":[[3,"Reg"],[3,"Idr"],[3,"Brr"],[3,"Bsrr"],[3,"Lckr"],[3,"Odr"],[3,"Cr"],[3,"Brw"],[3,"Bsw"],[3,"Odr"],[3,"Idr"],[3,"Mode"],[3,"Lckk"],[3,"Cnf"],[3,"Lck"],[3,"Gpio"],[3,"Cr2"],[3,"Cr3"],[3,"Cr1"],[3,"Brr"],[3,"Dr"],[3,"Sr"],[3,"Gtpr"],[3,"Ctsie"],[3,"Stop"],[3,"Peie"],[3,"Ps"],[3,"Rtse"],[3,"Lbdie"],[3,"Txeie"],[3,"Ctse"],[3,"Dmat"],[3,"Eie"],[3,"M"],[3,"Dmar"],[3,"Scen"],[3,"Sbk"],[3,"Iren"],[3,"Idleie"],[3,"Re"],[3,"Rwu"],[3,"Cpol"],[3,"Rxneie"],[3,"Tcie"],[3,"Hdsel"],[3,"Wake"],[3,"Lbdl"],[3,"Linen"],[3,"Irlp"],[3,"Nack"],[3,"Clken"],[3,"Pce"],[3,"Ue"],[3,"Te"],[3,"Cpha"],[3,"Usart"],[3,"Udis"],[3,"Arpe"],[3,"Ug"],[3,"Moe"],[3,"Etf"],[3,"Ossi"],[3,"Sms"],[3,"Cen"],[3,"Tde"],[3,"Etps"],[3,"Uif"],[3,"Mms"],[3,"Tis"],[3,"Tifw"],[3,"Tgw"],[3,"Ccifw"],[3,"Ocm"],[3,"Ece"],[3,"Ossr"],[3,"Ccgw"],[3,"Etp"],[3,"Opm"],[3,"Ccde"],[3,"Ocpe"],[3,"Msm"],[3,"Ts"],[3,"Urs"],[3,"Ccie"],[3,"Ccofw"],[3,"Dir"],[3,"Tie"],[3,"Cms"],[3,"CcmrOutputCcs"],[3,"Tifr"],[3,"Ccofr"],[3,"Ccds"],[3,"Uie"],[3,"Ude"],[3,"CcmrInputCcs"],[3,"Ccifr"],[3,"Icf"],[3,"Ckd"],[3,"Cr2Basic"],[3,"CcmrOutput"],[3,"CcerAdv"],[3,"Bdtr"],[3,"Cnt32"],[3,"DierGp"],[3,"SrBasic"],[3,"Ccr16"],[3,"DierBasic"],[3,"CcmrInput"],[3,"Cr2Gp"],[3,"Cr1Basic"],[3,"CcerGp"],[3,"EgrBasic"],[3,"EgrAdv"],[3,"DierAdv"],[3,"Cr2Adv"],[3,"Ccr32"],[3,"SrGp"],[3,"Psc"],[3,"SrAdv"],[3,"Rcr"],[3,"Dcr"],[3,"Cr1Gp"],[3,"Cnt16"],[3,"Arr16"],[3,"Arr32"],[3,"Dmar"],[3,"EgrGp"],[3,"Smcr"],[3,"TimGp32"],[3,"TimAdv"],[3,"TimBasic"],[3,"TimGp16"],[3,"Ospeedr"],[3,"Moder"],[3,"Idr"],[3,"Otyper"],[3,"Bsrr"],[3,"Odr"],[3,"Afr"],[3,"Lckr"],[3,"Pupdr"],[3,"Moder"],[3,"Lckk"],[3,"Lck"],[3,"Brw"],[3,"Idr"],[3,"Ospeedr"],[3,"Bsw"],[3,"Odr"],[3,"Pupdr"],[3,"Afr"],[3,"Ot"],[3,"Gpio"],[3,"RW"],[3,"R"],[3,"W"]]},\
"vcell":{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":[3,11,11,11,11,11,11,11,11,11,11,11],"n":["VolatileCell","new","get","set","as_ptr","borrow","borrow_mut","try_from","from","into","try_into","type_id"],"q":["vcell","","","","","","","","","","",""],"d":["Just like <code>Cell</code> but with volatile read / write operations","Creates a new <code>VolatileCell</code> containing the given value","Returns a copy of the contained value","Sets the contained value","Returns a raw pointer to the underlying data in the cell","","","","","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":[null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]]],"p":[[3,"VolatileCell"]]},\
"void":{"doc":"Void","t":[4,5,8,10,8,10,11,11,11,11,11,11,11,11,11,11,11,11],"n":["Void","unreachable","ResultVoidExt","void_unwrap","ResultVoidErrExt","void_unwrap_err","borrow","borrow_mut","try_from","from","into","try_into","type_id","fmt","fmt","eq","partial_cmp","clone"],"q":["void","","","","","","","","","","","","","","","","",""],"d":["The empty type for cases which can’t occur.","A safe version of <code>intrinsincs::unreachable</code>.","Extensions to <code>Result<T, Void></code>","Get the value out of a wrapper.","Extensions to <code>Result<Void, E></code>","Get the error out of a wrapper.","","","","","","","","","","","",""],"i":[0,0,0,1,0,2,3,3,3,3,3,3,3,3,3,3,3,3],"f":[null,[[["void",4]]],null,[[]],null,[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[],["bool",15]],[[],[["ordering",4],["option",4]]],[[],["void",4]]],"p":[[8,"ResultVoidExt"],[8,"ResultVoidErrExt"],[4,"Void"]]},\
"volatile_register":{"doc":"Volatile access to memory mapped hardware registers","t":[3,11,3,11,11,11,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["RO","read","RW","modify","read","write","WO","write","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id"],"q":["volatile_register","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Read-Only register","Reads the value of the register","Read-Write register","Performs a read-modify-write operation","Reads the value of the register","Writes a <code>value</code> into the register","Write-Only register","Writes <code>value</code> into the register","","","","","","","","","","","","","","","","","","","","",""],"i":[0,1,0,2,2,2,0,3,1,1,1,1,1,1,1,2,2,2,2,2,2,2,3,3,3,3,3,3,3],"f":[null,[[]],null,[[]],[[]],[[]],null,[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]]],"p":[[3,"RO"],[3,"RW"],[3,"WO"]]}\
}');
initSearch(searchIndex);