{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 18:27:22 2021 " "Info: Processing started: Mon May 24 18:27:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIFO -c FIFO " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"FIFO\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 86 " "Warning: No exact pin location assignment(s) for 86 pins of 86 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[0] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[1] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[2] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[3] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[4] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[5] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[6] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[7] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[8] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[9] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[10] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[11] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[12] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[13] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[14] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[15] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[16\] " "Info: Pin q\[16\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[16] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[17\] " "Info: Pin q\[17\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[17] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[18\] " "Info: Pin q\[18\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[18] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[19\] " "Info: Pin q\[19\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[19] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[20\] " "Info: Pin q\[20\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[20] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[21\] " "Info: Pin q\[21\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[21] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[22\] " "Info: Pin q\[22\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[22] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[23\] " "Info: Pin q\[23\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[23] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[24\] " "Info: Pin q\[24\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[24] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[25\] " "Info: Pin q\[25\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[25] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[26\] " "Info: Pin q\[26\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[26] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[27\] " "Info: Pin q\[27\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[27] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[28\] " "Info: Pin q\[28\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[28] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[29\] " "Info: Pin q\[29\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[29] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[30\] " "Info: Pin q\[30\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[30] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[31\] " "Info: Pin q\[31\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[31] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[32\] " "Info: Pin q\[32\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[32] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[33\] " "Info: Pin q\[33\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[33] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[34\] " "Info: Pin q\[34\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[34] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[35\] " "Info: Pin q\[35\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[35] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[36\] " "Info: Pin q\[36\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[36] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[36] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[37\] " "Info: Pin q\[37\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[37] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[37] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[38\] " "Info: Pin q\[38\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[38] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[38] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[39\] " "Info: Pin q\[39\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[39] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[39] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[40\] " "Info: Pin q\[40\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[40] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[40] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[41\] " "Info: Pin q\[41\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[41] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[41] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[42\] " "Info: Pin q\[42\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[42] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[42] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[43\] " "Info: Pin q\[43\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[43] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[43] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[44\] " "Info: Pin q\[44\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[44] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[44] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[45\] " "Info: Pin q\[45\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[45] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[45] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[46\] " "Info: Pin q\[46\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[46] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[46] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[47\] " "Info: Pin q\[47\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[47] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[47] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[48\] " "Info: Pin q\[48\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[48] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[48] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[49\] " "Info: Pin q\[49\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[49] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[49] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[50\] " "Info: Pin q\[50\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[50] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[50] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[51\] " "Info: Pin q\[51\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[51] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[51] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[52\] " "Info: Pin q\[52\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[52] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[52] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[53\] " "Info: Pin q\[53\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[53] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[53] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[54\] " "Info: Pin q\[54\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[54] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[54] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[55\] " "Info: Pin q\[55\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[55] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[55] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[56\] " "Info: Pin q\[56\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[56] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[56] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[57\] " "Info: Pin q\[57\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[57] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[57] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[58\] " "Info: Pin q\[58\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[58] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[58] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[59\] " "Info: Pin q\[59\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[59] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[59] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[60\] " "Info: Pin q\[60\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[60] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[60] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[61\] " "Info: Pin q\[61\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[61] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[61] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[62\] " "Info: Pin q\[62\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[62] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[62] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[63\] " "Info: Pin q\[63\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { q[63] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 50 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[63] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdempty " "Info: Pin rdempty not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { rdempty } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 51 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdempty } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrfull " "Info: Pin wrfull not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { wrfull } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 52 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrfull } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrreq " "Info: Pin wrreq not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { wrreq } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 49 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrreq } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdreq " "Info: Pin rdreq not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { rdreq } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 47 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdreq } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrclk " "Info: Pin wrclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { wrclk } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdclk " "Info: Pin rdclk not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { rdclk } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[0] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[1] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[2] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[3] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[4] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[5] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[6] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[7] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Info: Pin data\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[8] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Info: Pin data\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[9] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Info: Pin data\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[10] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Info: Pin data\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[11] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Info: Pin data\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[12] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Info: Pin data\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[13] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Info: Pin data\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[14] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Info: Pin data\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { data[15] } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 45 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wrclk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node wrclk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { wrclk } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 48 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rdclk (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node rdclk (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { rdclk } } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|dffpipe_c2e:rdaclr\|dffe6a\[0\]  " "Info: Automatically promoted node dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|dffpipe_c2e:rdaclr\|dffe6a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_c2e.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dffpipe_c2e.tdf" 31 8 0 } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|dffpipe_c2e:rdaclr|dffe6a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "84 unused 3.3V 18 66 0 " "Info: Number of I/O pins in group: 84 (unused VREF, 3.3V VCCIO, 18 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\] register dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\] -4.897 ns " "Info: Slack time is -4.897 ns between source register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\]\" and destination register \"dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"rdclk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns rdclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns rdclk~clkctrl 2 COMB Unassigned 211 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 211; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 78 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"rdclk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns rdclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns rdclk~clkctrl 2 COMB Unassigned 211 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 211; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 78 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"rdclk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns rdclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns rdclk~clkctrl 2 COMB Unassigned 211 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 211; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] } "NODE_NAME" } } { "db/dffpipe_1v8.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rdclk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"rdclk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns rdclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'rdclk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns rdclk~clkctrl 2 COMB Unassigned 211 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 211; COMB Node = 'rdclk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { rdclk rdclk~clkctrl } "NODE_NAME" } } { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { rdclk~clkctrl dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] } "NODE_NAME" } } { "db/dffpipe_1v8.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FIFO.vhd" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/FIFO.vhd" 46 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 78 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.633 ns - Longest register register " "Info: - Longest register to register delay is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] } "NODE_NAME" } } { "db/dffpipe_1v8.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.624 ns) 1.596 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~4 2 COMB Unassigned 1 " "Info: 2: + IC(0.972 ns) + CELL(0.624 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.407 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB Unassigned 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.407 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 3.218 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdcnt_addr_ena 4 COMB Unassigned 116 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 3.218 ns; Loc. = Unassigned; Fanout = 116; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdcnt_addr_ena'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 72 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 4.417 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|parity~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.578 ns) + CELL(0.621 ns) = 4.417 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|parity~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.503 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera0~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.503 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera0~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.589 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera1~COUT 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.589 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera1~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.675 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera2~COUT 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.675 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera2~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.761 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera3~COUT 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.761 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera3~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.847 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera4~COUT 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.847 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera4~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.933 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera5~COUT 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.933 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera5~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.019 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera6~COUT 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.019 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera6~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.525 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera7 13 COMB Unassigned 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.525 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.633 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\] 14 REG Unassigned 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.633 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 78 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.318 ns ( 58.90 % ) " "Info: Total cell delay = 3.318 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.315 ns ( 41.10 % ) " "Info: Total interconnect delay = 2.315 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.633 ns register register " "Info: Estimated most critical path is register to register delay of 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\] 1 REG LAB_X24_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y6; Fanout = 1; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe7\|dffe9a\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] } "NODE_NAME" } } { "db/dffpipe_1v8.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dffpipe_1v8.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.624 ns) 1.596 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~4 2 COMB LAB_X24_Y5 1 " "Info: 2: + IC(0.972 ns) + CELL(0.624 ns) = 1.596 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.407 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LAB_X24_Y5 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.407 ns; Loc. = LAB_X24_Y5; Fanout = 3; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|cmpr_s16:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 3.218 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdcnt_addr_ena 4 COMB LAB_X24_Y5 116 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 3.218 ns; Loc. = LAB_X24_Y5; Fanout = 116; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|rdcnt_addr_ena'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_acf1.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/dcfifo_acf1.tdf" 72 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 4.417 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|parity~COUT 5 COMB LAB_X24_Y5 2 " "Info: 5: + IC(0.578 ns) + CELL(0.621 ns) = 4.417 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|parity~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.503 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera0~COUT 6 COMB LAB_X24_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.503 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera0~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.589 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera1~COUT 7 COMB LAB_X24_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.589 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera1~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.675 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera2~COUT 8 COMB LAB_X24_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.675 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera2~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.761 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera3~COUT 9 COMB LAB_X24_Y5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.761 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera3~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.847 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera4~COUT 10 COMB LAB_X24_Y5 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.847 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera4~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.933 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera5~COUT 11 COMB LAB_X24_Y5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.933 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera5~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.019 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera6~COUT 12 COMB LAB_X24_Y5 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.019 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera6~COUT'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.525 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera7 13 COMB LAB_X24_Y5 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.525 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|countera7'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.633 ns dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\] 14 REG LAB_X24_Y5 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.633 ns; Loc. = LAB_X24_Y5; Fanout = 3; REG Node = 'dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_acf1:auto_generated\|a_graycounter_f86:rdptr_g1p\|counter_ffa\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_f86.tdf" "" { Text "D:/lh/大二下/数字系统实验/第九次实验/FIFO/db/a_graycounter_f86.tdf" 78 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.318 ns ( 58.90 % ) " "Info: Total cell delay = 3.318 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.315 ns ( 41.10 % ) " "Info: Total interconnect delay = 2.315 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0] dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~4 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|rdcnt_addr_ena dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|parity~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera0~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera1~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera2~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera3~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera4~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera5~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera6~COUT dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|countera7 dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_acf1:auto_generated|a_graycounter_f86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Warning: Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Info: Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Info: Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Info: Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Info: Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Info: Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Info: Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Info: Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Info: Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[16\] 0 " "Info: Pin \"q\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[17\] 0 " "Info: Pin \"q\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[18\] 0 " "Info: Pin \"q\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[19\] 0 " "Info: Pin \"q\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[20\] 0 " "Info: Pin \"q\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[21\] 0 " "Info: Pin \"q\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[22\] 0 " "Info: Pin \"q\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[23\] 0 " "Info: Pin \"q\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[24\] 0 " "Info: Pin \"q\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[25\] 0 " "Info: Pin \"q\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[26\] 0 " "Info: Pin \"q\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[27\] 0 " "Info: Pin \"q\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[28\] 0 " "Info: Pin \"q\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[29\] 0 " "Info: Pin \"q\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[30\] 0 " "Info: Pin \"q\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[31\] 0 " "Info: Pin \"q\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[32\] 0 " "Info: Pin \"q\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[33\] 0 " "Info: Pin \"q\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[34\] 0 " "Info: Pin \"q\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[35\] 0 " "Info: Pin \"q\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[36\] 0 " "Info: Pin \"q\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[37\] 0 " "Info: Pin \"q\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[38\] 0 " "Info: Pin \"q\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[39\] 0 " "Info: Pin \"q\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[40\] 0 " "Info: Pin \"q\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[41\] 0 " "Info: Pin \"q\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[42\] 0 " "Info: Pin \"q\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[43\] 0 " "Info: Pin \"q\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[44\] 0 " "Info: Pin \"q\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[45\] 0 " "Info: Pin \"q\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[46\] 0 " "Info: Pin \"q\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[47\] 0 " "Info: Pin \"q\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[48\] 0 " "Info: Pin \"q\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[49\] 0 " "Info: Pin \"q\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[50\] 0 " "Info: Pin \"q\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[51\] 0 " "Info: Pin \"q\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[52\] 0 " "Info: Pin \"q\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[53\] 0 " "Info: Pin \"q\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[54\] 0 " "Info: Pin \"q\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[55\] 0 " "Info: Pin \"q\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[56\] 0 " "Info: Pin \"q\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[57\] 0 " "Info: Pin \"q\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[58\] 0 " "Info: Pin \"q\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[59\] 0 " "Info: Pin \"q\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[60\] 0 " "Info: Pin \"q\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[61\] 0 " "Info: Pin \"q\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[62\] 0 " "Info: Pin \"q\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[63\] 0 " "Info: Pin \"q\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rdempty 0 " "Info: Pin \"rdempty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrfull 0 " "Info: Pin \"wrfull\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 18:27:23 2021 " "Info: Processing ended: Mon May 24 18:27:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
