Day 30 - Bidirectional Shift Register

Today marks the **final day** of my 30-Day Verilog Challenge ğŸš€.  
I implemented a **Bidirectional Shift Register**, which can:
- Shift data left
- Shift data right
- Load parallel data
- Hold/reset data

This project completes my journey from basic logic gates â†’ flip-flops â†’ counters â†’ registers â†’ shift registers.

- `design.sv` â†’ Bidirectional Shift Register
- `testbench.sv` â†’ Testbench with waveform generation
 ğŸ–¥ï¸ Simulation
- Tool: **EDA Playground**
- Generates `.vcd` file for waveform analysis
- Clock: 10ns (5ns High, 5ns Low)
 ğŸ“Š Output
- Load `1010`
- Shift right 4 times
- Shift left 4 times
 ğŸ¯ Learning
- Practical use of registers in CPUs and DSPs
- Control with **direction & load signals**
- Completed the **30-Day Verilog Challenge**
