   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"example_project.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	__NVIC_SetPriority:
  25              	.LFB111:
  26              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  union
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} */
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __DSB();
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __ISB();
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1799 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 3960     		str	r1, [r7]
  44 000a FB71     		strb	r3, [r7, #7]
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 1 1800 6
  46 000c 97F90730 		ldrsb	r3, [r7, #7]
  47 0010 002B     		cmp	r3, #0
  48 0012 0ADB     		blt	.L2
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  49              		.loc 1 1802 57
  50 0014 3B68     		ldr	r3, [r7]
  51 0016 DAB2     		uxtb	r2, r3
  52              		.loc 1 1802 9
  53 0018 0C49     		ldr	r1, .L5
  54              		.loc 1 1802 15
  55 001a 97F90730 		ldrsb	r3, [r7, #7]
  56              		.loc 1 1802 57
  57 001e 9200     		lsls	r2, r2, #2
  58 0020 D2B2     		uxtb	r2, r2
  59              		.loc 1 1802 55
  60 0022 0B44     		add	r3, r3, r1
  61 0024 83F80023 		strb	r2, [r3, #768]
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
  62              		.loc 1 1808 1
  63 0028 0AE0     		b	.L4
  64              	.L2:
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  65              		.loc 1 1806 57
  66 002a 3B68     		ldr	r3, [r7]
  67 002c DAB2     		uxtb	r2, r3
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  68              		.loc 1 1806 8
  69 002e 0849     		ldr	r1, .L5+4
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  70              		.loc 1 1806 41
  71 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  72 0032 03F00F03 		and	r3, r3, #15
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  73              		.loc 1 1806 49
  74 0036 043B     		subs	r3, r3, #4
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  75              		.loc 1 1806 57
  76 0038 9200     		lsls	r2, r2, #2
  77 003a D2B2     		uxtb	r2, r2
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  78              		.loc 1 1806 55
  79 003c 0B44     		add	r3, r3, r1
  80 003e 1A76     		strb	r2, [r3, #24]
  81              	.L4:
  82              		.loc 1 1808 1
  83 0040 00BF     		nop
  84 0042 0C37     		adds	r7, r7, #12
  85              	.LCFI3:
  86              		.cfi_def_cfa_offset 4
  87 0044 BD46     		mov	sp, r7
  88              	.LCFI4:
  89              		.cfi_def_cfa_register 13
  90              		@ sp needed
  91 0046 5DF8047B 		ldr	r7, [sp], #4
  92              	.LCFI5:
  93              		.cfi_restore 7
  94              		.cfi_def_cfa_offset 0
  95 004a 7047     		bx	lr
  96              	.L6:
  97              		.align	2
  98              	.L5:
  99 004c 00E100E0 		.word	-536813312
 100 0050 00ED00E0 		.word	-536810240
 101              		.cfi_endproc
 102              	.LFE111:
 104              		.section	.text.SysTick_Config,"ax",%progbits
 105              		.align	1
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	SysTick_Config:
 111              	.LFB119:
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****          );
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __NOP();
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \returns
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 112              		.loc 1 1997 1
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 8
 115              		@ frame_needed = 1, uses_anonymous_args = 0
 116 0000 80B5     		push	{r7, lr}
 117              	.LCFI6:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 7, -8
 120              		.cfi_offset 14, -4
 121 0002 82B0     		sub	sp, sp, #8
 122              	.LCFI7:
 123              		.cfi_def_cfa_offset 16
 124 0004 00AF     		add	r7, sp, #0
 125              	.LCFI8:
 126              		.cfi_def_cfa_register 7
 127 0006 7860     		str	r0, [r7, #4]
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 128              		.loc 1 1998 14
 129 0008 7B68     		ldr	r3, [r7, #4]
 130 000a 013B     		subs	r3, r3, #1
 131              		.loc 1 1998 6
 132 000c B3F1807F 		cmp	r3, #16777216
 133 0010 01D3     		bcc	.L8
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 134              		.loc 1 2000 12
 135 0012 0123     		movs	r3, #1
 136 0014 0FE0     		b	.L9
 137              	.L8:
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 138              		.loc 1 2003 10
 139 0016 0A4A     		ldr	r2, .L10
 140              		.loc 1 2003 20
 141 0018 7B68     		ldr	r3, [r7, #4]
 142 001a 013B     		subs	r3, r3, #1
 143              		.loc 1 2003 18
 144 001c 5360     		str	r3, [r2, #4]
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 145              		.loc 1 2004 3
 146 001e 3F21     		movs	r1, #63
 147 0020 4FF0FF30 		mov	r0, #-1
 148 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 149              		.loc 1 2005 10
 150 0028 054B     		ldr	r3, .L10
 151              		.loc 1 2005 18
 152 002a 0022     		movs	r2, #0
 153 002c 9A60     		str	r2, [r3, #8]
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 154              		.loc 1 2006 10
 155 002e 044B     		ldr	r3, .L10
 156              		.loc 1 2006 18
 157 0030 0722     		movs	r2, #7
 158 0032 1A60     		str	r2, [r3]
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 159              		.loc 1 2009 10
 160 0034 0023     		movs	r3, #0
 161              	.L9:
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 162              		.loc 1 2010 1
 163 0036 1846     		mov	r0, r3
 164 0038 0837     		adds	r7, r7, #8
 165              	.LCFI9:
 166              		.cfi_def_cfa_offset 8
 167 003a BD46     		mov	sp, r7
 168              	.LCFI10:
 169              		.cfi_def_cfa_register 13
 170              		@ sp needed
 171 003c 80BD     		pop	{r7, pc}
 172              	.L11:
 173 003e 00BF     		.align	2
 174              	.L10:
 175 0040 10E000E0 		.word	-536813552
 176              		.cfi_endproc
 177              	.LFE119:
 179              		.section	.text.XMC_GPIO_SetOutputHigh,"ax",%progbits
 180              		.align	1
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 185              	XMC_GPIO_SetOutputHigh:
 186              	.LFB130:
 187              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @file xmc_gpio.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @date 2015-06-20
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Initial draft<br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Documentation improved <br>
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *      
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-06-20:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @endcond
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifndef XMC_GPIO_H
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_H
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * HEADER FILES
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc_common.h"
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @{
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup GPIO
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics. 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Input mode features:
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Output mode features:
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *@{
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * MACROS
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 											
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))                    
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * ENUMS
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  #if UC_FAMILY == XMC1
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc1_gpio.h"
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #elif UC_FAMILY == XMC4
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc4_gpio.h"
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * API PROTOTYPES
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifdef __cplusplus
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** extern "C" {
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	  Port pin number.
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	 Port pin number.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 188              		.loc 2 257 1
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 8
 191              		@ frame_needed = 1, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193 0000 80B4     		push	{r7}
 194              	.LCFI11:
 195              		.cfi_def_cfa_offset 4
 196              		.cfi_offset 7, -4
 197 0002 83B0     		sub	sp, sp, #12
 198              	.LCFI12:
 199              		.cfi_def_cfa_offset 16
 200 0004 00AF     		add	r7, sp, #0
 201              	.LCFI13:
 202              		.cfi_def_cfa_register 7
 203 0006 7860     		str	r0, [r7, #4]
 204 0008 0B46     		mov	r3, r1
 205 000a FB70     		strb	r3, [r7, #3]
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 206              		.loc 2 260 30
 207 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 208 000e 0122     		movs	r2, #1
 209 0010 9A40     		lsls	r2, r2, r3
 210              		.loc 2 260 13
 211 0012 7B68     		ldr	r3, [r7, #4]
 212 0014 5A60     		str	r2, [r3, #4]
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 213              		.loc 2 261 1
 214 0016 00BF     		nop
 215 0018 0C37     		adds	r7, r7, #12
 216              	.LCFI14:
 217              		.cfi_def_cfa_offset 4
 218 001a BD46     		mov	sp, r7
 219              	.LCFI15:
 220              		.cfi_def_cfa_register 13
 221              		@ sp needed
 222 001c 5DF8047B 		ldr	r7, [sp], #4
 223              	.LCFI16:
 224              		.cfi_restore 7
 225              		.cfi_def_cfa_offset 0
 226 0020 7047     		bx	lr
 227              		.cfi_endproc
 228              	.LFE130:
 230              		.section	.text.XMC_GPIO_SetOutputLow,"ax",%progbits
 231              		.align	1
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	XMC_GPIO_SetOutputLow:
 237              	.LFB131:
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	port pin number.
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return  None
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Note:</b><br>
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 238              		.loc 2 283 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 8
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243 0000 80B4     		push	{r7}
 244              	.LCFI17:
 245              		.cfi_def_cfa_offset 4
 246              		.cfi_offset 7, -4
 247 0002 83B0     		sub	sp, sp, #12
 248              	.LCFI18:
 249              		.cfi_def_cfa_offset 16
 250 0004 00AF     		add	r7, sp, #0
 251              	.LCFI19:
 252              		.cfi_def_cfa_register 7
 253 0006 7860     		str	r0, [r7, #4]
 254 0008 0B46     		mov	r3, r1
 255 000a FB70     		strb	r3, [r7, #3]
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 256              		.loc 2 286 24
 257 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 258 000e 4FF48032 		mov	r2, #65536
 259 0012 9A40     		lsls	r2, r2, r3
 260              		.loc 2 286 13
 261 0014 7B68     		ldr	r3, [r7, #4]
 262 0016 5A60     		str	r2, [r3, #4]
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 263              		.loc 2 287 1
 264 0018 00BF     		nop
 265 001a 0C37     		adds	r7, r7, #12
 266              	.LCFI20:
 267              		.cfi_def_cfa_offset 4
 268 001c BD46     		mov	sp, r7
 269              	.LCFI21:
 270              		.cfi_def_cfa_register 13
 271              		@ sp needed
 272 001e 5DF8047B 		ldr	r7, [sp], #4
 273              	.LCFI22:
 274              		.cfi_restore 7
 275              		.cfi_def_cfa_offset 0
 276 0022 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE131:
 280              		.section	.text.XMC_GPIO_GetInput,"ax",%progbits
 281              		.align	1
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	XMC_GPIO_GetInput:
 287              	.LFB133:
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param pin  port pin number.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Configures port pin output to Toggle. It configures hardware registers Pn_OMR.
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode(). Regis
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * and does not contain any flip-flop. A read action delivers the value of 0.
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10001U << pin;
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_IN.
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param pin  Port pin number.
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return uint32_t pin logic level status.
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Reads the Pn_IN register and returns the current logical value at the GPIO pin.
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * None
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 288              		.loc 2 334 1
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 8
 291              		@ frame_needed = 1, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 293 0000 80B4     		push	{r7}
 294              	.LCFI23:
 295              		.cfi_def_cfa_offset 4
 296              		.cfi_offset 7, -4
 297 0002 83B0     		sub	sp, sp, #12
 298              	.LCFI24:
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              	.LCFI25:
 302              		.cfi_def_cfa_register 7
 303 0006 7860     		str	r0, [r7, #4]
 304 0008 0B46     		mov	r3, r1
 305 000a FB70     		strb	r3, [r7, #3]
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   return (((port->IN) >> pin) & 0x1U);
 306              		.loc 2 337 17
 307 000c 7B68     		ldr	r3, [r7, #4]
 308 000e 5A6A     		ldr	r2, [r3, #36]
 309              		.loc 2 337 31
 310 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 311              		.loc 2 337 23
 312 0012 22FA03F3 		lsr	r3, r2, r3
 313              		.loc 2 337 31
 314 0016 03F00103 		and	r3, r3, #1
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 315              		.loc 2 338 1
 316 001a 1846     		mov	r0, r3
 317 001c 0C37     		adds	r7, r7, #12
 318              	.LCFI26:
 319              		.cfi_def_cfa_offset 4
 320 001e BD46     		mov	sp, r7
 321              	.LCFI27:
 322              		.cfi_def_cfa_register 13
 323              		@ sp needed
 324 0020 5DF8047B 		ldr	r7, [sp], #4
 325              	.LCFI28:
 326              		.cfi_restore 7
 327              		.cfi_def_cfa_offset 0
 328 0024 7047     		bx	lr
 329              		.cfi_endproc
 330              	.LFE133:
 332              		.global	recordedTimeArray
 333              		.data
 334              		.align	2
 337              	recordedTimeArray:
 338 0000 00000000 		.word	0
 339 0004 0C000000 		.word	12
 340 0008 0C000000 		.word	12
 341 000c 0C000000 		.word	12
 342 0010 0C000000 		.word	12
 343 0014 0C000000 		.word	12
 344 0018 0C000000 		.word	12
 345 001c 0C000000 		.word	12
 346 0020 0C000000 		.word	12
 347 0024 0C000000 		.word	12
 348              		.global	morseNumber
 349              		.align	2
 352              	morseNumber:
 353 0028 03000000 		.word	3
 354 002c 00000000 		.space	3196
 354      00000000 
 354      00000000 
 354      00000000 
 354      00000000 
 355              		.global	counterTMS
 356              		.bss
 357              		.align	2
 360              	counterTMS:
 361 0000 00000000 		.space	4
 362              		.global	letterCounter
 363              		.data
 364              		.align	2
 367              	letterCounter:
 368 0ca8 FDFFFFFF 		.word	-3
 369              		.global	btnOPressedFlag
 370              		.bss
 373              	btnOPressedFlag:
 374 0004 00       		.space	1
 375              		.global	btnTPressedFlag
 378              	btnTPressedFlag:
 379 0005 00       		.space	1
 380              		.global	timeBufferFlag
 381              		.data
 384              	timeBufferFlag:
 385 0cac 01       		.byte	1
 386              		.global	timeBuffer
 387              		.bss
 388 0006 0000     		.align	2
 391              	timeBuffer:
 392 0008 00000000 		.space	4
 393              		.section	.text.DecimalToArrayFunction,"ax",%progbits
 394              		.align	1
 395              		.global	DecimalToArrayFunction
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 400              	DecimalToArrayFunction:
 401              	.LFB138:
 402              		.file 3 "example_project.c"
   1:example_project.c **** #include <xmc_gpio.h>
   2:example_project.c **** #define TICKS_WAIT 1
   3:example_project.c **** 
   4:example_project.c **** #define LED1 P1_1
   5:example_project.c **** #define LED2 P1_0
   6:example_project.c **** 
   7:example_project.c **** #define GPIO_BUTTON1  XMC_GPIO_PORT1, 14
   8:example_project.c **** #define GPIO_BUTTON2  XMC_GPIO_PORT1, 15
   9:example_project.c **** 
  10:example_project.c **** // NOTES: I took the main systick timer code from https://www.keil.com/pack/doc/cmsis/Core/html/gro
  11:example_project.c **** 
  12:example_project.c **** int recordedTimeArray[10]={0,12,12,12,12,12,12,12,12,12};
  13:example_project.c **** int morseNumber[800] ={3};
  14:example_project.c **** uint32_t counterTMS = 0;                                                        /* Variable to stor
  15:example_project.c **** int letterCounter=-3;
  16:example_project.c **** bool btnOPressedFlag=false;
  17:example_project.c **** bool btnTPressedFlag=false;
  18:example_project.c **** bool timeBufferFlag=true; //originally set to true
  19:example_project.c **** uint32_t timeBuffer=0; //Initialised to 0 so that if Button 1 is not yet pressed 0 is transmitted p
  20:example_project.c **** 
  21:example_project.c **** //Interrupt handler
  22:example_project.c **** 
  23:example_project.c **** 
  24:example_project.c **** // DECIMAL TO ARRAY CODE TAKEN FROM STACK OVERFLOW https://stackoverflow.com/questions/515612/conve
  25:example_project.c **** void DecimalToArrayFunction(int recordedTimeArray[], uint32_t timeBuffer)
  26:example_project.c **** {  
 403              		.loc 3 26 1
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 32
 406              		@ frame_needed = 1, uses_anonymous_args = 0
 407              		@ link register save eliminated.
 408 0000 2DE9B003 		push	{r4, r5, r7, r8, r9}
 409              	.LCFI29:
 410              		.cfi_def_cfa_offset 20
 411              		.cfi_offset 4, -20
 412              		.cfi_offset 5, -16
 413              		.cfi_offset 7, -12
 414              		.cfi_offset 8, -8
 415              		.cfi_offset 9, -4
 416 0004 89B0     		sub	sp, sp, #36
 417              	.LCFI30:
 418              		.cfi_def_cfa_offset 56
 419 0006 00AF     		add	r7, sp, #0
 420              	.LCFI31:
 421              		.cfi_def_cfa_register 7
 422 0008 7860     		str	r0, [r7, #4]
 423 000a 3960     		str	r1, [r7]
  27:example_project.c ****         int c = 0; /* digit position */
 424              		.loc 3 27 13
 425 000c 0023     		movs	r3, #0
 426 000e 7B61     		str	r3, [r7, #20]
  28:example_project.c ****         int n = timeBuffer;
 427              		.loc 3 28 13
 428 0010 3B68     		ldr	r3, [r7]
 429 0012 BB61     		str	r3, [r7, #24]
  29:example_project.c ****         //recordedTimeArray[]={999,999,999,999,999,999,999,999,999,999};              
  30:example_project.c ****         while (n != 0)
 430              		.loc 3 30 15
 431 0014 0AE0     		b	.L17
 432              	.L18:
  31:example_project.c ****         {
  32:example_project.c ****             n /= 10;
 433              		.loc 3 32 15
 434 0016 BB69     		ldr	r3, [r7, #24]
 435 0018 3D4A     		ldr	r2, .L23
 436 001a 82FB0312 		smull	r1, r2, r2, r3
 437 001e 9210     		asrs	r2, r2, #2
 438 0020 DB17     		asrs	r3, r3, #31
 439 0022 D31A     		subs	r3, r2, r3
 440 0024 BB61     		str	r3, [r7, #24]
  33:example_project.c ****             c++;
 441              		.loc 3 33 14
 442 0026 7B69     		ldr	r3, [r7, #20]
 443 0028 0133     		adds	r3, r3, #1
 444 002a 7B61     		str	r3, [r7, #20]
 445              	.L17:
  30:example_project.c ****         {
 446              		.loc 3 30 15
 447 002c BB69     		ldr	r3, [r7, #24]
 448 002e 002B     		cmp	r3, #0
 449 0030 F1D1     		bne	.L18
  34:example_project.c ****         }
  35:example_project.c ****        
  36:example_project.c ****         int numberArray[c];
 450              		.loc 3 36 9
 451 0032 7969     		ldr	r1, [r7, #20]
 452 0034 6B46     		mov	r3, sp
 453 0036 1846     		mov	r0, r3
 454              		.loc 3 36 13
 455 0038 4B1E     		subs	r3, r1, #1
 456 003a FB60     		str	r3, [r7, #12]
 457 003c 0A46     		mov	r2, r1
 458 003e 0023     		movs	r3, #0
 459 0040 9046     		mov	r8, r2
 460 0042 9946     		mov	r9, r3
 461 0044 4FF00002 		mov	r2, #0
 462 0048 4FF00003 		mov	r3, #0
 463 004c 4FEA4913 		lsl	r3, r9, #5
 464 0050 43EAD863 		orr	r3, r3, r8, lsr #27
 465 0054 4FEA4812 		lsl	r2, r8, #5
 466 0058 0A46     		mov	r2, r1
 467 005a 0023     		movs	r3, #0
 468 005c 1446     		mov	r4, r2
 469 005e 1D46     		mov	r5, r3
 470 0060 4FF00002 		mov	r2, #0
 471 0064 4FF00003 		mov	r3, #0
 472 0068 6B01     		lsls	r3, r5, #5
 473 006a 43EAD463 		orr	r3, r3, r4, lsr #27
 474 006e 6201     		lsls	r2, r4, #5
 475 0070 0B46     		mov	r3, r1
 476 0072 9B00     		lsls	r3, r3, #2
 477 0074 0733     		adds	r3, r3, #7
 478 0076 DB08     		lsrs	r3, r3, #3
 479 0078 DB00     		lsls	r3, r3, #3
 480 007a ADEB030D 		sub	sp, sp, r3
 481 007e 6B46     		mov	r3, sp
 482 0080 0333     		adds	r3, r3, #3
 483 0082 9B08     		lsrs	r3, r3, #2
 484 0084 9B00     		lsls	r3, r3, #2
 485 0086 BB60     		str	r3, [r7, #8]
  37:example_project.c ****        
  38:example_project.c ****         c = 0;    
 486              		.loc 3 38 11
 487 0088 0023     		movs	r3, #0
 488 008a 7B61     		str	r3, [r7, #20]
  39:example_project.c ****         n = timeBuffer;
 489              		.loc 3 39 11
 490 008c 3B68     		ldr	r3, [r7]
 491 008e BB61     		str	r3, [r7, #24]
  40:example_project.c ****        
  41:example_project.c ****         /* extract each digit */
  42:example_project.c ****         while (n != 0)
 492              		.loc 3 42 15
 493 0090 1AE0     		b	.L19
 494              	.L20:
  43:example_project.c ****         {
  44:example_project.c ****             numberArray[c] = n % 10;
 495              		.loc 3 44 32
 496 0092 B969     		ldr	r1, [r7, #24]
 497 0094 1E4B     		ldr	r3, .L23
 498 0096 83FB0123 		smull	r2, r3, r3, r1
 499 009a 9A10     		asrs	r2, r3, #2
 500 009c CB17     		asrs	r3, r1, #31
 501 009e D21A     		subs	r2, r2, r3
 502 00a0 1346     		mov	r3, r2
 503 00a2 9B00     		lsls	r3, r3, #2
 504 00a4 1344     		add	r3, r3, r2
 505 00a6 5B00     		lsls	r3, r3, #1
 506 00a8 CA1A     		subs	r2, r1, r3
 507              		.loc 3 44 28
 508 00aa BB68     		ldr	r3, [r7, #8]
 509 00ac 7969     		ldr	r1, [r7, #20]
 510 00ae 43F82120 		str	r2, [r3, r1, lsl #2]
  45:example_project.c ****             n /= 10;
 511              		.loc 3 45 15
 512 00b2 BB69     		ldr	r3, [r7, #24]
 513 00b4 164A     		ldr	r2, .L23
 514 00b6 82FB0312 		smull	r1, r2, r2, r3
 515 00ba 9210     		asrs	r2, r2, #2
 516 00bc DB17     		asrs	r3, r3, #31
 517 00be D31A     		subs	r3, r2, r3
 518 00c0 BB61     		str	r3, [r7, #24]
  46:example_project.c ****             c++;
 519              		.loc 3 46 14
 520 00c2 7B69     		ldr	r3, [r7, #20]
 521 00c4 0133     		adds	r3, r3, #1
 522 00c6 7B61     		str	r3, [r7, #20]
 523              	.L19:
  42:example_project.c ****         {
 524              		.loc 3 42 15
 525 00c8 BB69     		ldr	r3, [r7, #24]
 526 00ca 002B     		cmp	r3, #0
 527 00cc E1D1     		bne	.L20
  47:example_project.c ****         }
  48:example_project.c ****         int intracounter=0;
 528              		.loc 3 48 13
 529 00ce 0023     		movs	r3, #0
 530 00d0 FB61     		str	r3, [r7, #28]
 531              	.LBB2:
  49:example_project.c ****         for (int i=c-1;i>=0;i--){            
 532              		.loc 3 49 18
 533 00d2 7B69     		ldr	r3, [r7, #20]
 534 00d4 013B     		subs	r3, r3, #1
 535 00d6 3B61     		str	r3, [r7, #16]
 536              		.loc 3 49 9
 537 00d8 0EE0     		b	.L21
 538              	.L22:
  50:example_project.c ****             //printf("%d \n",numberArray[i]);
  51:example_project.c ****                 recordedTimeArray[intracounter]=numberArray[i];
 539              		.loc 3 51 34 discriminator 3
 540 00da FB69     		ldr	r3, [r7, #28]
 541 00dc 9B00     		lsls	r3, r3, #2
 542 00de 7A68     		ldr	r2, [r7, #4]
 543 00e0 1344     		add	r3, r3, r2
 544              		.loc 3 51 60 discriminator 3
 545 00e2 BA68     		ldr	r2, [r7, #8]
 546 00e4 3969     		ldr	r1, [r7, #16]
 547 00e6 52F82120 		ldr	r2, [r2, r1, lsl #2]
 548              		.loc 3 51 48 discriminator 3
 549 00ea 1A60     		str	r2, [r3]
  52:example_project.c ****                 intracounter++;
 550              		.loc 3 52 29 discriminator 3
 551 00ec FB69     		ldr	r3, [r7, #28]
 552 00ee 0133     		adds	r3, r3, #1
 553 00f0 FB61     		str	r3, [r7, #28]
  49:example_project.c ****         for (int i=c-1;i>=0;i--){            
 554              		.loc 3 49 30 discriminator 3
 555 00f2 3B69     		ldr	r3, [r7, #16]
 556 00f4 013B     		subs	r3, r3, #1
 557 00f6 3B61     		str	r3, [r7, #16]
 558              	.L21:
  49:example_project.c ****         for (int i=c-1;i>=0;i--){            
 559              		.loc 3 49 9 discriminator 1
 560 00f8 3B69     		ldr	r3, [r7, #16]
 561 00fa 002B     		cmp	r3, #0
 562 00fc EDDA     		bge	.L22
 563              	.LBE2:
  53:example_project.c ****         }
  54:example_project.c ****         intracounter=0;
 564              		.loc 3 54 21
 565 00fe 0023     		movs	r3, #0
 566 0100 FB61     		str	r3, [r7, #28]
 567 0102 8546     		mov	sp, r0
  55:example_project.c **** 
  56:example_project.c **** }
 568              		.loc 3 56 1
 569 0104 00BF     		nop
 570 0106 2437     		adds	r7, r7, #36
 571              	.LCFI32:
 572              		.cfi_def_cfa_offset 20
 573 0108 BD46     		mov	sp, r7
 574              	.LCFI33:
 575              		.cfi_def_cfa_register 13
 576              		@ sp needed
 577 010a BDE8B003 		pop	{r4, r5, r7, r8, r9}
 578              	.LCFI34:
 579              		.cfi_restore 9
 580              		.cfi_restore 8
 581              		.cfi_restore 7
 582              		.cfi_restore 5
 583              		.cfi_restore 4
 584              		.cfi_def_cfa_offset 0
 585 010e 7047     		bx	lr
 586              	.L24:
 587              		.align	2
 588              	.L23:
 589 0110 67666666 		.word	1717986919
 590              		.cfi_endproc
 591              	.LFE138:
 593              		.section	.text.ArrayToMorse,"ax",%progbits
 594              		.align	1
 595              		.global	ArrayToMorse
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	ArrayToMorse:
 601              	.LFB139:
  57:example_project.c **** void ArrayToMorse(int ArrayInput[], int ArrayOutput[]){
 602              		.loc 3 57 55
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 24
 605              		@ frame_needed = 1, uses_anonymous_args = 0
 606              		@ link register save eliminated.
 607 0000 80B4     		push	{r7}
 608              	.LCFI35:
 609              		.cfi_def_cfa_offset 4
 610              		.cfi_offset 7, -4
 611 0002 87B0     		sub	sp, sp, #28
 612              	.LCFI36:
 613              		.cfi_def_cfa_offset 32
 614 0004 00AF     		add	r7, sp, #0
 615              	.LCFI37:
 616              		.cfi_def_cfa_register 7
 617 0006 7860     		str	r0, [r7, #4]
 618 0008 3960     		str	r1, [r7]
  58:example_project.c ****     bool encodingFlag = false;
 619              		.loc 3 58 10
 620 000a 0023     		movs	r3, #0
 621 000c FB75     		strb	r3, [r7, #23]
  59:example_project.c ****     int counterIndex=0;
 622              		.loc 3 59 9
 623 000e 0023     		movs	r3, #0
 624 0010 3B61     		str	r3, [r7, #16]
  60:example_project.c ****     int outputCounterIndex=0;
 625              		.loc 3 60 9
 626 0012 0023     		movs	r3, #0
 627 0014 FB60     		str	r3, [r7, #12]
  61:example_project.c ****     while (!encodingFlag){
 628              		.loc 3 61 11
 629 0016 00BF     		nop
 630 0018 00F054BE 		b	.L27
 631              	.L40:
  62:example_project.c ****        
  63:example_project.c ****         switch (ArrayInput[counterIndex])
 632              		.loc 3 63 27
 633 001c 3B69     		ldr	r3, [r7, #16]
 634 001e 9B00     		lsls	r3, r3, #2
 635 0020 7A68     		ldr	r2, [r7, #4]
 636 0022 1344     		add	r3, r3, r2
 637 0024 1B68     		ldr	r3, [r3]
 638              		.loc 3 63 9
 639 0026 0C2B     		cmp	r3, #12
 640 0028 00F24C86 		bhi	.L27
 641 002c 01A2     		adr	r2, .L29
 642 002e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 643 0032 00BF     		.p2align 2
 644              	.L29:
 645 0034 69000000 		.word	.L39+1
 646 0038 FF010000 		.word	.L38+1
 647 003c 71030000 		.word	.L37+1
 648 0040 BF040000 		.word	.L36+1
 649 0044 E7050000 		.word	.L35+1
 650 0048 EB060000 		.word	.L34+1
 651 004c CB070000 		.word	.L33+1
 652 0050 CF080000 		.word	.L32+1
 653 0054 F7090000 		.word	.L31+1
 654 0058 430B0000 		.word	.L30+1
 655 005c C50C0000 		.word	.L27+1
 656 0060 C50C0000 		.word	.L27+1
 657 0064 B30C0000 		.word	.L28+1
 658              		.p2align 1
 659              	.L39:
  64:example_project.c ****         {
  65:example_project.c ****             case 0:
  66:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 660              		.loc 3 66 29
 661 0068 FB68     		ldr	r3, [r7, #12]
 662 006a 9B00     		lsls	r3, r3, #2
 663 006c 3A68     		ldr	r2, [r7]
 664 006e 1344     		add	r3, r3, r2
 665              		.loc 3 66 49
 666 0070 0122     		movs	r2, #1
 667 0072 1A60     		str	r2, [r3]
  67:example_project.c ****                  outputCounterIndex++;
 668              		.loc 3 67 36
 669 0074 FB68     		ldr	r3, [r7, #12]
 670 0076 0133     		adds	r3, r3, #1
 671 0078 FB60     		str	r3, [r7, #12]
  68:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 672              		.loc 3 68 29
 673 007a FB68     		ldr	r3, [r7, #12]
 674 007c 9B00     		lsls	r3, r3, #2
 675 007e 3A68     		ldr	r2, [r7]
 676 0080 1344     		add	r3, r3, r2
 677              		.loc 3 68 49
 678 0082 0122     		movs	r2, #1
 679 0084 1A60     		str	r2, [r3]
  69:example_project.c ****                  outputCounterIndex++;
 680              		.loc 3 69 36
 681 0086 FB68     		ldr	r3, [r7, #12]
 682 0088 0133     		adds	r3, r3, #1
 683 008a FB60     		str	r3, [r7, #12]
  70:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 684              		.loc 3 70 29
 685 008c FB68     		ldr	r3, [r7, #12]
 686 008e 9B00     		lsls	r3, r3, #2
 687 0090 3A68     		ldr	r2, [r7]
 688 0092 1344     		add	r3, r3, r2
 689              		.loc 3 70 49
 690 0094 0122     		movs	r2, #1
 691 0096 1A60     		str	r2, [r3]
  71:example_project.c ****                  outputCounterIndex++;
 692              		.loc 3 71 36
 693 0098 FB68     		ldr	r3, [r7, #12]
 694 009a 0133     		adds	r3, r3, #1
 695 009c FB60     		str	r3, [r7, #12]
  72:example_project.c ****                  
  73:example_project.c ****                  
  74:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 696              		.loc 3 74 29
 697 009e FB68     		ldr	r3, [r7, #12]
 698 00a0 9B00     		lsls	r3, r3, #2
 699 00a2 3A68     		ldr	r2, [r7]
 700 00a4 1344     		add	r3, r3, r2
 701              		.loc 3 74 49
 702 00a6 0022     		movs	r2, #0
 703 00a8 1A60     		str	r2, [r3]
  75:example_project.c ****                  outputCounterIndex++;
 704              		.loc 3 75 36
 705 00aa FB68     		ldr	r3, [r7, #12]
 706 00ac 0133     		adds	r3, r3, #1
 707 00ae FB60     		str	r3, [r7, #12]
  76:example_project.c ****                  
  77:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 708              		.loc 3 77 29
 709 00b0 FB68     		ldr	r3, [r7, #12]
 710 00b2 9B00     		lsls	r3, r3, #2
 711 00b4 3A68     		ldr	r2, [r7]
 712 00b6 1344     		add	r3, r3, r2
 713              		.loc 3 77 49
 714 00b8 0122     		movs	r2, #1
 715 00ba 1A60     		str	r2, [r3]
  78:example_project.c ****                  outputCounterIndex++;
 716              		.loc 3 78 36
 717 00bc FB68     		ldr	r3, [r7, #12]
 718 00be 0133     		adds	r3, r3, #1
 719 00c0 FB60     		str	r3, [r7, #12]
  79:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 720              		.loc 3 79 29
 721 00c2 FB68     		ldr	r3, [r7, #12]
 722 00c4 9B00     		lsls	r3, r3, #2
 723 00c6 3A68     		ldr	r2, [r7]
 724 00c8 1344     		add	r3, r3, r2
 725              		.loc 3 79 49
 726 00ca 0122     		movs	r2, #1
 727 00cc 1A60     		str	r2, [r3]
  80:example_project.c ****                  outputCounterIndex++;
 728              		.loc 3 80 36
 729 00ce FB68     		ldr	r3, [r7, #12]
 730 00d0 0133     		adds	r3, r3, #1
 731 00d2 FB60     		str	r3, [r7, #12]
  81:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 732              		.loc 3 81 29
 733 00d4 FB68     		ldr	r3, [r7, #12]
 734 00d6 9B00     		lsls	r3, r3, #2
 735 00d8 3A68     		ldr	r2, [r7]
 736 00da 1344     		add	r3, r3, r2
 737              		.loc 3 81 49
 738 00dc 0122     		movs	r2, #1
 739 00de 1A60     		str	r2, [r3]
  82:example_project.c ****                  outputCounterIndex++;
 740              		.loc 3 82 36
 741 00e0 FB68     		ldr	r3, [r7, #12]
 742 00e2 0133     		adds	r3, r3, #1
 743 00e4 FB60     		str	r3, [r7, #12]
  83:example_project.c ****                  
  84:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 744              		.loc 3 84 29
 745 00e6 FB68     		ldr	r3, [r7, #12]
 746 00e8 9B00     		lsls	r3, r3, #2
 747 00ea 3A68     		ldr	r2, [r7]
 748 00ec 1344     		add	r3, r3, r2
 749              		.loc 3 84 49
 750 00ee 0022     		movs	r2, #0
 751 00f0 1A60     		str	r2, [r3]
  85:example_project.c ****                  outputCounterIndex++;
 752              		.loc 3 85 36
 753 00f2 FB68     		ldr	r3, [r7, #12]
 754 00f4 0133     		adds	r3, r3, #1
 755 00f6 FB60     		str	r3, [r7, #12]
  86:example_project.c ****                  
  87:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 756              		.loc 3 87 29
 757 00f8 FB68     		ldr	r3, [r7, #12]
 758 00fa 9B00     		lsls	r3, r3, #2
 759 00fc 3A68     		ldr	r2, [r7]
 760 00fe 1344     		add	r3, r3, r2
 761              		.loc 3 87 49
 762 0100 0122     		movs	r2, #1
 763 0102 1A60     		str	r2, [r3]
  88:example_project.c ****                  outputCounterIndex++;
 764              		.loc 3 88 36
 765 0104 FB68     		ldr	r3, [r7, #12]
 766 0106 0133     		adds	r3, r3, #1
 767 0108 FB60     		str	r3, [r7, #12]
  89:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 768              		.loc 3 89 29
 769 010a FB68     		ldr	r3, [r7, #12]
 770 010c 9B00     		lsls	r3, r3, #2
 771 010e 3A68     		ldr	r2, [r7]
 772 0110 1344     		add	r3, r3, r2
 773              		.loc 3 89 49
 774 0112 0122     		movs	r2, #1
 775 0114 1A60     		str	r2, [r3]
  90:example_project.c ****                  outputCounterIndex++;
 776              		.loc 3 90 36
 777 0116 FB68     		ldr	r3, [r7, #12]
 778 0118 0133     		adds	r3, r3, #1
 779 011a FB60     		str	r3, [r7, #12]
  91:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 780              		.loc 3 91 29
 781 011c FB68     		ldr	r3, [r7, #12]
 782 011e 9B00     		lsls	r3, r3, #2
 783 0120 3A68     		ldr	r2, [r7]
 784 0122 1344     		add	r3, r3, r2
 785              		.loc 3 91 49
 786 0124 0122     		movs	r2, #1
 787 0126 1A60     		str	r2, [r3]
  92:example_project.c ****                  outputCounterIndex++;
 788              		.loc 3 92 36
 789 0128 FB68     		ldr	r3, [r7, #12]
 790 012a 0133     		adds	r3, r3, #1
 791 012c FB60     		str	r3, [r7, #12]
  93:example_project.c ****                  
  94:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 792              		.loc 3 94 29
 793 012e FB68     		ldr	r3, [r7, #12]
 794 0130 9B00     		lsls	r3, r3, #2
 795 0132 3A68     		ldr	r2, [r7]
 796 0134 1344     		add	r3, r3, r2
 797              		.loc 3 94 49
 798 0136 0022     		movs	r2, #0
 799 0138 1A60     		str	r2, [r3]
  95:example_project.c ****                  outputCounterIndex++;
 800              		.loc 3 95 36
 801 013a FB68     		ldr	r3, [r7, #12]
 802 013c 0133     		adds	r3, r3, #1
 803 013e FB60     		str	r3, [r7, #12]
  96:example_project.c ****                  
  97:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 804              		.loc 3 97 29
 805 0140 FB68     		ldr	r3, [r7, #12]
 806 0142 9B00     		lsls	r3, r3, #2
 807 0144 3A68     		ldr	r2, [r7]
 808 0146 1344     		add	r3, r3, r2
 809              		.loc 3 97 49
 810 0148 0122     		movs	r2, #1
 811 014a 1A60     		str	r2, [r3]
  98:example_project.c ****                  outputCounterIndex++;
 812              		.loc 3 98 36
 813 014c FB68     		ldr	r3, [r7, #12]
 814 014e 0133     		adds	r3, r3, #1
 815 0150 FB60     		str	r3, [r7, #12]
  99:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 816              		.loc 3 99 29
 817 0152 FB68     		ldr	r3, [r7, #12]
 818 0154 9B00     		lsls	r3, r3, #2
 819 0156 3A68     		ldr	r2, [r7]
 820 0158 1344     		add	r3, r3, r2
 821              		.loc 3 99 49
 822 015a 0122     		movs	r2, #1
 823 015c 1A60     		str	r2, [r3]
 100:example_project.c ****                  outputCounterIndex++;
 824              		.loc 3 100 36
 825 015e FB68     		ldr	r3, [r7, #12]
 826 0160 0133     		adds	r3, r3, #1
 827 0162 FB60     		str	r3, [r7, #12]
 101:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 828              		.loc 3 101 29
 829 0164 FB68     		ldr	r3, [r7, #12]
 830 0166 9B00     		lsls	r3, r3, #2
 831 0168 3A68     		ldr	r2, [r7]
 832 016a 1344     		add	r3, r3, r2
 833              		.loc 3 101 49
 834 016c 0122     		movs	r2, #1
 835 016e 1A60     		str	r2, [r3]
 102:example_project.c ****                  outputCounterIndex++;
 836              		.loc 3 102 36
 837 0170 FB68     		ldr	r3, [r7, #12]
 838 0172 0133     		adds	r3, r3, #1
 839 0174 FB60     		str	r3, [r7, #12]
 103:example_project.c ****                  
 104:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 840              		.loc 3 104 29
 841 0176 FB68     		ldr	r3, [r7, #12]
 842 0178 9B00     		lsls	r3, r3, #2
 843 017a 3A68     		ldr	r2, [r7]
 844 017c 1344     		add	r3, r3, r2
 845              		.loc 3 104 49
 846 017e 0022     		movs	r2, #0
 847 0180 1A60     		str	r2, [r3]
 105:example_project.c ****                  outputCounterIndex++;
 848              		.loc 3 105 36
 849 0182 FB68     		ldr	r3, [r7, #12]
 850 0184 0133     		adds	r3, r3, #1
 851 0186 FB60     		str	r3, [r7, #12]
 106:example_project.c ****                  
 107:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 852              		.loc 3 107 29
 853 0188 FB68     		ldr	r3, [r7, #12]
 854 018a 9B00     		lsls	r3, r3, #2
 855 018c 3A68     		ldr	r2, [r7]
 856 018e 1344     		add	r3, r3, r2
 857              		.loc 3 107 49
 858 0190 0122     		movs	r2, #1
 859 0192 1A60     		str	r2, [r3]
 108:example_project.c ****                  outputCounterIndex++;
 860              		.loc 3 108 36
 861 0194 FB68     		ldr	r3, [r7, #12]
 862 0196 0133     		adds	r3, r3, #1
 863 0198 FB60     		str	r3, [r7, #12]
 109:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 864              		.loc 3 109 29
 865 019a FB68     		ldr	r3, [r7, #12]
 866 019c 9B00     		lsls	r3, r3, #2
 867 019e 3A68     		ldr	r2, [r7]
 868 01a0 1344     		add	r3, r3, r2
 869              		.loc 3 109 49
 870 01a2 0122     		movs	r2, #1
 871 01a4 1A60     		str	r2, [r3]
 110:example_project.c ****                  outputCounterIndex++;
 872              		.loc 3 110 36
 873 01a6 FB68     		ldr	r3, [r7, #12]
 874 01a8 0133     		adds	r3, r3, #1
 875 01aa FB60     		str	r3, [r7, #12]
 111:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 876              		.loc 3 111 29
 877 01ac FB68     		ldr	r3, [r7, #12]
 878 01ae 9B00     		lsls	r3, r3, #2
 879 01b0 3A68     		ldr	r2, [r7]
 880 01b2 1344     		add	r3, r3, r2
 881              		.loc 3 111 49
 882 01b4 0122     		movs	r2, #1
 883 01b6 1A60     		str	r2, [r3]
 112:example_project.c ****                  outputCounterIndex++;
 884              		.loc 3 112 36
 885 01b8 FB68     		ldr	r3, [r7, #12]
 886 01ba 0133     		adds	r3, r3, #1
 887 01bc FB60     		str	r3, [r7, #12]
 113:example_project.c ****                  
 114:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 888              		.loc 3 114 29
 889 01be FB68     		ldr	r3, [r7, #12]
 890 01c0 9B00     		lsls	r3, r3, #2
 891 01c2 3A68     		ldr	r2, [r7]
 892 01c4 1344     		add	r3, r3, r2
 893              		.loc 3 114 49
 894 01c6 0022     		movs	r2, #0
 895 01c8 1A60     		str	r2, [r3]
 115:example_project.c ****                  outputCounterIndex++;
 896              		.loc 3 115 36
 897 01ca FB68     		ldr	r3, [r7, #12]
 898 01cc 0133     		adds	r3, r3, #1
 899 01ce FB60     		str	r3, [r7, #12]
 116:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 900              		.loc 3 116 29
 901 01d0 FB68     		ldr	r3, [r7, #12]
 902 01d2 9B00     		lsls	r3, r3, #2
 903 01d4 3A68     		ldr	r2, [r7]
 904 01d6 1344     		add	r3, r3, r2
 905              		.loc 3 116 49
 906 01d8 0022     		movs	r2, #0
 907 01da 1A60     		str	r2, [r3]
 117:example_project.c ****                  outputCounterIndex++;
 908              		.loc 3 117 36
 909 01dc FB68     		ldr	r3, [r7, #12]
 910 01de 0133     		adds	r3, r3, #1
 911 01e0 FB60     		str	r3, [r7, #12]
 118:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 912              		.loc 3 118 29
 913 01e2 FB68     		ldr	r3, [r7, #12]
 914 01e4 9B00     		lsls	r3, r3, #2
 915 01e6 3A68     		ldr	r2, [r7]
 916 01e8 1344     		add	r3, r3, r2
 917              		.loc 3 118 49
 918 01ea 0022     		movs	r2, #0
 919 01ec 1A60     		str	r2, [r3]
 119:example_project.c ****                  outputCounterIndex++;
 920              		.loc 3 119 36
 921 01ee FB68     		ldr	r3, [r7, #12]
 922 01f0 0133     		adds	r3, r3, #1
 923 01f2 FB60     		str	r3, [r7, #12]
 120:example_project.c ****                  
 121:example_project.c ****                  counterIndex++;
 924              		.loc 3 121 30
 925 01f4 3B69     		ldr	r3, [r7, #16]
 926 01f6 0133     		adds	r3, r3, #1
 927 01f8 3B61     		str	r3, [r7, #16]
 122:example_project.c ****                 break;
 928              		.loc 3 122 17
 929 01fa 00F063BD 		b	.L27
 930              	.L38:
 123:example_project.c ****             case 1:
 124:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 931              		.loc 3 124 29
 932 01fe FB68     		ldr	r3, [r7, #12]
 933 0200 9B00     		lsls	r3, r3, #2
 934 0202 3A68     		ldr	r2, [r7]
 935 0204 1344     		add	r3, r3, r2
 936              		.loc 3 124 49
 937 0206 0122     		movs	r2, #1
 938 0208 1A60     		str	r2, [r3]
 125:example_project.c ****                  outputCounterIndex++;
 939              		.loc 3 125 36
 940 020a FB68     		ldr	r3, [r7, #12]
 941 020c 0133     		adds	r3, r3, #1
 942 020e FB60     		str	r3, [r7, #12]
 126:example_project.c ****                  
 127:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 943              		.loc 3 127 29
 944 0210 FB68     		ldr	r3, [r7, #12]
 945 0212 9B00     		lsls	r3, r3, #2
 946 0214 3A68     		ldr	r2, [r7]
 947 0216 1344     		add	r3, r3, r2
 948              		.loc 3 127 49
 949 0218 0022     		movs	r2, #0
 950 021a 1A60     		str	r2, [r3]
 128:example_project.c ****                  outputCounterIndex++;
 951              		.loc 3 128 36
 952 021c FB68     		ldr	r3, [r7, #12]
 953 021e 0133     		adds	r3, r3, #1
 954 0220 FB60     		str	r3, [r7, #12]
 129:example_project.c ****                  
 130:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 955              		.loc 3 130 29
 956 0222 FB68     		ldr	r3, [r7, #12]
 957 0224 9B00     		lsls	r3, r3, #2
 958 0226 3A68     		ldr	r2, [r7]
 959 0228 1344     		add	r3, r3, r2
 960              		.loc 3 130 49
 961 022a 0122     		movs	r2, #1
 962 022c 1A60     		str	r2, [r3]
 131:example_project.c ****                  outputCounterIndex++;
 963              		.loc 3 131 36
 964 022e FB68     		ldr	r3, [r7, #12]
 965 0230 0133     		adds	r3, r3, #1
 966 0232 FB60     		str	r3, [r7, #12]
 132:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 967              		.loc 3 132 29
 968 0234 FB68     		ldr	r3, [r7, #12]
 969 0236 9B00     		lsls	r3, r3, #2
 970 0238 3A68     		ldr	r2, [r7]
 971 023a 1344     		add	r3, r3, r2
 972              		.loc 3 132 49
 973 023c 0122     		movs	r2, #1
 974 023e 1A60     		str	r2, [r3]
 133:example_project.c ****                  outputCounterIndex++;
 975              		.loc 3 133 36
 976 0240 FB68     		ldr	r3, [r7, #12]
 977 0242 0133     		adds	r3, r3, #1
 978 0244 FB60     		str	r3, [r7, #12]
 134:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 979              		.loc 3 134 29
 980 0246 FB68     		ldr	r3, [r7, #12]
 981 0248 9B00     		lsls	r3, r3, #2
 982 024a 3A68     		ldr	r2, [r7]
 983 024c 1344     		add	r3, r3, r2
 984              		.loc 3 134 49
 985 024e 0122     		movs	r2, #1
 986 0250 1A60     		str	r2, [r3]
 135:example_project.c ****                  outputCounterIndex++;
 987              		.loc 3 135 36
 988 0252 FB68     		ldr	r3, [r7, #12]
 989 0254 0133     		adds	r3, r3, #1
 990 0256 FB60     		str	r3, [r7, #12]
 136:example_project.c ****                  
 137:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 991              		.loc 3 137 29
 992 0258 FB68     		ldr	r3, [r7, #12]
 993 025a 9B00     		lsls	r3, r3, #2
 994 025c 3A68     		ldr	r2, [r7]
 995 025e 1344     		add	r3, r3, r2
 996              		.loc 3 137 49
 997 0260 0022     		movs	r2, #0
 998 0262 1A60     		str	r2, [r3]
 138:example_project.c ****                  outputCounterIndex++;
 999              		.loc 3 138 36
 1000 0264 FB68     		ldr	r3, [r7, #12]
 1001 0266 0133     		adds	r3, r3, #1
 1002 0268 FB60     		str	r3, [r7, #12]
 139:example_project.c ****                  
 140:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1003              		.loc 3 140 29
 1004 026a FB68     		ldr	r3, [r7, #12]
 1005 026c 9B00     		lsls	r3, r3, #2
 1006 026e 3A68     		ldr	r2, [r7]
 1007 0270 1344     		add	r3, r3, r2
 1008              		.loc 3 140 49
 1009 0272 0122     		movs	r2, #1
 1010 0274 1A60     		str	r2, [r3]
 141:example_project.c ****                  outputCounterIndex++;
 1011              		.loc 3 141 36
 1012 0276 FB68     		ldr	r3, [r7, #12]
 1013 0278 0133     		adds	r3, r3, #1
 1014 027a FB60     		str	r3, [r7, #12]
 142:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1015              		.loc 3 142 29
 1016 027c FB68     		ldr	r3, [r7, #12]
 1017 027e 9B00     		lsls	r3, r3, #2
 1018 0280 3A68     		ldr	r2, [r7]
 1019 0282 1344     		add	r3, r3, r2
 1020              		.loc 3 142 49
 1021 0284 0122     		movs	r2, #1
 1022 0286 1A60     		str	r2, [r3]
 143:example_project.c ****                  outputCounterIndex++;
 1023              		.loc 3 143 36
 1024 0288 FB68     		ldr	r3, [r7, #12]
 1025 028a 0133     		adds	r3, r3, #1
 1026 028c FB60     		str	r3, [r7, #12]
 144:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1027              		.loc 3 144 29
 1028 028e FB68     		ldr	r3, [r7, #12]
 1029 0290 9B00     		lsls	r3, r3, #2
 1030 0292 3A68     		ldr	r2, [r7]
 1031 0294 1344     		add	r3, r3, r2
 1032              		.loc 3 144 49
 1033 0296 0122     		movs	r2, #1
 1034 0298 1A60     		str	r2, [r3]
 145:example_project.c ****                  outputCounterIndex++;
 1035              		.loc 3 145 36
 1036 029a FB68     		ldr	r3, [r7, #12]
 1037 029c 0133     		adds	r3, r3, #1
 1038 029e FB60     		str	r3, [r7, #12]
 146:example_project.c ****                  
 147:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1039              		.loc 3 147 29
 1040 02a0 FB68     		ldr	r3, [r7, #12]
 1041 02a2 9B00     		lsls	r3, r3, #2
 1042 02a4 3A68     		ldr	r2, [r7]
 1043 02a6 1344     		add	r3, r3, r2
 1044              		.loc 3 147 49
 1045 02a8 0022     		movs	r2, #0
 1046 02aa 1A60     		str	r2, [r3]
 148:example_project.c ****                  outputCounterIndex++;
 1047              		.loc 3 148 36
 1048 02ac FB68     		ldr	r3, [r7, #12]
 1049 02ae 0133     		adds	r3, r3, #1
 1050 02b0 FB60     		str	r3, [r7, #12]
 149:example_project.c ****                  
 150:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1051              		.loc 3 150 29
 1052 02b2 FB68     		ldr	r3, [r7, #12]
 1053 02b4 9B00     		lsls	r3, r3, #2
 1054 02b6 3A68     		ldr	r2, [r7]
 1055 02b8 1344     		add	r3, r3, r2
 1056              		.loc 3 150 49
 1057 02ba 0122     		movs	r2, #1
 1058 02bc 1A60     		str	r2, [r3]
 151:example_project.c ****                  outputCounterIndex++;
 1059              		.loc 3 151 36
 1060 02be FB68     		ldr	r3, [r7, #12]
 1061 02c0 0133     		adds	r3, r3, #1
 1062 02c2 FB60     		str	r3, [r7, #12]
 152:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1063              		.loc 3 152 29
 1064 02c4 FB68     		ldr	r3, [r7, #12]
 1065 02c6 9B00     		lsls	r3, r3, #2
 1066 02c8 3A68     		ldr	r2, [r7]
 1067 02ca 1344     		add	r3, r3, r2
 1068              		.loc 3 152 49
 1069 02cc 0122     		movs	r2, #1
 1070 02ce 1A60     		str	r2, [r3]
 153:example_project.c ****                  outputCounterIndex++;
 1071              		.loc 3 153 36
 1072 02d0 FB68     		ldr	r3, [r7, #12]
 1073 02d2 0133     		adds	r3, r3, #1
 1074 02d4 FB60     		str	r3, [r7, #12]
 154:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1075              		.loc 3 154 29
 1076 02d6 FB68     		ldr	r3, [r7, #12]
 1077 02d8 9B00     		lsls	r3, r3, #2
 1078 02da 3A68     		ldr	r2, [r7]
 1079 02dc 1344     		add	r3, r3, r2
 1080              		.loc 3 154 49
 1081 02de 0122     		movs	r2, #1
 1082 02e0 1A60     		str	r2, [r3]
 155:example_project.c ****                  outputCounterIndex++;
 1083              		.loc 3 155 36
 1084 02e2 FB68     		ldr	r3, [r7, #12]
 1085 02e4 0133     		adds	r3, r3, #1
 1086 02e6 FB60     		str	r3, [r7, #12]
 156:example_project.c ****                  
 157:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1087              		.loc 3 157 29
 1088 02e8 FB68     		ldr	r3, [r7, #12]
 1089 02ea 9B00     		lsls	r3, r3, #2
 1090 02ec 3A68     		ldr	r2, [r7]
 1091 02ee 1344     		add	r3, r3, r2
 1092              		.loc 3 157 49
 1093 02f0 0022     		movs	r2, #0
 1094 02f2 1A60     		str	r2, [r3]
 158:example_project.c ****                  outputCounterIndex++;
 1095              		.loc 3 158 36
 1096 02f4 FB68     		ldr	r3, [r7, #12]
 1097 02f6 0133     		adds	r3, r3, #1
 1098 02f8 FB60     		str	r3, [r7, #12]
 159:example_project.c ****                  
 160:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1099              		.loc 3 160 29
 1100 02fa FB68     		ldr	r3, [r7, #12]
 1101 02fc 9B00     		lsls	r3, r3, #2
 1102 02fe 3A68     		ldr	r2, [r7]
 1103 0300 1344     		add	r3, r3, r2
 1104              		.loc 3 160 49
 1105 0302 0122     		movs	r2, #1
 1106 0304 1A60     		str	r2, [r3]
 161:example_project.c ****                  outputCounterIndex++;
 1107              		.loc 3 161 36
 1108 0306 FB68     		ldr	r3, [r7, #12]
 1109 0308 0133     		adds	r3, r3, #1
 1110 030a FB60     		str	r3, [r7, #12]
 162:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1111              		.loc 3 162 29
 1112 030c FB68     		ldr	r3, [r7, #12]
 1113 030e 9B00     		lsls	r3, r3, #2
 1114 0310 3A68     		ldr	r2, [r7]
 1115 0312 1344     		add	r3, r3, r2
 1116              		.loc 3 162 49
 1117 0314 0122     		movs	r2, #1
 1118 0316 1A60     		str	r2, [r3]
 163:example_project.c ****                  outputCounterIndex++;
 1119              		.loc 3 163 36
 1120 0318 FB68     		ldr	r3, [r7, #12]
 1121 031a 0133     		adds	r3, r3, #1
 1122 031c FB60     		str	r3, [r7, #12]
 164:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1123              		.loc 3 164 29
 1124 031e FB68     		ldr	r3, [r7, #12]
 1125 0320 9B00     		lsls	r3, r3, #2
 1126 0322 3A68     		ldr	r2, [r7]
 1127 0324 1344     		add	r3, r3, r2
 1128              		.loc 3 164 49
 1129 0326 0122     		movs	r2, #1
 1130 0328 1A60     		str	r2, [r3]
 165:example_project.c ****                  outputCounterIndex++;
 1131              		.loc 3 165 36
 1132 032a FB68     		ldr	r3, [r7, #12]
 1133 032c 0133     		adds	r3, r3, #1
 1134 032e FB60     		str	r3, [r7, #12]
 166:example_project.c ****                  
 167:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1135              		.loc 3 167 29
 1136 0330 FB68     		ldr	r3, [r7, #12]
 1137 0332 9B00     		lsls	r3, r3, #2
 1138 0334 3A68     		ldr	r2, [r7]
 1139 0336 1344     		add	r3, r3, r2
 1140              		.loc 3 167 49
 1141 0338 0022     		movs	r2, #0
 1142 033a 1A60     		str	r2, [r3]
 168:example_project.c ****                  outputCounterIndex++;
 1143              		.loc 3 168 36
 1144 033c FB68     		ldr	r3, [r7, #12]
 1145 033e 0133     		adds	r3, r3, #1
 1146 0340 FB60     		str	r3, [r7, #12]
 169:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1147              		.loc 3 169 29
 1148 0342 FB68     		ldr	r3, [r7, #12]
 1149 0344 9B00     		lsls	r3, r3, #2
 1150 0346 3A68     		ldr	r2, [r7]
 1151 0348 1344     		add	r3, r3, r2
 1152              		.loc 3 169 49
 1153 034a 0022     		movs	r2, #0
 1154 034c 1A60     		str	r2, [r3]
 170:example_project.c ****                  outputCounterIndex++;
 1155              		.loc 3 170 36
 1156 034e FB68     		ldr	r3, [r7, #12]
 1157 0350 0133     		adds	r3, r3, #1
 1158 0352 FB60     		str	r3, [r7, #12]
 171:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1159              		.loc 3 171 29
 1160 0354 FB68     		ldr	r3, [r7, #12]
 1161 0356 9B00     		lsls	r3, r3, #2
 1162 0358 3A68     		ldr	r2, [r7]
 1163 035a 1344     		add	r3, r3, r2
 1164              		.loc 3 171 49
 1165 035c 0022     		movs	r2, #0
 1166 035e 1A60     		str	r2, [r3]
 172:example_project.c ****                  outputCounterIndex++;
 1167              		.loc 3 172 36
 1168 0360 FB68     		ldr	r3, [r7, #12]
 1169 0362 0133     		adds	r3, r3, #1
 1170 0364 FB60     		str	r3, [r7, #12]
 173:example_project.c ****                  
 174:example_project.c ****                  
 175:example_project.c ****                  counterIndex++;
 1171              		.loc 3 175 30
 1172 0366 3B69     		ldr	r3, [r7, #16]
 1173 0368 0133     		adds	r3, r3, #1
 1174 036a 3B61     		str	r3, [r7, #16]
 176:example_project.c ****                 break;
 1175              		.loc 3 176 17
 1176 036c 00F0AABC 		b	.L27
 1177              	.L37:
 177:example_project.c ****             case 2:
 178:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1178              		.loc 3 178 29
 1179 0370 FB68     		ldr	r3, [r7, #12]
 1180 0372 9B00     		lsls	r3, r3, #2
 1181 0374 3A68     		ldr	r2, [r7]
 1182 0376 1344     		add	r3, r3, r2
 1183              		.loc 3 178 49
 1184 0378 0122     		movs	r2, #1
 1185 037a 1A60     		str	r2, [r3]
 179:example_project.c ****                  outputCounterIndex++;
 1186              		.loc 3 179 36
 1187 037c FB68     		ldr	r3, [r7, #12]
 1188 037e 0133     		adds	r3, r3, #1
 1189 0380 FB60     		str	r3, [r7, #12]
 180:example_project.c ****                  
 181:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1190              		.loc 3 181 29
 1191 0382 FB68     		ldr	r3, [r7, #12]
 1192 0384 9B00     		lsls	r3, r3, #2
 1193 0386 3A68     		ldr	r2, [r7]
 1194 0388 1344     		add	r3, r3, r2
 1195              		.loc 3 181 49
 1196 038a 0022     		movs	r2, #0
 1197 038c 1A60     		str	r2, [r3]
 182:example_project.c ****                  outputCounterIndex++;
 1198              		.loc 3 182 36
 1199 038e FB68     		ldr	r3, [r7, #12]
 1200 0390 0133     		adds	r3, r3, #1
 1201 0392 FB60     		str	r3, [r7, #12]
 183:example_project.c ****                  
 184:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1202              		.loc 3 184 29
 1203 0394 FB68     		ldr	r3, [r7, #12]
 1204 0396 9B00     		lsls	r3, r3, #2
 1205 0398 3A68     		ldr	r2, [r7]
 1206 039a 1344     		add	r3, r3, r2
 1207              		.loc 3 184 49
 1208 039c 0122     		movs	r2, #1
 1209 039e 1A60     		str	r2, [r3]
 185:example_project.c ****                  outputCounterIndex++;
 1210              		.loc 3 185 36
 1211 03a0 FB68     		ldr	r3, [r7, #12]
 1212 03a2 0133     		adds	r3, r3, #1
 1213 03a4 FB60     		str	r3, [r7, #12]
 186:example_project.c ****                  
 187:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1214              		.loc 3 187 29
 1215 03a6 FB68     		ldr	r3, [r7, #12]
 1216 03a8 9B00     		lsls	r3, r3, #2
 1217 03aa 3A68     		ldr	r2, [r7]
 1218 03ac 1344     		add	r3, r3, r2
 1219              		.loc 3 187 49
 1220 03ae 0022     		movs	r2, #0
 1221 03b0 1A60     		str	r2, [r3]
 188:example_project.c ****                  outputCounterIndex++;
 1222              		.loc 3 188 36
 1223 03b2 FB68     		ldr	r3, [r7, #12]
 1224 03b4 0133     		adds	r3, r3, #1
 1225 03b6 FB60     		str	r3, [r7, #12]
 189:example_project.c ****                  
 190:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1226              		.loc 3 190 29
 1227 03b8 FB68     		ldr	r3, [r7, #12]
 1228 03ba 9B00     		lsls	r3, r3, #2
 1229 03bc 3A68     		ldr	r2, [r7]
 1230 03be 1344     		add	r3, r3, r2
 1231              		.loc 3 190 49
 1232 03c0 0122     		movs	r2, #1
 1233 03c2 1A60     		str	r2, [r3]
 191:example_project.c ****                  outputCounterIndex++;
 1234              		.loc 3 191 36
 1235 03c4 FB68     		ldr	r3, [r7, #12]
 1236 03c6 0133     		adds	r3, r3, #1
 1237 03c8 FB60     		str	r3, [r7, #12]
 192:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1238              		.loc 3 192 29
 1239 03ca FB68     		ldr	r3, [r7, #12]
 1240 03cc 9B00     		lsls	r3, r3, #2
 1241 03ce 3A68     		ldr	r2, [r7]
 1242 03d0 1344     		add	r3, r3, r2
 1243              		.loc 3 192 49
 1244 03d2 0122     		movs	r2, #1
 1245 03d4 1A60     		str	r2, [r3]
 193:example_project.c ****                  outputCounterIndex++;
 1246              		.loc 3 193 36
 1247 03d6 FB68     		ldr	r3, [r7, #12]
 1248 03d8 0133     		adds	r3, r3, #1
 1249 03da FB60     		str	r3, [r7, #12]
 194:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1250              		.loc 3 194 29
 1251 03dc FB68     		ldr	r3, [r7, #12]
 1252 03de 9B00     		lsls	r3, r3, #2
 1253 03e0 3A68     		ldr	r2, [r7]
 1254 03e2 1344     		add	r3, r3, r2
 1255              		.loc 3 194 49
 1256 03e4 0122     		movs	r2, #1
 1257 03e6 1A60     		str	r2, [r3]
 195:example_project.c ****                  outputCounterIndex++;
 1258              		.loc 3 195 36
 1259 03e8 FB68     		ldr	r3, [r7, #12]
 1260 03ea 0133     		adds	r3, r3, #1
 1261 03ec FB60     		str	r3, [r7, #12]
 196:example_project.c ****                  
 197:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1262              		.loc 3 197 29
 1263 03ee FB68     		ldr	r3, [r7, #12]
 1264 03f0 9B00     		lsls	r3, r3, #2
 1265 03f2 3A68     		ldr	r2, [r7]
 1266 03f4 1344     		add	r3, r3, r2
 1267              		.loc 3 197 49
 1268 03f6 0022     		movs	r2, #0
 1269 03f8 1A60     		str	r2, [r3]
 198:example_project.c ****                  outputCounterIndex++;
 1270              		.loc 3 198 36
 1271 03fa FB68     		ldr	r3, [r7, #12]
 1272 03fc 0133     		adds	r3, r3, #1
 1273 03fe FB60     		str	r3, [r7, #12]
 199:example_project.c ****                  
 200:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1274              		.loc 3 200 29
 1275 0400 FB68     		ldr	r3, [r7, #12]
 1276 0402 9B00     		lsls	r3, r3, #2
 1277 0404 3A68     		ldr	r2, [r7]
 1278 0406 1344     		add	r3, r3, r2
 1279              		.loc 3 200 49
 1280 0408 0122     		movs	r2, #1
 1281 040a 1A60     		str	r2, [r3]
 201:example_project.c ****                  outputCounterIndex++;
 1282              		.loc 3 201 36
 1283 040c FB68     		ldr	r3, [r7, #12]
 1284 040e 0133     		adds	r3, r3, #1
 1285 0410 FB60     		str	r3, [r7, #12]
 202:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1286              		.loc 3 202 29
 1287 0412 FB68     		ldr	r3, [r7, #12]
 1288 0414 9B00     		lsls	r3, r3, #2
 1289 0416 3A68     		ldr	r2, [r7]
 1290 0418 1344     		add	r3, r3, r2
 1291              		.loc 3 202 49
 1292 041a 0122     		movs	r2, #1
 1293 041c 1A60     		str	r2, [r3]
 203:example_project.c ****                  outputCounterIndex++;
 1294              		.loc 3 203 36
 1295 041e FB68     		ldr	r3, [r7, #12]
 1296 0420 0133     		adds	r3, r3, #1
 1297 0422 FB60     		str	r3, [r7, #12]
 204:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1298              		.loc 3 204 29
 1299 0424 FB68     		ldr	r3, [r7, #12]
 1300 0426 9B00     		lsls	r3, r3, #2
 1301 0428 3A68     		ldr	r2, [r7]
 1302 042a 1344     		add	r3, r3, r2
 1303              		.loc 3 204 49
 1304 042c 0122     		movs	r2, #1
 1305 042e 1A60     		str	r2, [r3]
 205:example_project.c ****                  outputCounterIndex++;
 1306              		.loc 3 205 36
 1307 0430 FB68     		ldr	r3, [r7, #12]
 1308 0432 0133     		adds	r3, r3, #1
 1309 0434 FB60     		str	r3, [r7, #12]
 206:example_project.c ****                  
 207:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1310              		.loc 3 207 29
 1311 0436 FB68     		ldr	r3, [r7, #12]
 1312 0438 9B00     		lsls	r3, r3, #2
 1313 043a 3A68     		ldr	r2, [r7]
 1314 043c 1344     		add	r3, r3, r2
 1315              		.loc 3 207 49
 1316 043e 0022     		movs	r2, #0
 1317 0440 1A60     		str	r2, [r3]
 208:example_project.c ****                  outputCounterIndex++;
 1318              		.loc 3 208 36
 1319 0442 FB68     		ldr	r3, [r7, #12]
 1320 0444 0133     		adds	r3, r3, #1
 1321 0446 FB60     		str	r3, [r7, #12]
 209:example_project.c ****                  
 210:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1322              		.loc 3 210 29
 1323 0448 FB68     		ldr	r3, [r7, #12]
 1324 044a 9B00     		lsls	r3, r3, #2
 1325 044c 3A68     		ldr	r2, [r7]
 1326 044e 1344     		add	r3, r3, r2
 1327              		.loc 3 210 49
 1328 0450 0122     		movs	r2, #1
 1329 0452 1A60     		str	r2, [r3]
 211:example_project.c ****                  outputCounterIndex++;
 1330              		.loc 3 211 36
 1331 0454 FB68     		ldr	r3, [r7, #12]
 1332 0456 0133     		adds	r3, r3, #1
 1333 0458 FB60     		str	r3, [r7, #12]
 212:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1334              		.loc 3 212 29
 1335 045a FB68     		ldr	r3, [r7, #12]
 1336 045c 9B00     		lsls	r3, r3, #2
 1337 045e 3A68     		ldr	r2, [r7]
 1338 0460 1344     		add	r3, r3, r2
 1339              		.loc 3 212 49
 1340 0462 0122     		movs	r2, #1
 1341 0464 1A60     		str	r2, [r3]
 213:example_project.c ****                  outputCounterIndex++;
 1342              		.loc 3 213 36
 1343 0466 FB68     		ldr	r3, [r7, #12]
 1344 0468 0133     		adds	r3, r3, #1
 1345 046a FB60     		str	r3, [r7, #12]
 214:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1346              		.loc 3 214 29
 1347 046c FB68     		ldr	r3, [r7, #12]
 1348 046e 9B00     		lsls	r3, r3, #2
 1349 0470 3A68     		ldr	r2, [r7]
 1350 0472 1344     		add	r3, r3, r2
 1351              		.loc 3 214 49
 1352 0474 0122     		movs	r2, #1
 1353 0476 1A60     		str	r2, [r3]
 215:example_project.c ****                  outputCounterIndex++;
 1354              		.loc 3 215 36
 1355 0478 FB68     		ldr	r3, [r7, #12]
 1356 047a 0133     		adds	r3, r3, #1
 1357 047c FB60     		str	r3, [r7, #12]
 216:example_project.c ****                  
 217:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1358              		.loc 3 217 29
 1359 047e FB68     		ldr	r3, [r7, #12]
 1360 0480 9B00     		lsls	r3, r3, #2
 1361 0482 3A68     		ldr	r2, [r7]
 1362 0484 1344     		add	r3, r3, r2
 1363              		.loc 3 217 49
 1364 0486 0022     		movs	r2, #0
 1365 0488 1A60     		str	r2, [r3]
 218:example_project.c ****                  outputCounterIndex++;
 1366              		.loc 3 218 36
 1367 048a FB68     		ldr	r3, [r7, #12]
 1368 048c 0133     		adds	r3, r3, #1
 1369 048e FB60     		str	r3, [r7, #12]
 219:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1370              		.loc 3 219 29
 1371 0490 FB68     		ldr	r3, [r7, #12]
 1372 0492 9B00     		lsls	r3, r3, #2
 1373 0494 3A68     		ldr	r2, [r7]
 1374 0496 1344     		add	r3, r3, r2
 1375              		.loc 3 219 49
 1376 0498 0022     		movs	r2, #0
 1377 049a 1A60     		str	r2, [r3]
 220:example_project.c ****                  outputCounterIndex++;
 1378              		.loc 3 220 36
 1379 049c FB68     		ldr	r3, [r7, #12]
 1380 049e 0133     		adds	r3, r3, #1
 1381 04a0 FB60     		str	r3, [r7, #12]
 221:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1382              		.loc 3 221 29
 1383 04a2 FB68     		ldr	r3, [r7, #12]
 1384 04a4 9B00     		lsls	r3, r3, #2
 1385 04a6 3A68     		ldr	r2, [r7]
 1386 04a8 1344     		add	r3, r3, r2
 1387              		.loc 3 221 49
 1388 04aa 0022     		movs	r2, #0
 1389 04ac 1A60     		str	r2, [r3]
 222:example_project.c ****                  outputCounterIndex++;
 1390              		.loc 3 222 36
 1391 04ae FB68     		ldr	r3, [r7, #12]
 1392 04b0 0133     		adds	r3, r3, #1
 1393 04b2 FB60     		str	r3, [r7, #12]
 223:example_project.c ****                  
 224:example_project.c ****                  
 225:example_project.c ****                  counterIndex++;
 1394              		.loc 3 225 30
 1395 04b4 3B69     		ldr	r3, [r7, #16]
 1396 04b6 0133     		adds	r3, r3, #1
 1397 04b8 3B61     		str	r3, [r7, #16]
 226:example_project.c ****                 break;
 1398              		.loc 3 226 17
 1399 04ba 00F003BC 		b	.L27
 1400              	.L36:
 227:example_project.c ****             case 3:
 228:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1401              		.loc 3 228 29
 1402 04be FB68     		ldr	r3, [r7, #12]
 1403 04c0 9B00     		lsls	r3, r3, #2
 1404 04c2 3A68     		ldr	r2, [r7]
 1405 04c4 1344     		add	r3, r3, r2
 1406              		.loc 3 228 49
 1407 04c6 0122     		movs	r2, #1
 1408 04c8 1A60     		str	r2, [r3]
 229:example_project.c ****                  outputCounterIndex++;
 1409              		.loc 3 229 36
 1410 04ca FB68     		ldr	r3, [r7, #12]
 1411 04cc 0133     		adds	r3, r3, #1
 1412 04ce FB60     		str	r3, [r7, #12]
 230:example_project.c ****                  
 231:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1413              		.loc 3 231 29
 1414 04d0 FB68     		ldr	r3, [r7, #12]
 1415 04d2 9B00     		lsls	r3, r3, #2
 1416 04d4 3A68     		ldr	r2, [r7]
 1417 04d6 1344     		add	r3, r3, r2
 1418              		.loc 3 231 49
 1419 04d8 0022     		movs	r2, #0
 1420 04da 1A60     		str	r2, [r3]
 232:example_project.c ****                  outputCounterIndex++;
 1421              		.loc 3 232 36
 1422 04dc FB68     		ldr	r3, [r7, #12]
 1423 04de 0133     		adds	r3, r3, #1
 1424 04e0 FB60     		str	r3, [r7, #12]
 233:example_project.c ****                  
 234:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1425              		.loc 3 234 29
 1426 04e2 FB68     		ldr	r3, [r7, #12]
 1427 04e4 9B00     		lsls	r3, r3, #2
 1428 04e6 3A68     		ldr	r2, [r7]
 1429 04e8 1344     		add	r3, r3, r2
 1430              		.loc 3 234 49
 1431 04ea 0122     		movs	r2, #1
 1432 04ec 1A60     		str	r2, [r3]
 235:example_project.c ****                  outputCounterIndex++;
 1433              		.loc 3 235 36
 1434 04ee FB68     		ldr	r3, [r7, #12]
 1435 04f0 0133     		adds	r3, r3, #1
 1436 04f2 FB60     		str	r3, [r7, #12]
 236:example_project.c ****                  
 237:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1437              		.loc 3 237 29
 1438 04f4 FB68     		ldr	r3, [r7, #12]
 1439 04f6 9B00     		lsls	r3, r3, #2
 1440 04f8 3A68     		ldr	r2, [r7]
 1441 04fa 1344     		add	r3, r3, r2
 1442              		.loc 3 237 49
 1443 04fc 0022     		movs	r2, #0
 1444 04fe 1A60     		str	r2, [r3]
 238:example_project.c ****                  outputCounterIndex++;
 1445              		.loc 3 238 36
 1446 0500 FB68     		ldr	r3, [r7, #12]
 1447 0502 0133     		adds	r3, r3, #1
 1448 0504 FB60     		str	r3, [r7, #12]
 239:example_project.c ****                  
 240:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1449              		.loc 3 240 29
 1450 0506 FB68     		ldr	r3, [r7, #12]
 1451 0508 9B00     		lsls	r3, r3, #2
 1452 050a 3A68     		ldr	r2, [r7]
 1453 050c 1344     		add	r3, r3, r2
 1454              		.loc 3 240 49
 1455 050e 0122     		movs	r2, #1
 1456 0510 1A60     		str	r2, [r3]
 241:example_project.c ****                  outputCounterIndex++;
 1457              		.loc 3 241 36
 1458 0512 FB68     		ldr	r3, [r7, #12]
 1459 0514 0133     		adds	r3, r3, #1
 1460 0516 FB60     		str	r3, [r7, #12]
 242:example_project.c ****                  
 243:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1461              		.loc 3 243 29
 1462 0518 FB68     		ldr	r3, [r7, #12]
 1463 051a 9B00     		lsls	r3, r3, #2
 1464 051c 3A68     		ldr	r2, [r7]
 1465 051e 1344     		add	r3, r3, r2
 1466              		.loc 3 243 49
 1467 0520 0022     		movs	r2, #0
 1468 0522 1A60     		str	r2, [r3]
 244:example_project.c ****                  outputCounterIndex++;
 1469              		.loc 3 244 36
 1470 0524 FB68     		ldr	r3, [r7, #12]
 1471 0526 0133     		adds	r3, r3, #1
 1472 0528 FB60     		str	r3, [r7, #12]
 245:example_project.c ****                  
 246:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1473              		.loc 3 246 29
 1474 052a FB68     		ldr	r3, [r7, #12]
 1475 052c 9B00     		lsls	r3, r3, #2
 1476 052e 3A68     		ldr	r2, [r7]
 1477 0530 1344     		add	r3, r3, r2
 1478              		.loc 3 246 49
 1479 0532 0122     		movs	r2, #1
 1480 0534 1A60     		str	r2, [r3]
 247:example_project.c ****                  outputCounterIndex++;
 1481              		.loc 3 247 36
 1482 0536 FB68     		ldr	r3, [r7, #12]
 1483 0538 0133     		adds	r3, r3, #1
 1484 053a FB60     		str	r3, [r7, #12]
 248:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1485              		.loc 3 248 29
 1486 053c FB68     		ldr	r3, [r7, #12]
 1487 053e 9B00     		lsls	r3, r3, #2
 1488 0540 3A68     		ldr	r2, [r7]
 1489 0542 1344     		add	r3, r3, r2
 1490              		.loc 3 248 49
 1491 0544 0122     		movs	r2, #1
 1492 0546 1A60     		str	r2, [r3]
 249:example_project.c ****                  outputCounterIndex++;
 1493              		.loc 3 249 36
 1494 0548 FB68     		ldr	r3, [r7, #12]
 1495 054a 0133     		adds	r3, r3, #1
 1496 054c FB60     		str	r3, [r7, #12]
 250:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1497              		.loc 3 250 29
 1498 054e FB68     		ldr	r3, [r7, #12]
 1499 0550 9B00     		lsls	r3, r3, #2
 1500 0552 3A68     		ldr	r2, [r7]
 1501 0554 1344     		add	r3, r3, r2
 1502              		.loc 3 250 49
 1503 0556 0122     		movs	r2, #1
 1504 0558 1A60     		str	r2, [r3]
 251:example_project.c ****                  outputCounterIndex++;
 1505              		.loc 3 251 36
 1506 055a FB68     		ldr	r3, [r7, #12]
 1507 055c 0133     		adds	r3, r3, #1
 1508 055e FB60     		str	r3, [r7, #12]
 252:example_project.c ****                  
 253:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1509              		.loc 3 253 29
 1510 0560 FB68     		ldr	r3, [r7, #12]
 1511 0562 9B00     		lsls	r3, r3, #2
 1512 0564 3A68     		ldr	r2, [r7]
 1513 0566 1344     		add	r3, r3, r2
 1514              		.loc 3 253 49
 1515 0568 0022     		movs	r2, #0
 1516 056a 1A60     		str	r2, [r3]
 254:example_project.c ****                  outputCounterIndex++;
 1517              		.loc 3 254 36
 1518 056c FB68     		ldr	r3, [r7, #12]
 1519 056e 0133     		adds	r3, r3, #1
 1520 0570 FB60     		str	r3, [r7, #12]
 255:example_project.c ****                  
 256:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1521              		.loc 3 256 29
 1522 0572 FB68     		ldr	r3, [r7, #12]
 1523 0574 9B00     		lsls	r3, r3, #2
 1524 0576 3A68     		ldr	r2, [r7]
 1525 0578 1344     		add	r3, r3, r2
 1526              		.loc 3 256 49
 1527 057a 0122     		movs	r2, #1
 1528 057c 1A60     		str	r2, [r3]
 257:example_project.c ****                  outputCounterIndex++;
 1529              		.loc 3 257 36
 1530 057e FB68     		ldr	r3, [r7, #12]
 1531 0580 0133     		adds	r3, r3, #1
 1532 0582 FB60     		str	r3, [r7, #12]
 258:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1533              		.loc 3 258 29
 1534 0584 FB68     		ldr	r3, [r7, #12]
 1535 0586 9B00     		lsls	r3, r3, #2
 1536 0588 3A68     		ldr	r2, [r7]
 1537 058a 1344     		add	r3, r3, r2
 1538              		.loc 3 258 49
 1539 058c 0122     		movs	r2, #1
 1540 058e 1A60     		str	r2, [r3]
 259:example_project.c ****                  outputCounterIndex++;
 1541              		.loc 3 259 36
 1542 0590 FB68     		ldr	r3, [r7, #12]
 1543 0592 0133     		adds	r3, r3, #1
 1544 0594 FB60     		str	r3, [r7, #12]
 260:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1545              		.loc 3 260 29
 1546 0596 FB68     		ldr	r3, [r7, #12]
 1547 0598 9B00     		lsls	r3, r3, #2
 1548 059a 3A68     		ldr	r2, [r7]
 1549 059c 1344     		add	r3, r3, r2
 1550              		.loc 3 260 49
 1551 059e 0122     		movs	r2, #1
 1552 05a0 1A60     		str	r2, [r3]
 261:example_project.c ****                  outputCounterIndex++;
 1553              		.loc 3 261 36
 1554 05a2 FB68     		ldr	r3, [r7, #12]
 1555 05a4 0133     		adds	r3, r3, #1
 1556 05a6 FB60     		str	r3, [r7, #12]
 262:example_project.c ****                  
 263:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1557              		.loc 3 263 29
 1558 05a8 FB68     		ldr	r3, [r7, #12]
 1559 05aa 9B00     		lsls	r3, r3, #2
 1560 05ac 3A68     		ldr	r2, [r7]
 1561 05ae 1344     		add	r3, r3, r2
 1562              		.loc 3 263 49
 1563 05b0 0022     		movs	r2, #0
 1564 05b2 1A60     		str	r2, [r3]
 264:example_project.c ****                  outputCounterIndex++;
 1565              		.loc 3 264 36
 1566 05b4 FB68     		ldr	r3, [r7, #12]
 1567 05b6 0133     		adds	r3, r3, #1
 1568 05b8 FB60     		str	r3, [r7, #12]
 265:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1569              		.loc 3 265 29
 1570 05ba FB68     		ldr	r3, [r7, #12]
 1571 05bc 9B00     		lsls	r3, r3, #2
 1572 05be 3A68     		ldr	r2, [r7]
 1573 05c0 1344     		add	r3, r3, r2
 1574              		.loc 3 265 49
 1575 05c2 0022     		movs	r2, #0
 1576 05c4 1A60     		str	r2, [r3]
 266:example_project.c ****                  outputCounterIndex++;
 1577              		.loc 3 266 36
 1578 05c6 FB68     		ldr	r3, [r7, #12]
 1579 05c8 0133     		adds	r3, r3, #1
 1580 05ca FB60     		str	r3, [r7, #12]
 267:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1581              		.loc 3 267 29
 1582 05cc FB68     		ldr	r3, [r7, #12]
 1583 05ce 9B00     		lsls	r3, r3, #2
 1584 05d0 3A68     		ldr	r2, [r7]
 1585 05d2 1344     		add	r3, r3, r2
 1586              		.loc 3 267 49
 1587 05d4 0022     		movs	r2, #0
 1588 05d6 1A60     		str	r2, [r3]
 268:example_project.c ****                  outputCounterIndex++;
 1589              		.loc 3 268 36
 1590 05d8 FB68     		ldr	r3, [r7, #12]
 1591 05da 0133     		adds	r3, r3, #1
 1592 05dc FB60     		str	r3, [r7, #12]
 269:example_project.c ****                  
 270:example_project.c ****                  
 271:example_project.c ****                  
 272:example_project.c ****                 counterIndex++;
 1593              		.loc 3 272 29
 1594 05de 3B69     		ldr	r3, [r7, #16]
 1595 05e0 0133     		adds	r3, r3, #1
 1596 05e2 3B61     		str	r3, [r7, #16]
 273:example_project.c ****                 break;
 1597              		.loc 3 273 17
 1598 05e4 6EE3     		b	.L27
 1599              	.L35:
 274:example_project.c ****             case 4:
 275:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1600              		.loc 3 275 29
 1601 05e6 FB68     		ldr	r3, [r7, #12]
 1602 05e8 9B00     		lsls	r3, r3, #2
 1603 05ea 3A68     		ldr	r2, [r7]
 1604 05ec 1344     		add	r3, r3, r2
 1605              		.loc 3 275 49
 1606 05ee 0122     		movs	r2, #1
 1607 05f0 1A60     		str	r2, [r3]
 276:example_project.c ****                  outputCounterIndex++;
 1608              		.loc 3 276 36
 1609 05f2 FB68     		ldr	r3, [r7, #12]
 1610 05f4 0133     		adds	r3, r3, #1
 1611 05f6 FB60     		str	r3, [r7, #12]
 277:example_project.c ****                  
 278:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1612              		.loc 3 278 29
 1613 05f8 FB68     		ldr	r3, [r7, #12]
 1614 05fa 9B00     		lsls	r3, r3, #2
 1615 05fc 3A68     		ldr	r2, [r7]
 1616 05fe 1344     		add	r3, r3, r2
 1617              		.loc 3 278 49
 1618 0600 0022     		movs	r2, #0
 1619 0602 1A60     		str	r2, [r3]
 279:example_project.c ****                  outputCounterIndex++;
 1620              		.loc 3 279 36
 1621 0604 FB68     		ldr	r3, [r7, #12]
 1622 0606 0133     		adds	r3, r3, #1
 1623 0608 FB60     		str	r3, [r7, #12]
 280:example_project.c ****                  
 281:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1624              		.loc 3 281 29
 1625 060a FB68     		ldr	r3, [r7, #12]
 1626 060c 9B00     		lsls	r3, r3, #2
 1627 060e 3A68     		ldr	r2, [r7]
 1628 0610 1344     		add	r3, r3, r2
 1629              		.loc 3 281 49
 1630 0612 0122     		movs	r2, #1
 1631 0614 1A60     		str	r2, [r3]
 282:example_project.c ****                  outputCounterIndex++;
 1632              		.loc 3 282 36
 1633 0616 FB68     		ldr	r3, [r7, #12]
 1634 0618 0133     		adds	r3, r3, #1
 1635 061a FB60     		str	r3, [r7, #12]
 283:example_project.c ****                  
 284:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1636              		.loc 3 284 29
 1637 061c FB68     		ldr	r3, [r7, #12]
 1638 061e 9B00     		lsls	r3, r3, #2
 1639 0620 3A68     		ldr	r2, [r7]
 1640 0622 1344     		add	r3, r3, r2
 1641              		.loc 3 284 49
 1642 0624 0022     		movs	r2, #0
 1643 0626 1A60     		str	r2, [r3]
 285:example_project.c ****                  outputCounterIndex++;
 1644              		.loc 3 285 36
 1645 0628 FB68     		ldr	r3, [r7, #12]
 1646 062a 0133     		adds	r3, r3, #1
 1647 062c FB60     		str	r3, [r7, #12]
 286:example_project.c ****                  
 287:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1648              		.loc 3 287 29
 1649 062e FB68     		ldr	r3, [r7, #12]
 1650 0630 9B00     		lsls	r3, r3, #2
 1651 0632 3A68     		ldr	r2, [r7]
 1652 0634 1344     		add	r3, r3, r2
 1653              		.loc 3 287 49
 1654 0636 0122     		movs	r2, #1
 1655 0638 1A60     		str	r2, [r3]
 288:example_project.c ****                  outputCounterIndex++;
 1656              		.loc 3 288 36
 1657 063a FB68     		ldr	r3, [r7, #12]
 1658 063c 0133     		adds	r3, r3, #1
 1659 063e FB60     		str	r3, [r7, #12]
 289:example_project.c ****                  
 290:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1660              		.loc 3 290 29
 1661 0640 FB68     		ldr	r3, [r7, #12]
 1662 0642 9B00     		lsls	r3, r3, #2
 1663 0644 3A68     		ldr	r2, [r7]
 1664 0646 1344     		add	r3, r3, r2
 1665              		.loc 3 290 49
 1666 0648 0022     		movs	r2, #0
 1667 064a 1A60     		str	r2, [r3]
 291:example_project.c ****                  outputCounterIndex++;
 1668              		.loc 3 291 36
 1669 064c FB68     		ldr	r3, [r7, #12]
 1670 064e 0133     		adds	r3, r3, #1
 1671 0650 FB60     		str	r3, [r7, #12]
 292:example_project.c ****                  
 293:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1672              		.loc 3 293 29
 1673 0652 FB68     		ldr	r3, [r7, #12]
 1674 0654 9B00     		lsls	r3, r3, #2
 1675 0656 3A68     		ldr	r2, [r7]
 1676 0658 1344     		add	r3, r3, r2
 1677              		.loc 3 293 49
 1678 065a 0122     		movs	r2, #1
 1679 065c 1A60     		str	r2, [r3]
 294:example_project.c ****                  outputCounterIndex++;
 1680              		.loc 3 294 36
 1681 065e FB68     		ldr	r3, [r7, #12]
 1682 0660 0133     		adds	r3, r3, #1
 1683 0662 FB60     		str	r3, [r7, #12]
 295:example_project.c ****                  
 296:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1684              		.loc 3 296 29
 1685 0664 FB68     		ldr	r3, [r7, #12]
 1686 0666 9B00     		lsls	r3, r3, #2
 1687 0668 3A68     		ldr	r2, [r7]
 1688 066a 1344     		add	r3, r3, r2
 1689              		.loc 3 296 49
 1690 066c 0022     		movs	r2, #0
 1691 066e 1A60     		str	r2, [r3]
 297:example_project.c ****                  outputCounterIndex++;
 1692              		.loc 3 297 36
 1693 0670 FB68     		ldr	r3, [r7, #12]
 1694 0672 0133     		adds	r3, r3, #1
 1695 0674 FB60     		str	r3, [r7, #12]
 298:example_project.c ****                  
 299:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1696              		.loc 3 299 29
 1697 0676 FB68     		ldr	r3, [r7, #12]
 1698 0678 9B00     		lsls	r3, r3, #2
 1699 067a 3A68     		ldr	r2, [r7]
 1700 067c 1344     		add	r3, r3, r2
 1701              		.loc 3 299 49
 1702 067e 0122     		movs	r2, #1
 1703 0680 1A60     		str	r2, [r3]
 300:example_project.c ****                  outputCounterIndex++;
 1704              		.loc 3 300 36
 1705 0682 FB68     		ldr	r3, [r7, #12]
 1706 0684 0133     		adds	r3, r3, #1
 1707 0686 FB60     		str	r3, [r7, #12]
 301:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1708              		.loc 3 301 29
 1709 0688 FB68     		ldr	r3, [r7, #12]
 1710 068a 9B00     		lsls	r3, r3, #2
 1711 068c 3A68     		ldr	r2, [r7]
 1712 068e 1344     		add	r3, r3, r2
 1713              		.loc 3 301 49
 1714 0690 0122     		movs	r2, #1
 1715 0692 1A60     		str	r2, [r3]
 302:example_project.c ****                  outputCounterIndex++;
 1716              		.loc 3 302 36
 1717 0694 FB68     		ldr	r3, [r7, #12]
 1718 0696 0133     		adds	r3, r3, #1
 1719 0698 FB60     		str	r3, [r7, #12]
 303:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1720              		.loc 3 303 29
 1721 069a FB68     		ldr	r3, [r7, #12]
 1722 069c 9B00     		lsls	r3, r3, #2
 1723 069e 3A68     		ldr	r2, [r7]
 1724 06a0 1344     		add	r3, r3, r2
 1725              		.loc 3 303 49
 1726 06a2 0122     		movs	r2, #1
 1727 06a4 1A60     		str	r2, [r3]
 304:example_project.c ****                  outputCounterIndex++;
 1728              		.loc 3 304 36
 1729 06a6 FB68     		ldr	r3, [r7, #12]
 1730 06a8 0133     		adds	r3, r3, #1
 1731 06aa FB60     		str	r3, [r7, #12]
 305:example_project.c ****                  
 306:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1732              		.loc 3 306 29
 1733 06ac FB68     		ldr	r3, [r7, #12]
 1734 06ae 9B00     		lsls	r3, r3, #2
 1735 06b0 3A68     		ldr	r2, [r7]
 1736 06b2 1344     		add	r3, r3, r2
 1737              		.loc 3 306 49
 1738 06b4 0022     		movs	r2, #0
 1739 06b6 1A60     		str	r2, [r3]
 307:example_project.c ****                  outputCounterIndex++;
 1740              		.loc 3 307 36
 1741 06b8 FB68     		ldr	r3, [r7, #12]
 1742 06ba 0133     		adds	r3, r3, #1
 1743 06bc FB60     		str	r3, [r7, #12]
 308:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1744              		.loc 3 308 29
 1745 06be FB68     		ldr	r3, [r7, #12]
 1746 06c0 9B00     		lsls	r3, r3, #2
 1747 06c2 3A68     		ldr	r2, [r7]
 1748 06c4 1344     		add	r3, r3, r2
 1749              		.loc 3 308 49
 1750 06c6 0022     		movs	r2, #0
 1751 06c8 1A60     		str	r2, [r3]
 309:example_project.c ****                  outputCounterIndex++;
 1752              		.loc 3 309 36
 1753 06ca FB68     		ldr	r3, [r7, #12]
 1754 06cc 0133     		adds	r3, r3, #1
 1755 06ce FB60     		str	r3, [r7, #12]
 310:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1756              		.loc 3 310 29
 1757 06d0 FB68     		ldr	r3, [r7, #12]
 1758 06d2 9B00     		lsls	r3, r3, #2
 1759 06d4 3A68     		ldr	r2, [r7]
 1760 06d6 1344     		add	r3, r3, r2
 1761              		.loc 3 310 49
 1762 06d8 0022     		movs	r2, #0
 1763 06da 1A60     		str	r2, [r3]
 311:example_project.c ****                  outputCounterIndex++;
 1764              		.loc 3 311 36
 1765 06dc FB68     		ldr	r3, [r7, #12]
 1766 06de 0133     		adds	r3, r3, #1
 1767 06e0 FB60     		str	r3, [r7, #12]
 312:example_project.c ****                  
 313:example_project.c ****                  
 314:example_project.c ****                 counterIndex++;
 1768              		.loc 3 314 29
 1769 06e2 3B69     		ldr	r3, [r7, #16]
 1770 06e4 0133     		adds	r3, r3, #1
 1771 06e6 3B61     		str	r3, [r7, #16]
 315:example_project.c ****                 break;
 1772              		.loc 3 315 17
 1773 06e8 ECE2     		b	.L27
 1774              	.L34:
 316:example_project.c ****             case 5:
 317:example_project.c ****                 ArrayOutput[outputCounterIndex]=1;
 1775              		.loc 3 317 28
 1776 06ea FB68     		ldr	r3, [r7, #12]
 1777 06ec 9B00     		lsls	r3, r3, #2
 1778 06ee 3A68     		ldr	r2, [r7]
 1779 06f0 1344     		add	r3, r3, r2
 1780              		.loc 3 317 48
 1781 06f2 0122     		movs	r2, #1
 1782 06f4 1A60     		str	r2, [r3]
 318:example_project.c ****                  outputCounterIndex++;
 1783              		.loc 3 318 36
 1784 06f6 FB68     		ldr	r3, [r7, #12]
 1785 06f8 0133     		adds	r3, r3, #1
 1786 06fa FB60     		str	r3, [r7, #12]
 319:example_project.c ****                  
 320:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1787              		.loc 3 320 29
 1788 06fc FB68     		ldr	r3, [r7, #12]
 1789 06fe 9B00     		lsls	r3, r3, #2
 1790 0700 3A68     		ldr	r2, [r7]
 1791 0702 1344     		add	r3, r3, r2
 1792              		.loc 3 320 49
 1793 0704 0022     		movs	r2, #0
 1794 0706 1A60     		str	r2, [r3]
 321:example_project.c ****                  outputCounterIndex++;
 1795              		.loc 3 321 36
 1796 0708 FB68     		ldr	r3, [r7, #12]
 1797 070a 0133     		adds	r3, r3, #1
 1798 070c FB60     		str	r3, [r7, #12]
 322:example_project.c ****                  
 323:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1799              		.loc 3 323 29
 1800 070e FB68     		ldr	r3, [r7, #12]
 1801 0710 9B00     		lsls	r3, r3, #2
 1802 0712 3A68     		ldr	r2, [r7]
 1803 0714 1344     		add	r3, r3, r2
 1804              		.loc 3 323 49
 1805 0716 0122     		movs	r2, #1
 1806 0718 1A60     		str	r2, [r3]
 324:example_project.c ****                  outputCounterIndex++;
 1807              		.loc 3 324 36
 1808 071a FB68     		ldr	r3, [r7, #12]
 1809 071c 0133     		adds	r3, r3, #1
 1810 071e FB60     		str	r3, [r7, #12]
 325:example_project.c ****                  
 326:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1811              		.loc 3 326 29
 1812 0720 FB68     		ldr	r3, [r7, #12]
 1813 0722 9B00     		lsls	r3, r3, #2
 1814 0724 3A68     		ldr	r2, [r7]
 1815 0726 1344     		add	r3, r3, r2
 1816              		.loc 3 326 49
 1817 0728 0022     		movs	r2, #0
 1818 072a 1A60     		str	r2, [r3]
 327:example_project.c ****                  outputCounterIndex++;
 1819              		.loc 3 327 36
 1820 072c FB68     		ldr	r3, [r7, #12]
 1821 072e 0133     		adds	r3, r3, #1
 1822 0730 FB60     		str	r3, [r7, #12]
 328:example_project.c ****                  
 329:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1823              		.loc 3 329 29
 1824 0732 FB68     		ldr	r3, [r7, #12]
 1825 0734 9B00     		lsls	r3, r3, #2
 1826 0736 3A68     		ldr	r2, [r7]
 1827 0738 1344     		add	r3, r3, r2
 1828              		.loc 3 329 49
 1829 073a 0122     		movs	r2, #1
 1830 073c 1A60     		str	r2, [r3]
 330:example_project.c ****                  outputCounterIndex++;
 1831              		.loc 3 330 36
 1832 073e FB68     		ldr	r3, [r7, #12]
 1833 0740 0133     		adds	r3, r3, #1
 1834 0742 FB60     		str	r3, [r7, #12]
 331:example_project.c ****                  
 332:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1835              		.loc 3 332 29
 1836 0744 FB68     		ldr	r3, [r7, #12]
 1837 0746 9B00     		lsls	r3, r3, #2
 1838 0748 3A68     		ldr	r2, [r7]
 1839 074a 1344     		add	r3, r3, r2
 1840              		.loc 3 332 49
 1841 074c 0022     		movs	r2, #0
 1842 074e 1A60     		str	r2, [r3]
 333:example_project.c ****                  outputCounterIndex++;
 1843              		.loc 3 333 36
 1844 0750 FB68     		ldr	r3, [r7, #12]
 1845 0752 0133     		adds	r3, r3, #1
 1846 0754 FB60     		str	r3, [r7, #12]
 334:example_project.c ****                  
 335:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1847              		.loc 3 335 29
 1848 0756 FB68     		ldr	r3, [r7, #12]
 1849 0758 9B00     		lsls	r3, r3, #2
 1850 075a 3A68     		ldr	r2, [r7]
 1851 075c 1344     		add	r3, r3, r2
 1852              		.loc 3 335 49
 1853 075e 0122     		movs	r2, #1
 1854 0760 1A60     		str	r2, [r3]
 336:example_project.c ****                  outputCounterIndex++;
 1855              		.loc 3 336 36
 1856 0762 FB68     		ldr	r3, [r7, #12]
 1857 0764 0133     		adds	r3, r3, #1
 1858 0766 FB60     		str	r3, [r7, #12]
 337:example_project.c ****                  
 338:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1859              		.loc 3 338 29
 1860 0768 FB68     		ldr	r3, [r7, #12]
 1861 076a 9B00     		lsls	r3, r3, #2
 1862 076c 3A68     		ldr	r2, [r7]
 1863 076e 1344     		add	r3, r3, r2
 1864              		.loc 3 338 49
 1865 0770 0022     		movs	r2, #0
 1866 0772 1A60     		str	r2, [r3]
 339:example_project.c ****                  outputCounterIndex++;
 1867              		.loc 3 339 36
 1868 0774 FB68     		ldr	r3, [r7, #12]
 1869 0776 0133     		adds	r3, r3, #1
 1870 0778 FB60     		str	r3, [r7, #12]
 340:example_project.c ****                  
 341:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1871              		.loc 3 341 29
 1872 077a FB68     		ldr	r3, [r7, #12]
 1873 077c 9B00     		lsls	r3, r3, #2
 1874 077e 3A68     		ldr	r2, [r7]
 1875 0780 1344     		add	r3, r3, r2
 1876              		.loc 3 341 49
 1877 0782 0122     		movs	r2, #1
 1878 0784 1A60     		str	r2, [r3]
 342:example_project.c ****                  outputCounterIndex++;
 1879              		.loc 3 342 36
 1880 0786 FB68     		ldr	r3, [r7, #12]
 1881 0788 0133     		adds	r3, r3, #1
 1882 078a FB60     		str	r3, [r7, #12]
 343:example_project.c ****                  
 344:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1883              		.loc 3 344 29
 1884 078c FB68     		ldr	r3, [r7, #12]
 1885 078e 9B00     		lsls	r3, r3, #2
 1886 0790 3A68     		ldr	r2, [r7]
 1887 0792 1344     		add	r3, r3, r2
 1888              		.loc 3 344 49
 1889 0794 0022     		movs	r2, #0
 1890 0796 1A60     		str	r2, [r3]
 345:example_project.c ****                  outputCounterIndex++;
 1891              		.loc 3 345 36
 1892 0798 FB68     		ldr	r3, [r7, #12]
 1893 079a 0133     		adds	r3, r3, #1
 1894 079c FB60     		str	r3, [r7, #12]
 346:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1895              		.loc 3 346 29
 1896 079e FB68     		ldr	r3, [r7, #12]
 1897 07a0 9B00     		lsls	r3, r3, #2
 1898 07a2 3A68     		ldr	r2, [r7]
 1899 07a4 1344     		add	r3, r3, r2
 1900              		.loc 3 346 49
 1901 07a6 0022     		movs	r2, #0
 1902 07a8 1A60     		str	r2, [r3]
 347:example_project.c ****                  outputCounterIndex++;
 1903              		.loc 3 347 36
 1904 07aa FB68     		ldr	r3, [r7, #12]
 1905 07ac 0133     		adds	r3, r3, #1
 1906 07ae FB60     		str	r3, [r7, #12]
 348:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1907              		.loc 3 348 29
 1908 07b0 FB68     		ldr	r3, [r7, #12]
 1909 07b2 9B00     		lsls	r3, r3, #2
 1910 07b4 3A68     		ldr	r2, [r7]
 1911 07b6 1344     		add	r3, r3, r2
 1912              		.loc 3 348 49
 1913 07b8 0022     		movs	r2, #0
 1914 07ba 1A60     		str	r2, [r3]
 349:example_project.c ****                  outputCounterIndex++;
 1915              		.loc 3 349 36
 1916 07bc FB68     		ldr	r3, [r7, #12]
 1917 07be 0133     		adds	r3, r3, #1
 1918 07c0 FB60     		str	r3, [r7, #12]
 350:example_project.c ****                  
 351:example_project.c ****                  counterIndex++;
 1919              		.loc 3 351 30
 1920 07c2 3B69     		ldr	r3, [r7, #16]
 1921 07c4 0133     		adds	r3, r3, #1
 1922 07c6 3B61     		str	r3, [r7, #16]
 352:example_project.c ****                 break;
 1923              		.loc 3 352 17
 1924 07c8 7CE2     		b	.L27
 1925              	.L33:
 353:example_project.c ****             case 6:
 354:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1926              		.loc 3 354 29
 1927 07ca FB68     		ldr	r3, [r7, #12]
 1928 07cc 9B00     		lsls	r3, r3, #2
 1929 07ce 3A68     		ldr	r2, [r7]
 1930 07d0 1344     		add	r3, r3, r2
 1931              		.loc 3 354 49
 1932 07d2 0122     		movs	r2, #1
 1933 07d4 1A60     		str	r2, [r3]
 355:example_project.c ****                  outputCounterIndex++;
 1934              		.loc 3 355 36
 1935 07d6 FB68     		ldr	r3, [r7, #12]
 1936 07d8 0133     		adds	r3, r3, #1
 1937 07da FB60     		str	r3, [r7, #12]
 356:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1938              		.loc 3 356 29
 1939 07dc FB68     		ldr	r3, [r7, #12]
 1940 07de 9B00     		lsls	r3, r3, #2
 1941 07e0 3A68     		ldr	r2, [r7]
 1942 07e2 1344     		add	r3, r3, r2
 1943              		.loc 3 356 49
 1944 07e4 0122     		movs	r2, #1
 1945 07e6 1A60     		str	r2, [r3]
 357:example_project.c ****                  outputCounterIndex++;
 1946              		.loc 3 357 36
 1947 07e8 FB68     		ldr	r3, [r7, #12]
 1948 07ea 0133     		adds	r3, r3, #1
 1949 07ec FB60     		str	r3, [r7, #12]
 358:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1950              		.loc 3 358 29
 1951 07ee FB68     		ldr	r3, [r7, #12]
 1952 07f0 9B00     		lsls	r3, r3, #2
 1953 07f2 3A68     		ldr	r2, [r7]
 1954 07f4 1344     		add	r3, r3, r2
 1955              		.loc 3 358 49
 1956 07f6 0122     		movs	r2, #1
 1957 07f8 1A60     		str	r2, [r3]
 359:example_project.c ****                  outputCounterIndex++;
 1958              		.loc 3 359 36
 1959 07fa FB68     		ldr	r3, [r7, #12]
 1960 07fc 0133     		adds	r3, r3, #1
 1961 07fe FB60     		str	r3, [r7, #12]
 360:example_project.c ****                  
 361:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1962              		.loc 3 361 29
 1963 0800 FB68     		ldr	r3, [r7, #12]
 1964 0802 9B00     		lsls	r3, r3, #2
 1965 0804 3A68     		ldr	r2, [r7]
 1966 0806 1344     		add	r3, r3, r2
 1967              		.loc 3 361 49
 1968 0808 0022     		movs	r2, #0
 1969 080a 1A60     		str	r2, [r3]
 362:example_project.c ****                  outputCounterIndex++;
 1970              		.loc 3 362 36
 1971 080c FB68     		ldr	r3, [r7, #12]
 1972 080e 0133     		adds	r3, r3, #1
 1973 0810 FB60     		str	r3, [r7, #12]
 363:example_project.c ****                  
 364:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1974              		.loc 3 364 29
 1975 0812 FB68     		ldr	r3, [r7, #12]
 1976 0814 9B00     		lsls	r3, r3, #2
 1977 0816 3A68     		ldr	r2, [r7]
 1978 0818 1344     		add	r3, r3, r2
 1979              		.loc 3 364 49
 1980 081a 0122     		movs	r2, #1
 1981 081c 1A60     		str	r2, [r3]
 365:example_project.c ****                  outputCounterIndex++;
 1982              		.loc 3 365 36
 1983 081e FB68     		ldr	r3, [r7, #12]
 1984 0820 0133     		adds	r3, r3, #1
 1985 0822 FB60     		str	r3, [r7, #12]
 366:example_project.c ****                  
 367:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1986              		.loc 3 367 29
 1987 0824 FB68     		ldr	r3, [r7, #12]
 1988 0826 9B00     		lsls	r3, r3, #2
 1989 0828 3A68     		ldr	r2, [r7]
 1990 082a 1344     		add	r3, r3, r2
 1991              		.loc 3 367 49
 1992 082c 0022     		movs	r2, #0
 1993 082e 1A60     		str	r2, [r3]
 368:example_project.c ****                  outputCounterIndex++;
 1994              		.loc 3 368 36
 1995 0830 FB68     		ldr	r3, [r7, #12]
 1996 0832 0133     		adds	r3, r3, #1
 1997 0834 FB60     		str	r3, [r7, #12]
 369:example_project.c ****                  
 370:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1998              		.loc 3 370 29
 1999 0836 FB68     		ldr	r3, [r7, #12]
 2000 0838 9B00     		lsls	r3, r3, #2
 2001 083a 3A68     		ldr	r2, [r7]
 2002 083c 1344     		add	r3, r3, r2
 2003              		.loc 3 370 49
 2004 083e 0122     		movs	r2, #1
 2005 0840 1A60     		str	r2, [r3]
 371:example_project.c ****                  outputCounterIndex++;
 2006              		.loc 3 371 36
 2007 0842 FB68     		ldr	r3, [r7, #12]
 2008 0844 0133     		adds	r3, r3, #1
 2009 0846 FB60     		str	r3, [r7, #12]
 372:example_project.c ****                  
 373:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2010              		.loc 3 373 29
 2011 0848 FB68     		ldr	r3, [r7, #12]
 2012 084a 9B00     		lsls	r3, r3, #2
 2013 084c 3A68     		ldr	r2, [r7]
 2014 084e 1344     		add	r3, r3, r2
 2015              		.loc 3 373 49
 2016 0850 0022     		movs	r2, #0
 2017 0852 1A60     		str	r2, [r3]
 374:example_project.c ****                  outputCounterIndex++;
 2018              		.loc 3 374 36
 2019 0854 FB68     		ldr	r3, [r7, #12]
 2020 0856 0133     		adds	r3, r3, #1
 2021 0858 FB60     		str	r3, [r7, #12]
 375:example_project.c ****                  
 376:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2022              		.loc 3 376 29
 2023 085a FB68     		ldr	r3, [r7, #12]
 2024 085c 9B00     		lsls	r3, r3, #2
 2025 085e 3A68     		ldr	r2, [r7]
 2026 0860 1344     		add	r3, r3, r2
 2027              		.loc 3 376 49
 2028 0862 0122     		movs	r2, #1
 2029 0864 1A60     		str	r2, [r3]
 377:example_project.c ****                  outputCounterIndex++;
 2030              		.loc 3 377 36
 2031 0866 FB68     		ldr	r3, [r7, #12]
 2032 0868 0133     		adds	r3, r3, #1
 2033 086a FB60     		str	r3, [r7, #12]
 378:example_project.c ****                  
 379:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2034              		.loc 3 379 29
 2035 086c FB68     		ldr	r3, [r7, #12]
 2036 086e 9B00     		lsls	r3, r3, #2
 2037 0870 3A68     		ldr	r2, [r7]
 2038 0872 1344     		add	r3, r3, r2
 2039              		.loc 3 379 49
 2040 0874 0022     		movs	r2, #0
 2041 0876 1A60     		str	r2, [r3]
 380:example_project.c ****                  outputCounterIndex++;
 2042              		.loc 3 380 36
 2043 0878 FB68     		ldr	r3, [r7, #12]
 2044 087a 0133     		adds	r3, r3, #1
 2045 087c FB60     		str	r3, [r7, #12]
 381:example_project.c ****                  
 382:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2046              		.loc 3 382 29
 2047 087e FB68     		ldr	r3, [r7, #12]
 2048 0880 9B00     		lsls	r3, r3, #2
 2049 0882 3A68     		ldr	r2, [r7]
 2050 0884 1344     		add	r3, r3, r2
 2051              		.loc 3 382 49
 2052 0886 0122     		movs	r2, #1
 2053 0888 1A60     		str	r2, [r3]
 383:example_project.c ****                  outputCounterIndex++;
 2054              		.loc 3 383 36
 2055 088a FB68     		ldr	r3, [r7, #12]
 2056 088c 0133     		adds	r3, r3, #1
 2057 088e FB60     		str	r3, [r7, #12]
 384:example_project.c ****                  
 385:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2058              		.loc 3 385 29
 2059 0890 FB68     		ldr	r3, [r7, #12]
 2060 0892 9B00     		lsls	r3, r3, #2
 2061 0894 3A68     		ldr	r2, [r7]
 2062 0896 1344     		add	r3, r3, r2
 2063              		.loc 3 385 49
 2064 0898 0022     		movs	r2, #0
 2065 089a 1A60     		str	r2, [r3]
 386:example_project.c ****                  outputCounterIndex++;
 2066              		.loc 3 386 36
 2067 089c FB68     		ldr	r3, [r7, #12]
 2068 089e 0133     		adds	r3, r3, #1
 2069 08a0 FB60     		str	r3, [r7, #12]
 387:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2070              		.loc 3 387 29
 2071 08a2 FB68     		ldr	r3, [r7, #12]
 2072 08a4 9B00     		lsls	r3, r3, #2
 2073 08a6 3A68     		ldr	r2, [r7]
 2074 08a8 1344     		add	r3, r3, r2
 2075              		.loc 3 387 49
 2076 08aa 0022     		movs	r2, #0
 2077 08ac 1A60     		str	r2, [r3]
 388:example_project.c ****                  outputCounterIndex++;
 2078              		.loc 3 388 36
 2079 08ae FB68     		ldr	r3, [r7, #12]
 2080 08b0 0133     		adds	r3, r3, #1
 2081 08b2 FB60     		str	r3, [r7, #12]
 389:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2082              		.loc 3 389 29
 2083 08b4 FB68     		ldr	r3, [r7, #12]
 2084 08b6 9B00     		lsls	r3, r3, #2
 2085 08b8 3A68     		ldr	r2, [r7]
 2086 08ba 1344     		add	r3, r3, r2
 2087              		.loc 3 389 49
 2088 08bc 0022     		movs	r2, #0
 2089 08be 1A60     		str	r2, [r3]
 390:example_project.c ****                  outputCounterIndex++;
 2090              		.loc 3 390 36
 2091 08c0 FB68     		ldr	r3, [r7, #12]
 2092 08c2 0133     		adds	r3, r3, #1
 2093 08c4 FB60     		str	r3, [r7, #12]
 391:example_project.c ****                  
 392:example_project.c ****                  
 393:example_project.c ****                 counterIndex++;
 2094              		.loc 3 393 29
 2095 08c6 3B69     		ldr	r3, [r7, #16]
 2096 08c8 0133     		adds	r3, r3, #1
 2097 08ca 3B61     		str	r3, [r7, #16]
 394:example_project.c ****                 break;
 2098              		.loc 3 394 17
 2099 08cc FAE1     		b	.L27
 2100              	.L32:
 395:example_project.c ****             case 7:
 396:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2101              		.loc 3 396 29
 2102 08ce FB68     		ldr	r3, [r7, #12]
 2103 08d0 9B00     		lsls	r3, r3, #2
 2104 08d2 3A68     		ldr	r2, [r7]
 2105 08d4 1344     		add	r3, r3, r2
 2106              		.loc 3 396 49
 2107 08d6 0122     		movs	r2, #1
 2108 08d8 1A60     		str	r2, [r3]
 397:example_project.c ****                  outputCounterIndex++;
 2109              		.loc 3 397 36
 2110 08da FB68     		ldr	r3, [r7, #12]
 2111 08dc 0133     		adds	r3, r3, #1
 2112 08de FB60     		str	r3, [r7, #12]
 398:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2113              		.loc 3 398 29
 2114 08e0 FB68     		ldr	r3, [r7, #12]
 2115 08e2 9B00     		lsls	r3, r3, #2
 2116 08e4 3A68     		ldr	r2, [r7]
 2117 08e6 1344     		add	r3, r3, r2
 2118              		.loc 3 398 49
 2119 08e8 0122     		movs	r2, #1
 2120 08ea 1A60     		str	r2, [r3]
 399:example_project.c ****                  outputCounterIndex++;
 2121              		.loc 3 399 36
 2122 08ec FB68     		ldr	r3, [r7, #12]
 2123 08ee 0133     		adds	r3, r3, #1
 2124 08f0 FB60     		str	r3, [r7, #12]
 400:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2125              		.loc 3 400 29
 2126 08f2 FB68     		ldr	r3, [r7, #12]
 2127 08f4 9B00     		lsls	r3, r3, #2
 2128 08f6 3A68     		ldr	r2, [r7]
 2129 08f8 1344     		add	r3, r3, r2
 2130              		.loc 3 400 49
 2131 08fa 0122     		movs	r2, #1
 2132 08fc 1A60     		str	r2, [r3]
 401:example_project.c ****                  outputCounterIndex++;
 2133              		.loc 3 401 36
 2134 08fe FB68     		ldr	r3, [r7, #12]
 2135 0900 0133     		adds	r3, r3, #1
 2136 0902 FB60     		str	r3, [r7, #12]
 402:example_project.c ****                
 403:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2137              		.loc 3 403 29
 2138 0904 FB68     		ldr	r3, [r7, #12]
 2139 0906 9B00     		lsls	r3, r3, #2
 2140 0908 3A68     		ldr	r2, [r7]
 2141 090a 1344     		add	r3, r3, r2
 2142              		.loc 3 403 49
 2143 090c 0022     		movs	r2, #0
 2144 090e 1A60     		str	r2, [r3]
 404:example_project.c ****                  outputCounterIndex++;
 2145              		.loc 3 404 36
 2146 0910 FB68     		ldr	r3, [r7, #12]
 2147 0912 0133     		adds	r3, r3, #1
 2148 0914 FB60     		str	r3, [r7, #12]
 405:example_project.c ****                
 406:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2149              		.loc 3 406 29
 2150 0916 FB68     		ldr	r3, [r7, #12]
 2151 0918 9B00     		lsls	r3, r3, #2
 2152 091a 3A68     		ldr	r2, [r7]
 2153 091c 1344     		add	r3, r3, r2
 2154              		.loc 3 406 49
 2155 091e 0122     		movs	r2, #1
 2156 0920 1A60     		str	r2, [r3]
 407:example_project.c ****                  outputCounterIndex++;
 2157              		.loc 3 407 36
 2158 0922 FB68     		ldr	r3, [r7, #12]
 2159 0924 0133     		adds	r3, r3, #1
 2160 0926 FB60     		str	r3, [r7, #12]
 408:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2161              		.loc 3 408 29
 2162 0928 FB68     		ldr	r3, [r7, #12]
 2163 092a 9B00     		lsls	r3, r3, #2
 2164 092c 3A68     		ldr	r2, [r7]
 2165 092e 1344     		add	r3, r3, r2
 2166              		.loc 3 408 49
 2167 0930 0122     		movs	r2, #1
 2168 0932 1A60     		str	r2, [r3]
 409:example_project.c ****                  outputCounterIndex++;
 2169              		.loc 3 409 36
 2170 0934 FB68     		ldr	r3, [r7, #12]
 2171 0936 0133     		adds	r3, r3, #1
 2172 0938 FB60     		str	r3, [r7, #12]
 410:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2173              		.loc 3 410 29
 2174 093a FB68     		ldr	r3, [r7, #12]
 2175 093c 9B00     		lsls	r3, r3, #2
 2176 093e 3A68     		ldr	r2, [r7]
 2177 0940 1344     		add	r3, r3, r2
 2178              		.loc 3 410 49
 2179 0942 0122     		movs	r2, #1
 2180 0944 1A60     		str	r2, [r3]
 411:example_project.c ****                  outputCounterIndex++;
 2181              		.loc 3 411 36
 2182 0946 FB68     		ldr	r3, [r7, #12]
 2183 0948 0133     		adds	r3, r3, #1
 2184 094a FB60     		str	r3, [r7, #12]
 412:example_project.c ****                  
 413:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2185              		.loc 3 413 29
 2186 094c FB68     		ldr	r3, [r7, #12]
 2187 094e 9B00     		lsls	r3, r3, #2
 2188 0950 3A68     		ldr	r2, [r7]
 2189 0952 1344     		add	r3, r3, r2
 2190              		.loc 3 413 49
 2191 0954 0022     		movs	r2, #0
 2192 0956 1A60     		str	r2, [r3]
 414:example_project.c ****                  outputCounterIndex++;
 2193              		.loc 3 414 36
 2194 0958 FB68     		ldr	r3, [r7, #12]
 2195 095a 0133     		adds	r3, r3, #1
 2196 095c FB60     		str	r3, [r7, #12]
 415:example_project.c ****                  
 416:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2197              		.loc 3 416 29
 2198 095e FB68     		ldr	r3, [r7, #12]
 2199 0960 9B00     		lsls	r3, r3, #2
 2200 0962 3A68     		ldr	r2, [r7]
 2201 0964 1344     		add	r3, r3, r2
 2202              		.loc 3 416 49
 2203 0966 0122     		movs	r2, #1
 2204 0968 1A60     		str	r2, [r3]
 417:example_project.c ****                  outputCounterIndex++;
 2205              		.loc 3 417 36
 2206 096a FB68     		ldr	r3, [r7, #12]
 2207 096c 0133     		adds	r3, r3, #1
 2208 096e FB60     		str	r3, [r7, #12]
 418:example_project.c ****                  
 419:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2209              		.loc 3 419 29
 2210 0970 FB68     		ldr	r3, [r7, #12]
 2211 0972 9B00     		lsls	r3, r3, #2
 2212 0974 3A68     		ldr	r2, [r7]
 2213 0976 1344     		add	r3, r3, r2
 2214              		.loc 3 419 49
 2215 0978 0022     		movs	r2, #0
 2216 097a 1A60     		str	r2, [r3]
 420:example_project.c ****                  outputCounterIndex++;
 2217              		.loc 3 420 36
 2218 097c FB68     		ldr	r3, [r7, #12]
 2219 097e 0133     		adds	r3, r3, #1
 2220 0980 FB60     		str	r3, [r7, #12]
 421:example_project.c ****                  
 422:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2221              		.loc 3 422 29
 2222 0982 FB68     		ldr	r3, [r7, #12]
 2223 0984 9B00     		lsls	r3, r3, #2
 2224 0986 3A68     		ldr	r2, [r7]
 2225 0988 1344     		add	r3, r3, r2
 2226              		.loc 3 422 49
 2227 098a 0122     		movs	r2, #1
 2228 098c 1A60     		str	r2, [r3]
 423:example_project.c ****                  outputCounterIndex++;
 2229              		.loc 3 423 36
 2230 098e FB68     		ldr	r3, [r7, #12]
 2231 0990 0133     		adds	r3, r3, #1
 2232 0992 FB60     		str	r3, [r7, #12]
 424:example_project.c ****                  
 425:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2233              		.loc 3 425 29
 2234 0994 FB68     		ldr	r3, [r7, #12]
 2235 0996 9B00     		lsls	r3, r3, #2
 2236 0998 3A68     		ldr	r2, [r7]
 2237 099a 1344     		add	r3, r3, r2
 2238              		.loc 3 425 49
 2239 099c 0022     		movs	r2, #0
 2240 099e 1A60     		str	r2, [r3]
 426:example_project.c ****                  outputCounterIndex++;
 2241              		.loc 3 426 36
 2242 09a0 FB68     		ldr	r3, [r7, #12]
 2243 09a2 0133     		adds	r3, r3, #1
 2244 09a4 FB60     		str	r3, [r7, #12]
 427:example_project.c ****                  
 428:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2245              		.loc 3 428 29
 2246 09a6 FB68     		ldr	r3, [r7, #12]
 2247 09a8 9B00     		lsls	r3, r3, #2
 2248 09aa 3A68     		ldr	r2, [r7]
 2249 09ac 1344     		add	r3, r3, r2
 2250              		.loc 3 428 49
 2251 09ae 0122     		movs	r2, #1
 2252 09b0 1A60     		str	r2, [r3]
 429:example_project.c ****                  outputCounterIndex++;
 2253              		.loc 3 429 36
 2254 09b2 FB68     		ldr	r3, [r7, #12]
 2255 09b4 0133     		adds	r3, r3, #1
 2256 09b6 FB60     		str	r3, [r7, #12]
 430:example_project.c ****                  
 431:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2257              		.loc 3 431 29
 2258 09b8 FB68     		ldr	r3, [r7, #12]
 2259 09ba 9B00     		lsls	r3, r3, #2
 2260 09bc 3A68     		ldr	r2, [r7]
 2261 09be 1344     		add	r3, r3, r2
 2262              		.loc 3 431 49
 2263 09c0 0022     		movs	r2, #0
 2264 09c2 1A60     		str	r2, [r3]
 432:example_project.c ****                  outputCounterIndex++;
 2265              		.loc 3 432 36
 2266 09c4 FB68     		ldr	r3, [r7, #12]
 2267 09c6 0133     		adds	r3, r3, #1
 2268 09c8 FB60     		str	r3, [r7, #12]
 433:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2269              		.loc 3 433 29
 2270 09ca FB68     		ldr	r3, [r7, #12]
 2271 09cc 9B00     		lsls	r3, r3, #2
 2272 09ce 3A68     		ldr	r2, [r7]
 2273 09d0 1344     		add	r3, r3, r2
 2274              		.loc 3 433 49
 2275 09d2 0022     		movs	r2, #0
 2276 09d4 1A60     		str	r2, [r3]
 434:example_project.c ****                  outputCounterIndex++;
 2277              		.loc 3 434 36
 2278 09d6 FB68     		ldr	r3, [r7, #12]
 2279 09d8 0133     		adds	r3, r3, #1
 2280 09da FB60     		str	r3, [r7, #12]
 435:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2281              		.loc 3 435 29
 2282 09dc FB68     		ldr	r3, [r7, #12]
 2283 09de 9B00     		lsls	r3, r3, #2
 2284 09e0 3A68     		ldr	r2, [r7]
 2285 09e2 1344     		add	r3, r3, r2
 2286              		.loc 3 435 49
 2287 09e4 0022     		movs	r2, #0
 2288 09e6 1A60     		str	r2, [r3]
 436:example_project.c ****                  outputCounterIndex++;
 2289              		.loc 3 436 36
 2290 09e8 FB68     		ldr	r3, [r7, #12]
 2291 09ea 0133     		adds	r3, r3, #1
 2292 09ec FB60     		str	r3, [r7, #12]
 437:example_project.c ****                  
 438:example_project.c ****                 counterIndex++;
 2293              		.loc 3 438 29
 2294 09ee 3B69     		ldr	r3, [r7, #16]
 2295 09f0 0133     		adds	r3, r3, #1
 2296 09f2 3B61     		str	r3, [r7, #16]
 439:example_project.c ****                 break;
 2297              		.loc 3 439 17
 2298 09f4 66E1     		b	.L27
 2299              	.L31:
 440:example_project.c ****             case 8:
 441:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2300              		.loc 3 441 29
 2301 09f6 FB68     		ldr	r3, [r7, #12]
 2302 09f8 9B00     		lsls	r3, r3, #2
 2303 09fa 3A68     		ldr	r2, [r7]
 2304 09fc 1344     		add	r3, r3, r2
 2305              		.loc 3 441 49
 2306 09fe 0122     		movs	r2, #1
 2307 0a00 1A60     		str	r2, [r3]
 442:example_project.c ****                  outputCounterIndex++;
 2308              		.loc 3 442 36
 2309 0a02 FB68     		ldr	r3, [r7, #12]
 2310 0a04 0133     		adds	r3, r3, #1
 2311 0a06 FB60     		str	r3, [r7, #12]
 443:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2312              		.loc 3 443 29
 2313 0a08 FB68     		ldr	r3, [r7, #12]
 2314 0a0a 9B00     		lsls	r3, r3, #2
 2315 0a0c 3A68     		ldr	r2, [r7]
 2316 0a0e 1344     		add	r3, r3, r2
 2317              		.loc 3 443 49
 2318 0a10 0122     		movs	r2, #1
 2319 0a12 1A60     		str	r2, [r3]
 444:example_project.c ****                  outputCounterIndex++;
 2320              		.loc 3 444 36
 2321 0a14 FB68     		ldr	r3, [r7, #12]
 2322 0a16 0133     		adds	r3, r3, #1
 2323 0a18 FB60     		str	r3, [r7, #12]
 445:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2324              		.loc 3 445 29
 2325 0a1a FB68     		ldr	r3, [r7, #12]
 2326 0a1c 9B00     		lsls	r3, r3, #2
 2327 0a1e 3A68     		ldr	r2, [r7]
 2328 0a20 1344     		add	r3, r3, r2
 2329              		.loc 3 445 49
 2330 0a22 0122     		movs	r2, #1
 2331 0a24 1A60     		str	r2, [r3]
 446:example_project.c ****                  outputCounterIndex++;
 2332              		.loc 3 446 36
 2333 0a26 FB68     		ldr	r3, [r7, #12]
 2334 0a28 0133     		adds	r3, r3, #1
 2335 0a2a FB60     		str	r3, [r7, #12]
 447:example_project.c ****                
 448:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2336              		.loc 3 448 29
 2337 0a2c FB68     		ldr	r3, [r7, #12]
 2338 0a2e 9B00     		lsls	r3, r3, #2
 2339 0a30 3A68     		ldr	r2, [r7]
 2340 0a32 1344     		add	r3, r3, r2
 2341              		.loc 3 448 49
 2342 0a34 0022     		movs	r2, #0
 2343 0a36 1A60     		str	r2, [r3]
 449:example_project.c ****                  outputCounterIndex++;
 2344              		.loc 3 449 36
 2345 0a38 FB68     		ldr	r3, [r7, #12]
 2346 0a3a 0133     		adds	r3, r3, #1
 2347 0a3c FB60     		str	r3, [r7, #12]
 450:example_project.c ****                
 451:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2348              		.loc 3 451 29
 2349 0a3e FB68     		ldr	r3, [r7, #12]
 2350 0a40 9B00     		lsls	r3, r3, #2
 2351 0a42 3A68     		ldr	r2, [r7]
 2352 0a44 1344     		add	r3, r3, r2
 2353              		.loc 3 451 49
 2354 0a46 0122     		movs	r2, #1
 2355 0a48 1A60     		str	r2, [r3]
 452:example_project.c ****                  outputCounterIndex++;
 2356              		.loc 3 452 36
 2357 0a4a FB68     		ldr	r3, [r7, #12]
 2358 0a4c 0133     		adds	r3, r3, #1
 2359 0a4e FB60     		str	r3, [r7, #12]
 453:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2360              		.loc 3 453 29
 2361 0a50 FB68     		ldr	r3, [r7, #12]
 2362 0a52 9B00     		lsls	r3, r3, #2
 2363 0a54 3A68     		ldr	r2, [r7]
 2364 0a56 1344     		add	r3, r3, r2
 2365              		.loc 3 453 49
 2366 0a58 0122     		movs	r2, #1
 2367 0a5a 1A60     		str	r2, [r3]
 454:example_project.c ****                  outputCounterIndex++;
 2368              		.loc 3 454 36
 2369 0a5c FB68     		ldr	r3, [r7, #12]
 2370 0a5e 0133     		adds	r3, r3, #1
 2371 0a60 FB60     		str	r3, [r7, #12]
 455:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2372              		.loc 3 455 29
 2373 0a62 FB68     		ldr	r3, [r7, #12]
 2374 0a64 9B00     		lsls	r3, r3, #2
 2375 0a66 3A68     		ldr	r2, [r7]
 2376 0a68 1344     		add	r3, r3, r2
 2377              		.loc 3 455 49
 2378 0a6a 0122     		movs	r2, #1
 2379 0a6c 1A60     		str	r2, [r3]
 456:example_project.c ****                  outputCounterIndex++;
 2380              		.loc 3 456 36
 2381 0a6e FB68     		ldr	r3, [r7, #12]
 2382 0a70 0133     		adds	r3, r3, #1
 2383 0a72 FB60     		str	r3, [r7, #12]
 457:example_project.c ****                  
 458:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2384              		.loc 3 458 29
 2385 0a74 FB68     		ldr	r3, [r7, #12]
 2386 0a76 9B00     		lsls	r3, r3, #2
 2387 0a78 3A68     		ldr	r2, [r7]
 2388 0a7a 1344     		add	r3, r3, r2
 2389              		.loc 3 458 49
 2390 0a7c 0022     		movs	r2, #0
 2391 0a7e 1A60     		str	r2, [r3]
 459:example_project.c ****                  outputCounterIndex++;
 2392              		.loc 3 459 36
 2393 0a80 FB68     		ldr	r3, [r7, #12]
 2394 0a82 0133     		adds	r3, r3, #1
 2395 0a84 FB60     		str	r3, [r7, #12]
 460:example_project.c ****                  
 461:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2396              		.loc 3 461 29
 2397 0a86 FB68     		ldr	r3, [r7, #12]
 2398 0a88 9B00     		lsls	r3, r3, #2
 2399 0a8a 3A68     		ldr	r2, [r7]
 2400 0a8c 1344     		add	r3, r3, r2
 2401              		.loc 3 461 49
 2402 0a8e 0122     		movs	r2, #1
 2403 0a90 1A60     		str	r2, [r3]
 462:example_project.c ****                  outputCounterIndex++;
 2404              		.loc 3 462 36
 2405 0a92 FB68     		ldr	r3, [r7, #12]
 2406 0a94 0133     		adds	r3, r3, #1
 2407 0a96 FB60     		str	r3, [r7, #12]
 463:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2408              		.loc 3 463 29
 2409 0a98 FB68     		ldr	r3, [r7, #12]
 2410 0a9a 9B00     		lsls	r3, r3, #2
 2411 0a9c 3A68     		ldr	r2, [r7]
 2412 0a9e 1344     		add	r3, r3, r2
 2413              		.loc 3 463 49
 2414 0aa0 0122     		movs	r2, #1
 2415 0aa2 1A60     		str	r2, [r3]
 464:example_project.c ****                  outputCounterIndex++;
 2416              		.loc 3 464 36
 2417 0aa4 FB68     		ldr	r3, [r7, #12]
 2418 0aa6 0133     		adds	r3, r3, #1
 2419 0aa8 FB60     		str	r3, [r7, #12]
 465:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2420              		.loc 3 465 29
 2421 0aaa FB68     		ldr	r3, [r7, #12]
 2422 0aac 9B00     		lsls	r3, r3, #2
 2423 0aae 3A68     		ldr	r2, [r7]
 2424 0ab0 1344     		add	r3, r3, r2
 2425              		.loc 3 465 49
 2426 0ab2 0122     		movs	r2, #1
 2427 0ab4 1A60     		str	r2, [r3]
 466:example_project.c ****                  outputCounterIndex++;
 2428              		.loc 3 466 36
 2429 0ab6 FB68     		ldr	r3, [r7, #12]
 2430 0ab8 0133     		adds	r3, r3, #1
 2431 0aba FB60     		str	r3, [r7, #12]
 467:example_project.c ****                  
 468:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2432              		.loc 3 468 29
 2433 0abc FB68     		ldr	r3, [r7, #12]
 2434 0abe 9B00     		lsls	r3, r3, #2
 2435 0ac0 3A68     		ldr	r2, [r7]
 2436 0ac2 1344     		add	r3, r3, r2
 2437              		.loc 3 468 49
 2438 0ac4 0022     		movs	r2, #0
 2439 0ac6 1A60     		str	r2, [r3]
 469:example_project.c ****                  outputCounterIndex++;
 2440              		.loc 3 469 36
 2441 0ac8 FB68     		ldr	r3, [r7, #12]
 2442 0aca 0133     		adds	r3, r3, #1
 2443 0acc FB60     		str	r3, [r7, #12]
 470:example_project.c ****                  
 471:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2444              		.loc 3 471 29
 2445 0ace FB68     		ldr	r3, [r7, #12]
 2446 0ad0 9B00     		lsls	r3, r3, #2
 2447 0ad2 3A68     		ldr	r2, [r7]
 2448 0ad4 1344     		add	r3, r3, r2
 2449              		.loc 3 471 49
 2450 0ad6 0122     		movs	r2, #1
 2451 0ad8 1A60     		str	r2, [r3]
 472:example_project.c ****                  outputCounterIndex++;
 2452              		.loc 3 472 36
 2453 0ada FB68     		ldr	r3, [r7, #12]
 2454 0adc 0133     		adds	r3, r3, #1
 2455 0ade FB60     		str	r3, [r7, #12]
 473:example_project.c ****                  
 474:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2456              		.loc 3 474 29
 2457 0ae0 FB68     		ldr	r3, [r7, #12]
 2458 0ae2 9B00     		lsls	r3, r3, #2
 2459 0ae4 3A68     		ldr	r2, [r7]
 2460 0ae6 1344     		add	r3, r3, r2
 2461              		.loc 3 474 49
 2462 0ae8 0022     		movs	r2, #0
 2463 0aea 1A60     		str	r2, [r3]
 475:example_project.c ****                  outputCounterIndex++;
 2464              		.loc 3 475 36
 2465 0aec FB68     		ldr	r3, [r7, #12]
 2466 0aee 0133     		adds	r3, r3, #1
 2467 0af0 FB60     		str	r3, [r7, #12]
 476:example_project.c ****                  
 477:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2468              		.loc 3 477 29
 2469 0af2 FB68     		ldr	r3, [r7, #12]
 2470 0af4 9B00     		lsls	r3, r3, #2
 2471 0af6 3A68     		ldr	r2, [r7]
 2472 0af8 1344     		add	r3, r3, r2
 2473              		.loc 3 477 49
 2474 0afa 0122     		movs	r2, #1
 2475 0afc 1A60     		str	r2, [r3]
 478:example_project.c ****                  outputCounterIndex++;
 2476              		.loc 3 478 36
 2477 0afe FB68     		ldr	r3, [r7, #12]
 2478 0b00 0133     		adds	r3, r3, #1
 2479 0b02 FB60     		str	r3, [r7, #12]
 479:example_project.c ****                  
 480:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2480              		.loc 3 480 29
 2481 0b04 FB68     		ldr	r3, [r7, #12]
 2482 0b06 9B00     		lsls	r3, r3, #2
 2483 0b08 3A68     		ldr	r2, [r7]
 2484 0b0a 1344     		add	r3, r3, r2
 2485              		.loc 3 480 49
 2486 0b0c 0022     		movs	r2, #0
 2487 0b0e 1A60     		str	r2, [r3]
 481:example_project.c ****                  outputCounterIndex++;
 2488              		.loc 3 481 36
 2489 0b10 FB68     		ldr	r3, [r7, #12]
 2490 0b12 0133     		adds	r3, r3, #1
 2491 0b14 FB60     		str	r3, [r7, #12]
 482:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2492              		.loc 3 482 29
 2493 0b16 FB68     		ldr	r3, [r7, #12]
 2494 0b18 9B00     		lsls	r3, r3, #2
 2495 0b1a 3A68     		ldr	r2, [r7]
 2496 0b1c 1344     		add	r3, r3, r2
 2497              		.loc 3 482 49
 2498 0b1e 0022     		movs	r2, #0
 2499 0b20 1A60     		str	r2, [r3]
 483:example_project.c ****                  outputCounterIndex++;
 2500              		.loc 3 483 36
 2501 0b22 FB68     		ldr	r3, [r7, #12]
 2502 0b24 0133     		adds	r3, r3, #1
 2503 0b26 FB60     		str	r3, [r7, #12]
 484:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2504              		.loc 3 484 29
 2505 0b28 FB68     		ldr	r3, [r7, #12]
 2506 0b2a 9B00     		lsls	r3, r3, #2
 2507 0b2c 3A68     		ldr	r2, [r7]
 2508 0b2e 1344     		add	r3, r3, r2
 2509              		.loc 3 484 49
 2510 0b30 0022     		movs	r2, #0
 2511 0b32 1A60     		str	r2, [r3]
 485:example_project.c ****                  outputCounterIndex++;
 2512              		.loc 3 485 36
 2513 0b34 FB68     		ldr	r3, [r7, #12]
 2514 0b36 0133     		adds	r3, r3, #1
 2515 0b38 FB60     		str	r3, [r7, #12]
 486:example_project.c ****                  
 487:example_project.c ****                  
 488:example_project.c ****                 counterIndex++;
 2516              		.loc 3 488 29
 2517 0b3a 3B69     		ldr	r3, [r7, #16]
 2518 0b3c 0133     		adds	r3, r3, #1
 2519 0b3e 3B61     		str	r3, [r7, #16]
 489:example_project.c ****                 break;
 2520              		.loc 3 489 17
 2521 0b40 C0E0     		b	.L27
 2522              	.L30:
 490:example_project.c ****             case 9:
 491:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2523              		.loc 3 491 29
 2524 0b42 FB68     		ldr	r3, [r7, #12]
 2525 0b44 9B00     		lsls	r3, r3, #2
 2526 0b46 3A68     		ldr	r2, [r7]
 2527 0b48 1344     		add	r3, r3, r2
 2528              		.loc 3 491 49
 2529 0b4a 0122     		movs	r2, #1
 2530 0b4c 1A60     		str	r2, [r3]
 492:example_project.c ****                  outputCounterIndex++;
 2531              		.loc 3 492 36
 2532 0b4e FB68     		ldr	r3, [r7, #12]
 2533 0b50 0133     		adds	r3, r3, #1
 2534 0b52 FB60     		str	r3, [r7, #12]
 493:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2535              		.loc 3 493 29
 2536 0b54 FB68     		ldr	r3, [r7, #12]
 2537 0b56 9B00     		lsls	r3, r3, #2
 2538 0b58 3A68     		ldr	r2, [r7]
 2539 0b5a 1344     		add	r3, r3, r2
 2540              		.loc 3 493 49
 2541 0b5c 0122     		movs	r2, #1
 2542 0b5e 1A60     		str	r2, [r3]
 494:example_project.c ****                  outputCounterIndex++;
 2543              		.loc 3 494 36
 2544 0b60 FB68     		ldr	r3, [r7, #12]
 2545 0b62 0133     		adds	r3, r3, #1
 2546 0b64 FB60     		str	r3, [r7, #12]
 495:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2547              		.loc 3 495 29
 2548 0b66 FB68     		ldr	r3, [r7, #12]
 2549 0b68 9B00     		lsls	r3, r3, #2
 2550 0b6a 3A68     		ldr	r2, [r7]
 2551 0b6c 1344     		add	r3, r3, r2
 2552              		.loc 3 495 49
 2553 0b6e 0122     		movs	r2, #1
 2554 0b70 1A60     		str	r2, [r3]
 496:example_project.c ****                  outputCounterIndex++;
 2555              		.loc 3 496 36
 2556 0b72 FB68     		ldr	r3, [r7, #12]
 2557 0b74 0133     		adds	r3, r3, #1
 2558 0b76 FB60     		str	r3, [r7, #12]
 497:example_project.c ****                
 498:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2559              		.loc 3 498 29
 2560 0b78 FB68     		ldr	r3, [r7, #12]
 2561 0b7a 9B00     		lsls	r3, r3, #2
 2562 0b7c 3A68     		ldr	r2, [r7]
 2563 0b7e 1344     		add	r3, r3, r2
 2564              		.loc 3 498 49
 2565 0b80 0022     		movs	r2, #0
 2566 0b82 1A60     		str	r2, [r3]
 499:example_project.c ****                  outputCounterIndex++;
 2567              		.loc 3 499 36
 2568 0b84 FB68     		ldr	r3, [r7, #12]
 2569 0b86 0133     		adds	r3, r3, #1
 2570 0b88 FB60     		str	r3, [r7, #12]
 500:example_project.c ****                
 501:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2571              		.loc 3 501 29
 2572 0b8a FB68     		ldr	r3, [r7, #12]
 2573 0b8c 9B00     		lsls	r3, r3, #2
 2574 0b8e 3A68     		ldr	r2, [r7]
 2575 0b90 1344     		add	r3, r3, r2
 2576              		.loc 3 501 49
 2577 0b92 0122     		movs	r2, #1
 2578 0b94 1A60     		str	r2, [r3]
 502:example_project.c ****                  outputCounterIndex++;
 2579              		.loc 3 502 36
 2580 0b96 FB68     		ldr	r3, [r7, #12]
 2581 0b98 0133     		adds	r3, r3, #1
 2582 0b9a FB60     		str	r3, [r7, #12]
 503:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2583              		.loc 3 503 29
 2584 0b9c FB68     		ldr	r3, [r7, #12]
 2585 0b9e 9B00     		lsls	r3, r3, #2
 2586 0ba0 3A68     		ldr	r2, [r7]
 2587 0ba2 1344     		add	r3, r3, r2
 2588              		.loc 3 503 49
 2589 0ba4 0122     		movs	r2, #1
 2590 0ba6 1A60     		str	r2, [r3]
 504:example_project.c ****                  outputCounterIndex++;
 2591              		.loc 3 504 36
 2592 0ba8 FB68     		ldr	r3, [r7, #12]
 2593 0baa 0133     		adds	r3, r3, #1
 2594 0bac FB60     		str	r3, [r7, #12]
 505:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2595              		.loc 3 505 29
 2596 0bae FB68     		ldr	r3, [r7, #12]
 2597 0bb0 9B00     		lsls	r3, r3, #2
 2598 0bb2 3A68     		ldr	r2, [r7]
 2599 0bb4 1344     		add	r3, r3, r2
 2600              		.loc 3 505 49
 2601 0bb6 0122     		movs	r2, #1
 2602 0bb8 1A60     		str	r2, [r3]
 506:example_project.c ****                  outputCounterIndex++;
 2603              		.loc 3 506 36
 2604 0bba FB68     		ldr	r3, [r7, #12]
 2605 0bbc 0133     		adds	r3, r3, #1
 2606 0bbe FB60     		str	r3, [r7, #12]
 507:example_project.c ****                  
 508:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2607              		.loc 3 508 29
 2608 0bc0 FB68     		ldr	r3, [r7, #12]
 2609 0bc2 9B00     		lsls	r3, r3, #2
 2610 0bc4 3A68     		ldr	r2, [r7]
 2611 0bc6 1344     		add	r3, r3, r2
 2612              		.loc 3 508 49
 2613 0bc8 0022     		movs	r2, #0
 2614 0bca 1A60     		str	r2, [r3]
 509:example_project.c ****                  outputCounterIndex++;
 2615              		.loc 3 509 36
 2616 0bcc FB68     		ldr	r3, [r7, #12]
 2617 0bce 0133     		adds	r3, r3, #1
 2618 0bd0 FB60     		str	r3, [r7, #12]
 510:example_project.c ****                  
 511:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2619              		.loc 3 511 29
 2620 0bd2 FB68     		ldr	r3, [r7, #12]
 2621 0bd4 9B00     		lsls	r3, r3, #2
 2622 0bd6 3A68     		ldr	r2, [r7]
 2623 0bd8 1344     		add	r3, r3, r2
 2624              		.loc 3 511 49
 2625 0bda 0122     		movs	r2, #1
 2626 0bdc 1A60     		str	r2, [r3]
 512:example_project.c ****                  outputCounterIndex++;
 2627              		.loc 3 512 36
 2628 0bde FB68     		ldr	r3, [r7, #12]
 2629 0be0 0133     		adds	r3, r3, #1
 2630 0be2 FB60     		str	r3, [r7, #12]
 513:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2631              		.loc 3 513 29
 2632 0be4 FB68     		ldr	r3, [r7, #12]
 2633 0be6 9B00     		lsls	r3, r3, #2
 2634 0be8 3A68     		ldr	r2, [r7]
 2635 0bea 1344     		add	r3, r3, r2
 2636              		.loc 3 513 49
 2637 0bec 0122     		movs	r2, #1
 2638 0bee 1A60     		str	r2, [r3]
 514:example_project.c ****                  outputCounterIndex++;
 2639              		.loc 3 514 36
 2640 0bf0 FB68     		ldr	r3, [r7, #12]
 2641 0bf2 0133     		adds	r3, r3, #1
 2642 0bf4 FB60     		str	r3, [r7, #12]
 515:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2643              		.loc 3 515 29
 2644 0bf6 FB68     		ldr	r3, [r7, #12]
 2645 0bf8 9B00     		lsls	r3, r3, #2
 2646 0bfa 3A68     		ldr	r2, [r7]
 2647 0bfc 1344     		add	r3, r3, r2
 2648              		.loc 3 515 49
 2649 0bfe 0122     		movs	r2, #1
 2650 0c00 1A60     		str	r2, [r3]
 516:example_project.c ****                  outputCounterIndex++;
 2651              		.loc 3 516 36
 2652 0c02 FB68     		ldr	r3, [r7, #12]
 2653 0c04 0133     		adds	r3, r3, #1
 2654 0c06 FB60     		str	r3, [r7, #12]
 517:example_project.c ****                  
 518:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2655              		.loc 3 518 29
 2656 0c08 FB68     		ldr	r3, [r7, #12]
 2657 0c0a 9B00     		lsls	r3, r3, #2
 2658 0c0c 3A68     		ldr	r2, [r7]
 2659 0c0e 1344     		add	r3, r3, r2
 2660              		.loc 3 518 49
 2661 0c10 0022     		movs	r2, #0
 2662 0c12 1A60     		str	r2, [r3]
 519:example_project.c ****                  outputCounterIndex++;
 2663              		.loc 3 519 36
 2664 0c14 FB68     		ldr	r3, [r7, #12]
 2665 0c16 0133     		adds	r3, r3, #1
 2666 0c18 FB60     		str	r3, [r7, #12]
 520:example_project.c ****                  
 521:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2667              		.loc 3 521 29
 2668 0c1a FB68     		ldr	r3, [r7, #12]
 2669 0c1c 9B00     		lsls	r3, r3, #2
 2670 0c1e 3A68     		ldr	r2, [r7]
 2671 0c20 1344     		add	r3, r3, r2
 2672              		.loc 3 521 49
 2673 0c22 0122     		movs	r2, #1
 2674 0c24 1A60     		str	r2, [r3]
 522:example_project.c ****                  outputCounterIndex++;
 2675              		.loc 3 522 36
 2676 0c26 FB68     		ldr	r3, [r7, #12]
 2677 0c28 0133     		adds	r3, r3, #1
 2678 0c2a FB60     		str	r3, [r7, #12]
 523:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2679              		.loc 3 523 29
 2680 0c2c FB68     		ldr	r3, [r7, #12]
 2681 0c2e 9B00     		lsls	r3, r3, #2
 2682 0c30 3A68     		ldr	r2, [r7]
 2683 0c32 1344     		add	r3, r3, r2
 2684              		.loc 3 523 49
 2685 0c34 0122     		movs	r2, #1
 2686 0c36 1A60     		str	r2, [r3]
 524:example_project.c ****                  outputCounterIndex++;
 2687              		.loc 3 524 36
 2688 0c38 FB68     		ldr	r3, [r7, #12]
 2689 0c3a 0133     		adds	r3, r3, #1
 2690 0c3c FB60     		str	r3, [r7, #12]
 525:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2691              		.loc 3 525 29
 2692 0c3e FB68     		ldr	r3, [r7, #12]
 2693 0c40 9B00     		lsls	r3, r3, #2
 2694 0c42 3A68     		ldr	r2, [r7]
 2695 0c44 1344     		add	r3, r3, r2
 2696              		.loc 3 525 49
 2697 0c46 0122     		movs	r2, #1
 2698 0c48 1A60     		str	r2, [r3]
 526:example_project.c ****                  outputCounterIndex++;
 2699              		.loc 3 526 36
 2700 0c4a FB68     		ldr	r3, [r7, #12]
 2701 0c4c 0133     		adds	r3, r3, #1
 2702 0c4e FB60     		str	r3, [r7, #12]
 527:example_project.c ****                  
 528:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2703              		.loc 3 528 29
 2704 0c50 FB68     		ldr	r3, [r7, #12]
 2705 0c52 9B00     		lsls	r3, r3, #2
 2706 0c54 3A68     		ldr	r2, [r7]
 2707 0c56 1344     		add	r3, r3, r2
 2708              		.loc 3 528 49
 2709 0c58 0022     		movs	r2, #0
 2710 0c5a 1A60     		str	r2, [r3]
 529:example_project.c ****                  outputCounterIndex++;
 2711              		.loc 3 529 36
 2712 0c5c FB68     		ldr	r3, [r7, #12]
 2713 0c5e 0133     		adds	r3, r3, #1
 2714 0c60 FB60     		str	r3, [r7, #12]
 530:example_project.c ****                  
 531:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2715              		.loc 3 531 29
 2716 0c62 FB68     		ldr	r3, [r7, #12]
 2717 0c64 9B00     		lsls	r3, r3, #2
 2718 0c66 3A68     		ldr	r2, [r7]
 2719 0c68 1344     		add	r3, r3, r2
 2720              		.loc 3 531 49
 2721 0c6a 0122     		movs	r2, #1
 2722 0c6c 1A60     		str	r2, [r3]
 532:example_project.c ****                  outputCounterIndex++;
 2723              		.loc 3 532 36
 2724 0c6e FB68     		ldr	r3, [r7, #12]
 2725 0c70 0133     		adds	r3, r3, #1
 2726 0c72 FB60     		str	r3, [r7, #12]
 533:example_project.c ****                  
 534:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2727              		.loc 3 534 29
 2728 0c74 FB68     		ldr	r3, [r7, #12]
 2729 0c76 9B00     		lsls	r3, r3, #2
 2730 0c78 3A68     		ldr	r2, [r7]
 2731 0c7a 1344     		add	r3, r3, r2
 2732              		.loc 3 534 49
 2733 0c7c 0022     		movs	r2, #0
 2734 0c7e 1A60     		str	r2, [r3]
 535:example_project.c ****                  outputCounterIndex++;
 2735              		.loc 3 535 36
 2736 0c80 FB68     		ldr	r3, [r7, #12]
 2737 0c82 0133     		adds	r3, r3, #1
 2738 0c84 FB60     		str	r3, [r7, #12]
 536:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2739              		.loc 3 536 29
 2740 0c86 FB68     		ldr	r3, [r7, #12]
 2741 0c88 9B00     		lsls	r3, r3, #2
 2742 0c8a 3A68     		ldr	r2, [r7]
 2743 0c8c 1344     		add	r3, r3, r2
 2744              		.loc 3 536 49
 2745 0c8e 0022     		movs	r2, #0
 2746 0c90 1A60     		str	r2, [r3]
 537:example_project.c ****                  outputCounterIndex++;
 2747              		.loc 3 537 36
 2748 0c92 FB68     		ldr	r3, [r7, #12]
 2749 0c94 0133     		adds	r3, r3, #1
 2750 0c96 FB60     		str	r3, [r7, #12]
 538:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2751              		.loc 3 538 29
 2752 0c98 FB68     		ldr	r3, [r7, #12]
 2753 0c9a 9B00     		lsls	r3, r3, #2
 2754 0c9c 3A68     		ldr	r2, [r7]
 2755 0c9e 1344     		add	r3, r3, r2
 2756              		.loc 3 538 49
 2757 0ca0 0022     		movs	r2, #0
 2758 0ca2 1A60     		str	r2, [r3]
 539:example_project.c ****                  outputCounterIndex++;
 2759              		.loc 3 539 36
 2760 0ca4 FB68     		ldr	r3, [r7, #12]
 2761 0ca6 0133     		adds	r3, r3, #1
 2762 0ca8 FB60     		str	r3, [r7, #12]
 540:example_project.c ****                  
 541:example_project.c ****                 counterIndex++;
 2763              		.loc 3 541 29
 2764 0caa 3B69     		ldr	r3, [r7, #16]
 2765 0cac 0133     		adds	r3, r3, #1
 2766 0cae 3B61     		str	r3, [r7, #16]
 542:example_project.c ****                 break;
 2767              		.loc 3 542 17
 2768 0cb0 08E0     		b	.L27
 2769              	.L28:
 543:example_project.c ****                
 544:example_project.c ****             case 12:
 545:example_project.c ****                 ArrayOutput[outputCounterIndex]=3;
 2770              		.loc 3 545 28
 2771 0cb2 FB68     		ldr	r3, [r7, #12]
 2772 0cb4 9B00     		lsls	r3, r3, #2
 2773 0cb6 3A68     		ldr	r2, [r7]
 2774 0cb8 1344     		add	r3, r3, r2
 2775              		.loc 3 545 48
 2776 0cba 0322     		movs	r2, #3
 2777 0cbc 1A60     		str	r2, [r3]
 546:example_project.c ****                 //ArrayInput[1,2,3,4,5,6,7,8,9,10]=999,999,999,999,999,999,999,999,999,999;
 547:example_project.c ****                 encodingFlag=true;
 2778              		.loc 3 547 29
 2779 0cbe 0123     		movs	r3, #1
 2780 0cc0 FB75     		strb	r3, [r7, #23]
 548:example_project.c ****                 break;
 2781              		.loc 3 548 17
 2782 0cc2 00BF     		nop
 2783              	.L27:
  61:example_project.c ****        
 2784              		.loc 3 61 12
 2785 0cc4 FB7D     		ldrb	r3, [r7, #23]
 2786 0cc6 83F00103 		eor	r3, r3, #1
 2787 0cca DBB2     		uxtb	r3, r3
  61:example_project.c ****        
 2788              		.loc 3 61 11
 2789 0ccc 002B     		cmp	r3, #0
 2790 0cce 7FF4A5A9 		bne	.L40
 549:example_project.c ****         }
 550:example_project.c ****        
 551:example_project.c ****        
 552:example_project.c ****     }
 553:example_project.c ****    
 554:example_project.c **** }
 2791              		.loc 3 554 1
 2792 0cd2 00BF     		nop
 2793 0cd4 00BF     		nop
 2794 0cd6 1C37     		adds	r7, r7, #28
 2795              	.LCFI38:
 2796              		.cfi_def_cfa_offset 4
 2797 0cd8 BD46     		mov	sp, r7
 2798              	.LCFI39:
 2799              		.cfi_def_cfa_register 13
 2800              		@ sp needed
 2801 0cda 5DF8047B 		ldr	r7, [sp], #4
 2802              	.LCFI40:
 2803              		.cfi_restore 7
 2804              		.cfi_def_cfa_offset 0
 2805 0cde 7047     		bx	lr
 2806              		.cfi_endproc
 2807              	.LFE139:
 2809              		.section	.text.SysTick_Handler,"ax",%progbits
 2810              		.align	1
 2811              		.global	SysTick_Handler
 2812              		.syntax unified
 2813              		.thumb
 2814              		.thumb_func
 2816              	SysTick_Handler:
 2817              	.LFB140:
 555:example_project.c **** void SysTick_Handler(void)  {    
 2818              		.loc 3 555 29
 2819              		.cfi_startproc
 2820              		@ args = 0, pretend = 0, frame = 0
 2821              		@ frame_needed = 1, uses_anonymous_args = 0
 2822              		@ link register save eliminated.
 2823 0000 80B4     		push	{r7}
 2824              	.LCFI41:
 2825              		.cfi_def_cfa_offset 4
 2826              		.cfi_offset 7, -4
 2827 0002 00AF     		add	r7, sp, #0
 2828              	.LCFI42:
 2829              		.cfi_def_cfa_register 7
 556:example_project.c ****   //XMC_GPIO_ToggleOutput(LED1);                          
 557:example_project.c ****   counterTMS++;      
 2830              		.loc 3 557 13
 2831 0004 154B     		ldr	r3, .L46
 2832 0006 1B68     		ldr	r3, [r3]
 2833 0008 0133     		adds	r3, r3, #1
 2834 000a 144A     		ldr	r2, .L46
 2835 000c 1360     		str	r3, [r2]
 558:example_project.c ****     if(counterTMS%100==0){
 2836              		.loc 3 558 18
 2837 000e 134B     		ldr	r3, .L46
 2838 0010 1A68     		ldr	r2, [r3]
 2839 0012 134B     		ldr	r3, .L46+4
 2840 0014 A3FB0213 		umull	r1, r3, r3, r2
 2841 0018 5B09     		lsrs	r3, r3, #5
 2842 001a 6421     		movs	r1, #100
 2843 001c 01FB03F3 		mul	r3, r1, r3
 2844 0020 D31A     		subs	r3, r2, r3
 2845              		.loc 3 558 7
 2846 0022 002B     		cmp	r3, #0
 2847 0024 14D1     		bne	.L45
 559:example_project.c ****         if (btnOPressedFlag || btnTPressedFlag){
 2848              		.loc 3 559 13
 2849 0026 0F4B     		ldr	r3, .L46+8
 2850 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2851              		.loc 3 559 12
 2852 002a 002B     		cmp	r3, #0
 2853 002c 03D1     		bne	.L43
 2854              		.loc 3 559 29 discriminator 1
 2855 002e 0E4B     		ldr	r3, .L46+12
 2856 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2857 0032 002B     		cmp	r3, #0
 2858 0034 0CD0     		beq	.L45
 2859              	.L43:
 560:example_project.c ****             if (letterCounter==0){
 2860              		.loc 3 560 30
 2861 0036 0D4B     		ldr	r3, .L46+16
 2862 0038 1B68     		ldr	r3, [r3]
 2863              		.loc 3 560 16
 2864 003a 002B     		cmp	r3, #0
 2865 003c 03D1     		bne	.L44
 561:example_project.c ****                 letterCounter=1;}
 2866              		.loc 3 561 30
 2867 003e 0B4B     		ldr	r3, .L46+16
 2868 0040 0122     		movs	r2, #1
 2869 0042 1A60     		str	r2, [r3]
 562:example_project.c ****             else {    
 563:example_project.c ****             letterCounter++;}
 564:example_project.c ****         }
 565:example_project.c ****     }
 566:example_project.c **** }
 2870              		.loc 3 566 1
 2871 0044 04E0     		b	.L45
 2872              	.L44:
 563:example_project.c ****         }
 2873              		.loc 3 563 26
 2874 0046 094B     		ldr	r3, .L46+16
 2875 0048 1B68     		ldr	r3, [r3]
 2876 004a 0133     		adds	r3, r3, #1
 2877 004c 074A     		ldr	r2, .L46+16
 2878 004e 1360     		str	r3, [r2]
 2879              	.L45:
 2880              		.loc 3 566 1
 2881 0050 00BF     		nop
 2882 0052 BD46     		mov	sp, r7
 2883              	.LCFI43:
 2884              		.cfi_def_cfa_register 13
 2885              		@ sp needed
 2886 0054 5DF8047B 		ldr	r7, [sp], #4
 2887              	.LCFI44:
 2888              		.cfi_restore 7
 2889              		.cfi_def_cfa_offset 0
 2890 0058 7047     		bx	lr
 2891              	.L47:
 2892 005a 00BF     		.align	2
 2893              	.L46:
 2894 005c 00000000 		.word	counterTMS
 2895 0060 1F85EB51 		.word	1374389535
 2896 0064 00000000 		.word	btnOPressedFlag
 2897 0068 00000000 		.word	btnTPressedFlag
 2898 006c 00000000 		.word	letterCounter
 2899              		.cfi_endproc
 2900              	.LFE140:
 2902              		.global	signalArray
 2903              		.data
 2904 0cad 000000   		.align	2
 2907              	signalArray:
 2908 0cb0 00010001 		.ascii	"\000\001\000\001\000\000\000\000\000\000\000\001\001"
 2908      00000000 
 2908      00000001 
 2908      01
 2909 0cbd 01000100 		.ascii	"\001\000\001\000\001\001\001\000\001\000\000\000\001"
 2909      01010100 
 2909      01000000 
 2909      01
 2910 0cca 00010101 		.ascii	"\000\001\001\001\000\000\000\001\001\001\000\001\000"
 2910      00000001 
 2910      01010001 
 2910      00
 2911 0cd7 00000000 		.ascii	"\000\000\000\000\000\000\001\001\001\000\001\001\001"
 2911      00000101 
 2911      01000101 
 2911      01
 2912 0ce4 00000001 		.ascii	"\000\000\000\001\001\001\000\001\001\001\000\001\001"
 2912      01010001 
 2912      01010001 
 2912      01
 2913 0cf1 01000000 		.ascii	"\001\000\000\000\001\000\001\001\001\000\001\000\000"
 2913      01000101 
 2913      01000100 
 2913      00
 2914 0cfe 00010001 		.ascii	"\000\001\000\001\000\001\000\000\000\001\003\000"
 2914      00010000 
 2914      00010300 
 2915 0d0a 00000000 		.space	5
 2915      00
 2916              		.section	.text.main,"ax",%progbits
 2917              		.align	1
 2918              		.global	main
 2919              		.syntax unified
 2920              		.thumb
 2921              		.thumb_func
 2923              	main:
 2924              	.LFB141:
 567:example_project.c **** 
 568:example_project.c ****   uint8_t signalArray[95]={ 0, //INITIAL CONDITION
 569:example_project.c ****                             1,0,1, // I
 570:example_project.c ****                             0,0,0,0,0,0,0,
 571:example_project.c ****                             1,1,1,0,1,0,1,1,1,0,1,
 572:example_project.c ****                             0,0,0,
 573:example_project.c ****                             1,0,1,1,1,
 574:example_project.c ****                             0,0,0,
 575:example_project.c ****                             1,1,1,0,1,
 576:example_project.c ****                             0,0,0,0,0,0,0,
 577:example_project.c ****                             1,1,1,0,1,1,1,
 578:example_project.c ****                             0,0,0,
 579:example_project.c ****                             1,1,1,0,1,1,1,0,1,1,1,
 580:example_project.c ****                             0,0,0,
 581:example_project.c ****                             1,0,1,1,1,0,1,
 582:example_project.c ****                             0,0,0,
 583:example_project.c ****                             1,0,1,0,1,
 584:example_project.c ****                             0,0,0,
 585:example_project.c ****                             1,
 586:example_project.c ****                             3};
 587:example_project.c ****                            
 588:example_project.c ****                            
 589:example_project.c **** int main (void)  {
 2925              		.loc 3 589 18
 2926              		.cfi_startproc
 2927              		@ args = 0, pretend = 0, frame = 32
 2928              		@ frame_needed = 1, uses_anonymous_args = 0
 2929 0000 80B5     		push	{r7, lr}
 2930              	.LCFI45:
 2931              		.cfi_def_cfa_offset 8
 2932              		.cfi_offset 7, -8
 2933              		.cfi_offset 14, -4
 2934 0002 88B0     		sub	sp, sp, #32
 2935              	.LCFI46:
 2936              		.cfi_def_cfa_offset 40
 2937 0004 00AF     		add	r7, sp, #0
 2938              	.LCFI47:
 2939              		.cfi_def_cfa_register 7
 590:example_project.c ****   uint32_t returnCode;
 591:example_project.c ****   //7 0,0,0,0,0,0,0,
 592:example_project.c ****   //3 0,0,0,
 593:example_project.c **** 
 594:example_project.c **** // GPIO CONFIG
 595:example_project.c ****   XMC_GPIO_CONFIG_t config;
 596:example_project.c ****   config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 2940              		.loc 3 596 15
 2941 0006 8023     		movs	r3, #128
 2942 0008 3B73     		strb	r3, [r7, #12]
 597:example_project.c ****   config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 2943              		.loc 3 597 23
 2944 000a 0123     		movs	r3, #1
 2945 000c 3B61     		str	r3, [r7, #16]
 598:example_project.c ****   config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 2946              		.loc 3 598 26
 2947 000e 0423     		movs	r3, #4
 2948 0010 3B75     		strb	r3, [r7, #20]
 599:example_project.c ****   XMC_GPIO_Init(LED1, &config);
 2949              		.loc 3 599 3
 2950 0012 07F10C03 		add	r3, r7, #12
 2951 0016 1A46     		mov	r2, r3
 2952 0018 0121     		movs	r1, #1
 2953 001a 6F48     		ldr	r0, .L66
 2954 001c FFF7FEFF 		bl	XMC_GPIO_Init
 600:example_project.c ****   config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 2955              		.loc 3 600 23
 2956 0020 4FF48033 		mov	r3, #65536
 2957 0024 3B61     		str	r3, [r7, #16]
 601:example_project.c ****   XMC_GPIO_Init(LED2, &config);
 2958              		.loc 3 601 3
 2959 0026 07F10C03 		add	r3, r7, #12
 2960 002a 1A46     		mov	r2, r3
 2961 002c 0021     		movs	r1, #0
 2962 002e 6A48     		ldr	r0, .L66
 2963 0030 FFF7FEFF 		bl	XMC_GPIO_Init
 602:example_project.c ****  
 603:example_project.c ****     const XMC_GPIO_CONFIG_t in_config = \
 2964              		.loc 3 603 29
 2965 0034 0023     		movs	r3, #0
 2966 0036 3B70     		strb	r3, [r7]
 2967 0038 4FF48033 		mov	r3, #65536
 2968 003c 7B60     		str	r3, [r7, #4]
 2969 003e 0023     		movs	r3, #0
 2970 0040 3B72     		strb	r3, [r7, #8]
 604:example_project.c ****       {.mode=XMC_GPIO_MODE_INPUT_TRISTATE,\
 605:example_project.c ****        .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
 606:example_project.c ****        .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
 607:example_project.c ****   XMC_GPIO_Init(GPIO_BUTTON1,  &in_config);
 2971              		.loc 3 607 3
 2972 0042 3B46     		mov	r3, r7
 2973 0044 1A46     		mov	r2, r3
 2974 0046 0E21     		movs	r1, #14
 2975 0048 6348     		ldr	r0, .L66
 2976 004a FFF7FEFF 		bl	XMC_GPIO_Init
 608:example_project.c ****   XMC_GPIO_Init(GPIO_BUTTON2,  &in_config);
 2977              		.loc 3 608 3
 2978 004e 3B46     		mov	r3, r7
 2979 0050 1A46     		mov	r2, r3
 2980 0052 0F21     		movs	r1, #15
 2981 0054 6048     		ldr	r0, .L66
 2982 0056 FFF7FEFF 		bl	XMC_GPIO_Init
 609:example_project.c **** 
 610:example_project.c **** 
 611:example_project.c ****   returnCode = SysTick_Config(SystemCoreClock / 1000);      /* Configure SysTick to generate an int
 2983              		.loc 3 611 16
 2984 005a 604B     		ldr	r3, .L66+4
 2985 005c 1B68     		ldr	r3, [r3]
 2986 005e 604A     		ldr	r2, .L66+8
 2987 0060 A2FB0323 		umull	r2, r3, r2, r3
 2988 0064 9B09     		lsrs	r3, r3, #6
 2989 0066 1846     		mov	r0, r3
 2990 0068 FFF7FEFF 		bl	SysTick_Config
 2991 006c B861     		str	r0, [r7, #24]
 612:example_project.c ****  
 613:example_project.c ****   if (returnCode != 0)  {                                   /* Check return code for errors */
 614:example_project.c ****     // Error Handling
 615:example_project.c ****   }
 616:example_project.c ****   XMC_GPIO_SetOutputLow(LED1);
 2992              		.loc 3 616 3
 2993 006e 0121     		movs	r1, #1
 2994 0070 5948     		ldr	r0, .L66
 2995 0072 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 2996              	.L63:
 617:example_project.c ****  
 618:example_project.c ****   for(;;){
 619:example_project.c ****      
 620:example_project.c ****    // The mechanism for the button locking is utilized through the flags btnTPressedFlag and btnOPr
 621:example_project.c ****      
 622:example_project.c ****     if(XMC_GPIO_GetInput(GPIO_BUTTON1) == 0) {
 2997              		.loc 3 622 8
 2998 0076 0E21     		movs	r1, #14
 2999 0078 5748     		ldr	r0, .L66
 3000 007a FFF7FEFF 		bl	XMC_GPIO_GetInput
 3001 007e 0346     		mov	r3, r0
 3002              		.loc 3 622 7
 3003 0080 002B     		cmp	r3, #0
 3004 0082 09D1     		bne	.L49
 623:example_project.c ****             if (!btnTPressedFlag){
 3005              		.loc 3 623 17
 3006 0084 574B     		ldr	r3, .L66+12
 3007 0086 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3008 0088 83F00103 		eor	r3, r3, #1
 3009 008c DBB2     		uxtb	r3, r3
 3010              		.loc 3 623 16
 3011 008e 002B     		cmp	r3, #0
 3012 0090 02D0     		beq	.L49
 624:example_project.c ****                     btnOPressedFlag=true;
 3013              		.loc 3 624 36
 3014 0092 554B     		ldr	r3, .L66+16
 3015 0094 0122     		movs	r2, #1
 3016 0096 1A70     		strb	r2, [r3]
 3017              	.L49:
 625:example_project.c ****                                 }
 626:example_project.c ****                                                 }
 627:example_project.c ****     if(XMC_GPIO_GetInput(GPIO_BUTTON2) == 0) {
 3018              		.loc 3 627 8
 3019 0098 0F21     		movs	r1, #15
 3020 009a 4F48     		ldr	r0, .L66
 3021 009c FFF7FEFF 		bl	XMC_GPIO_GetInput
 3022 00a0 0346     		mov	r3, r0
 3023              		.loc 3 627 7
 3024 00a2 002B     		cmp	r3, #0
 3025 00a4 13D1     		bne	.L50
 628:example_project.c ****                                              if(!btnOPressedFlag){
 3026              		.loc 3 628 49
 3027 00a6 504B     		ldr	r3, .L66+16
 3028 00a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3029 00aa 83F00103 		eor	r3, r3, #1
 3030 00ae DBB2     		uxtb	r3, r3
 3031              		.loc 3 628 48
 3032 00b0 002B     		cmp	r3, #0
 3033 00b2 0CD0     		beq	.L50
 629:example_project.c ****                                                  btnTPressedFlag=true;
 3034              		.loc 3 629 65
 3035 00b4 4B4B     		ldr	r3, .L66+12
 3036 00b6 0122     		movs	r2, #1
 3037 00b8 1A70     		strb	r2, [r3]
 630:example_project.c ****                                                  DecimalToArrayFunction(recordedTimeArray,timeBuffe
 3038              		.loc 3 630 50
 3039 00ba 4C4B     		ldr	r3, .L66+20
 3040 00bc 1B68     		ldr	r3, [r3]
 3041 00be 1946     		mov	r1, r3
 3042 00c0 4B48     		ldr	r0, .L66+24
 3043 00c2 FFF7FEFF 		bl	DecimalToArrayFunction
 631:example_project.c ****                                                  ArrayToMorse(recordedTimeArray,morseNumber);
 3044              		.loc 3 631 50
 3045 00c6 4B49     		ldr	r1, .L66+28
 3046 00c8 4948     		ldr	r0, .L66+24
 3047 00ca FFF7FEFF 		bl	ArrayToMorse
 3048              	.L50:
 632:example_project.c ****                                                                 }
 633:example_project.c ****                                             }  
 634:example_project.c ****    
 635:example_project.c ****    // Btn 1 Functionality
 636:example_project.c ****    //
 637:example_project.c ****    if (btnTPressedFlag){
 3049              		.loc 3 637 8
 3050 00ce 454B     		ldr	r3, .L66+12
 3051 00d0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3052              		.loc 3 637 7
 3053 00d2 002B     		cmp	r3, #0
 3054 00d4 44D0     		beq	.L64
 638:example_project.c **** 
 639:example_project.c ****     switch (morseNumber[letterCounter])
 3055              		.loc 3 639 24
 3056 00d6 484B     		ldr	r3, .L66+32
 3057 00d8 1B68     		ldr	r3, [r3]
 3058 00da 464A     		ldr	r2, .L66+28
 3059 00dc 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3060              		.loc 3 639 5
 3061 00e0 032B     		cmp	r3, #3
 3062 00e2 0FD0     		beq	.L52
 3063 00e4 032B     		cmp	r3, #3
 3064 00e6 36DC     		bgt	.L53
 3065 00e8 002B     		cmp	r3, #0
 3066 00ea 06D0     		beq	.L54
 3067 00ec 012B     		cmp	r3, #1
 3068 00ee 32D1     		bne	.L53
 640:example_project.c ****         {   
 641:example_project.c ****             case 1:
 642:example_project.c ****             XMC_GPIO_SetOutputHigh(LED1);
 3069              		.loc 3 642 13
 3070 00f0 0121     		movs	r1, #1
 3071 00f2 3948     		ldr	r0, .L66
 3072 00f4 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 643:example_project.c ****             break;
 3073              		.loc 3 643 13
 3074 00f8 33E0     		b	.L51
 3075              	.L54:
 644:example_project.c ****             case 0:
 645:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 3076              		.loc 3 645 13
 3077 00fa 0121     		movs	r1, #1
 3078 00fc 3648     		ldr	r0, .L66
 3079 00fe FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 646:example_project.c ****             break;
 3080              		.loc 3 646 13
 3081 0102 2EE0     		b	.L51
 3082              	.L52:
 647:example_project.c ****             case 3:  
 648:example_project.c ****             letterCounter=-3;            
 3083              		.loc 3 648 26
 3084 0104 3C4B     		ldr	r3, .L66+32
 3085 0106 6FF00202 		mvn	r2, #2
 3086 010a 1A60     		str	r2, [r3]
 649:example_project.c ****             counterTMS=0;
 3087              		.loc 3 649 23
 3088 010c 3B4B     		ldr	r3, .L66+36
 3089 010e 0022     		movs	r2, #0
 3090 0110 1A60     		str	r2, [r3]
 650:example_project.c ****             btnTPressedFlag=false;
 3091              		.loc 3 650 28
 3092 0112 344B     		ldr	r3, .L66+12
 3093 0114 0022     		movs	r2, #0
 3094 0116 1A70     		strb	r2, [r3]
 651:example_project.c ****             timeBufferFlag=true;
 3095              		.loc 3 651 27
 3096 0118 394B     		ldr	r3, .L66+40
 3097 011a 0122     		movs	r2, #1
 3098 011c 1A70     		strb	r2, [r3]
 3099              	.LBB3:
 652:example_project.c ****             for (int i=0;i<=9;i++){
 3100              		.loc 3 652 22
 3101 011e 0023     		movs	r3, #0
 3102 0120 FB61     		str	r3, [r7, #28]
 3103              		.loc 3 652 13
 3104 0122 10E0     		b	.L55
 3105              	.L58:
 653:example_project.c ****                 if(i==0){recordedTimeArray[i]=0;}else{
 3106              		.loc 3 653 19
 3107 0124 FB69     		ldr	r3, [r7, #28]
 3108 0126 002B     		cmp	r3, #0
 3109 0128 05D1     		bne	.L56
 3110              		.loc 3 653 46 discriminator 1
 3111 012a 314A     		ldr	r2, .L66+24
 3112 012c FB69     		ldr	r3, [r7, #28]
 3113 012e 0021     		movs	r1, #0
 3114 0130 42F82310 		str	r1, [r2, r3, lsl #2]
 3115 0134 04E0     		b	.L57
 3116              	.L56:
 654:example_project.c ****             recordedTimeArray[i]=12;}
 3117              		.loc 3 654 33
 3118 0136 2E4A     		ldr	r2, .L66+24
 3119 0138 FB69     		ldr	r3, [r7, #28]
 3120 013a 0C21     		movs	r1, #12
 3121 013c 42F82310 		str	r1, [r2, r3, lsl #2]
 3122              	.L57:
 652:example_project.c ****             for (int i=0;i<=9;i++){
 3123              		.loc 3 652 32 discriminator 2
 3124 0140 FB69     		ldr	r3, [r7, #28]
 3125 0142 0133     		adds	r3, r3, #1
 3126 0144 FB61     		str	r3, [r7, #28]
 3127              	.L55:
 652:example_project.c ****             for (int i=0;i<=9;i++){
 3128              		.loc 3 652 13 discriminator 1
 3129 0146 FB69     		ldr	r3, [r7, #28]
 3130 0148 092B     		cmp	r3, #9
 3131 014a EBDD     		ble	.L58
 3132              	.LBE3:
 655:example_project.c ****                 
 656:example_project.c ****             }
 657:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 3133              		.loc 3 657 13
 3134 014c 0121     		movs	r1, #1
 3135 014e 2248     		ldr	r0, .L66
 3136 0150 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 658:example_project.c ****             break;
 3137              		.loc 3 658 13
 3138 0154 05E0     		b	.L51
 3139              	.L53:
 659:example_project.c ****             default:
 660:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);    
 3140              		.loc 3 660 13
 3141 0156 0121     		movs	r1, #1
 3142 0158 1F48     		ldr	r0, .L66
 3143 015a FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 661:example_project.c ****             break;
 3144              		.loc 3 661 13
 3145 015e 00E0     		b	.L51
 3146              	.L64:
 662:example_project.c ****         }
 663:example_project.c ****    }
 3147              		.loc 3 663 4
 3148 0160 00BF     		nop
 3149              	.L51:
 664:example_project.c ****    
 665:example_project.c ****    if (btnOPressedFlag){
 3150              		.loc 3 665 8
 3151 0162 214B     		ldr	r3, .L66+16
 3152 0164 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3153              		.loc 3 665 7
 3154 0166 002B     		cmp	r3, #0
 3155 0168 34D0     		beq	.L65
 666:example_project.c ****        if (timeBufferFlag){
 3156              		.loc 3 666 12
 3157 016a 254B     		ldr	r3, .L66+40
 3158 016c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3159              		.loc 3 666 11
 3160 016e 002B     		cmp	r3, #0
 3161 0170 09D0     		beq	.L60
 667:example_project.c ****        timeBuffer = counterTMS;
 3162              		.loc 3 667 19
 3163 0172 224B     		ldr	r3, .L66+36
 3164 0174 1B68     		ldr	r3, [r3]
 3165 0176 1D4A     		ldr	r2, .L66+20
 3166 0178 1360     		str	r3, [r2]
 668:example_project.c ****        counterTMS=0;
 3167              		.loc 3 668 18
 3168 017a 204B     		ldr	r3, .L66+36
 3169 017c 0022     		movs	r2, #0
 3170 017e 1A60     		str	r2, [r3]
 669:example_project.c ****        timeBufferFlag=false;    
 3171              		.loc 3 669 22
 3172 0180 1F4B     		ldr	r3, .L66+40
 3173 0182 0022     		movs	r2, #0
 3174 0184 1A70     		strb	r2, [r3]
 3175              	.L60:
 670:example_project.c ****                             }
 671:example_project.c ****         switch (signalArray[letterCounter])
 3176              		.loc 3 671 28
 3177 0186 1C4B     		ldr	r3, .L66+32
 3178 0188 1B68     		ldr	r3, [r3]
 3179 018a 1E4A     		ldr	r2, .L66+44
 3180 018c D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3181              		.loc 3 671 9
 3182 018e 032B     		cmp	r3, #3
 3183 0190 11D0     		beq	.L61
 3184 0192 032B     		cmp	r3, #3
 3185 0194 3FF76FAF 		bgt	.L63
 3186 0198 002B     		cmp	r3, #0
 3187 019a 07D0     		beq	.L62
 3188 019c 012B     		cmp	r3, #1
 3189 019e 7FF46AAF 		bne	.L63
 672:example_project.c ****         {
 673:example_project.c ****             case 1:
 674:example_project.c ****             XMC_GPIO_SetOutputHigh(LED1);
 3190              		.loc 3 674 13
 3191 01a2 0121     		movs	r1, #1
 3192 01a4 0C48     		ldr	r0, .L66
 3193 01a6 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 675:example_project.c ****             break;
 3194              		.loc 3 675 13
 3195 01aa 14E0     		b	.L59
 3196              	.L62:
 676:example_project.c ****             case 0:
 677:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 3197              		.loc 3 677 13
 3198 01ac 0121     		movs	r1, #1
 3199 01ae 0A48     		ldr	r0, .L66
 3200 01b0 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 678:example_project.c ****             break;
 3201              		.loc 3 678 13
 3202 01b4 0FE0     		b	.L59
 3203              	.L61:
 679:example_project.c ****             case 3:
 680:example_project.c ****         //        
 681:example_project.c ****             letterCounter=-3;            
 3204              		.loc 3 681 26
 3205 01b6 104B     		ldr	r3, .L66+32
 3206 01b8 6FF00202 		mvn	r2, #2
 3207 01bc 1A60     		str	r2, [r3]
 682:example_project.c ****             btnOPressedFlag=false;
 3208              		.loc 3 682 28
 3209 01be 0A4B     		ldr	r3, .L66+16
 3210 01c0 0022     		movs	r2, #0
 3211 01c2 1A70     		strb	r2, [r3]
 683:example_project.c ****             timeBufferFlag=true;
 3212              		.loc 3 683 27
 3213 01c4 0E4B     		ldr	r3, .L66+40
 3214 01c6 0122     		movs	r2, #1
 3215 01c8 1A70     		strb	r2, [r3]
 684:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 3216              		.loc 3 684 13
 3217 01ca 0121     		movs	r1, #1
 3218 01cc 0248     		ldr	r0, .L66
 3219 01ce FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 685:example_project.c ****             break;
 3220              		.loc 3 685 13
 3221 01d2 00E0     		b	.L59
 3222              	.L65:
 686:example_project.c **** 
 687:example_project.c ****         }
 688:example_project.c ****    }//else {XMC_GPIO_SetOutputLow(LED1);}
 3223              		.loc 3 688 4
 3224 01d4 00BF     		nop
 3225              	.L59:
 622:example_project.c ****             if (!btnTPressedFlag){
 3226              		.loc 3 622 7
 3227 01d6 4EE7     		b	.L63
 3228              	.L67:
 3229              		.align	2
 3230              	.L66:
 3231 01d8 00810248 		.word	1208123648
 3232 01dc 00000000 		.word	SystemCoreClock
 3233 01e0 D34D6210 		.word	274877907
 3234 01e4 00000000 		.word	btnTPressedFlag
 3235 01e8 00000000 		.word	btnOPressedFlag
 3236 01ec 00000000 		.word	timeBuffer
 3237 01f0 00000000 		.word	recordedTimeArray
 3238 01f4 00000000 		.word	morseNumber
 3239 01f8 00000000 		.word	letterCounter
 3240 01fc 00000000 		.word	counterTMS
 3241 0200 00000000 		.word	timeBufferFlag
 3242 0204 00000000 		.word	signalArray
 3243              		.cfi_endproc
 3244              	.LFE141:
 3246              		.text
 3247              	.Letext0:
 3248              		.file 4 "/nas/ei/share/tools/gcc/gcc-arm/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/mach
 3249              		.file 5 "/nas/ei/share/tools/gcc/gcc-arm/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/
 3250              		.file 6 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500.
 3251              		.file 7 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_gpio.h"
 3252              		.file 8 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_X
DEFINED SYMBOLS
                            *ABS*:0000000000000000 example_project.c
     /tmp/cccDbrDb.s:19     .text.__NVIC_SetPriority:0000000000000000 $t
     /tmp/cccDbrDb.s:24     .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
     /tmp/cccDbrDb.s:99     .text.__NVIC_SetPriority:000000000000004c $d
     /tmp/cccDbrDb.s:105    .text.SysTick_Config:0000000000000000 $t
     /tmp/cccDbrDb.s:110    .text.SysTick_Config:0000000000000000 SysTick_Config
     /tmp/cccDbrDb.s:175    .text.SysTick_Config:0000000000000040 $d
     /tmp/cccDbrDb.s:180    .text.XMC_GPIO_SetOutputHigh:0000000000000000 $t
     /tmp/cccDbrDb.s:185    .text.XMC_GPIO_SetOutputHigh:0000000000000000 XMC_GPIO_SetOutputHigh
     /tmp/cccDbrDb.s:231    .text.XMC_GPIO_SetOutputLow:0000000000000000 $t
     /tmp/cccDbrDb.s:236    .text.XMC_GPIO_SetOutputLow:0000000000000000 XMC_GPIO_SetOutputLow
     /tmp/cccDbrDb.s:281    .text.XMC_GPIO_GetInput:0000000000000000 $t
     /tmp/cccDbrDb.s:286    .text.XMC_GPIO_GetInput:0000000000000000 XMC_GPIO_GetInput
     /tmp/cccDbrDb.s:337    .data:0000000000000000 recordedTimeArray
     /tmp/cccDbrDb.s:334    .data:0000000000000000 $d
     /tmp/cccDbrDb.s:352    .data:0000000000000028 morseNumber
     /tmp/cccDbrDb.s:360    .bss:0000000000000000 counterTMS
     /tmp/cccDbrDb.s:357    .bss:0000000000000000 $d
     /tmp/cccDbrDb.s:367    .data:0000000000000ca8 letterCounter
     /tmp/cccDbrDb.s:373    .bss:0000000000000004 btnOPressedFlag
     /tmp/cccDbrDb.s:378    .bss:0000000000000005 btnTPressedFlag
     /tmp/cccDbrDb.s:384    .data:0000000000000cac timeBufferFlag
     /tmp/cccDbrDb.s:391    .bss:0000000000000008 timeBuffer
     /tmp/cccDbrDb.s:394    .text.DecimalToArrayFunction:0000000000000000 $t
     /tmp/cccDbrDb.s:400    .text.DecimalToArrayFunction:0000000000000000 DecimalToArrayFunction
     /tmp/cccDbrDb.s:589    .text.DecimalToArrayFunction:0000000000000110 $d
     /tmp/cccDbrDb.s:594    .text.ArrayToMorse:0000000000000000 $t
     /tmp/cccDbrDb.s:600    .text.ArrayToMorse:0000000000000000 ArrayToMorse
     /tmp/cccDbrDb.s:645    .text.ArrayToMorse:0000000000000034 $d
     /tmp/cccDbrDb.s:658    .text.ArrayToMorse:0000000000000068 $t
     /tmp/cccDbrDb.s:2810   .text.SysTick_Handler:0000000000000000 $t
     /tmp/cccDbrDb.s:2816   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cccDbrDb.s:2894   .text.SysTick_Handler:000000000000005c $d
     /tmp/cccDbrDb.s:2907   .data:0000000000000cb0 signalArray
     /tmp/cccDbrDb.s:2917   .text.main:0000000000000000 $t
     /tmp/cccDbrDb.s:2923   .text.main:0000000000000000 main
     /tmp/cccDbrDb.s:3231   .text.main:00000000000001d8 $d
                           .group:0000000000000000 wm4.0.467689a90594456bf46c01d2d8793c7f
                           .group:0000000000000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:0000000000000000 wm4.ieeefp.h.77.c88535c35f465c05b101960cf0179075
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.a54b2d5c07711bc7320a3fea9f12cb56
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc_gpio.h.97.fa6a2e1be6030a75d960293cc3bbbd6b
                           .group:0000000000000000 wm4.xmc4_gpio_map.h.74.66e9110cf801b78826ef5354da51c32f
                           .group:0000000000000000 wm4.xmc4_gpio.h.79.ce6c49508b5a7769c66e7e3c21dcdfe4

UNDEFINED SYMBOLS
XMC_GPIO_Init
SystemCoreClock
