{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702504483968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702504483969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 16:54:43 2023 " "Processing started: Wed Dec 13 16:54:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702504483969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702504483969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ads_project3 -c ads_project3 " "Command: quartus_sta ads_project3 -c ads_project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702504483969 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702504484013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702504484179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702504484179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504484252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504484252 ""}
{ "Info" "ISTA_SDC_FOUND" "ads_project3.sdc " "Reading SDC File: 'ads_project3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702504484529 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{adc_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1702504484531 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504484531 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tail_ptr\[0\]~1\|combout " "Node \"tail_ptr\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702504484532 ""} { "Warning" "WSTA_SCC_NODE" "tail_ptr\[0\]~1\|dataa " "Node \"tail_ptr\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702504484532 ""}  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1702504484532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "head_ptr\[0\]~0\|combout " "Node \"head_ptr\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702504484533 ""} { "Warning" "WSTA_SCC_NODE" "head_ptr\[0\]~0\|datab " "Node \"head_ptr\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702504484533 ""}  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1702504484533 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "oisc:consumer_fsm\|upc " "Node: oisc:consumer_fsm\|upc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tail_ptr\[1\] oisc:consumer_fsm\|upc " "Latch tail_ptr\[1\] is being clocked by oisc:consumer_fsm\|upc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702504484533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702504484533 "|ads_project3|oisc:consumer_fsm|upc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "oisc:producer_fsm\|upc\[0\] " "Node: oisc:producer_fsm\|upc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch head_ptr\[2\] oisc:producer_fsm\|upc\[0\] " "Latch head_ptr\[2\] is being clocked by oisc:producer_fsm\|upc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702504484533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702504484533 "|ads_project3|oisc:producer_fsm|upc[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc " "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702504484534 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702504484534 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 100.000 " "Clock: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1702504484535 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504484535 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "base_clock (Rise) base_clock (Rise) setup and hold " "From base_clock (Rise) to base_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504484535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) base_clock (Rise) setup and hold " "From adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to base_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504484535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "base_clock (Rise) adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From base_clock (Rise) to adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504484535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504484535 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1702504484535 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702504484535 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702504484543 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702504484548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.474 " "Worst-case setup slack is 8.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.474               0.000 base_clock  " "    8.474               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.669               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.669               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504484551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.346               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 base_clock  " "    1.633               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504484552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702504484554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702504484555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.572 " "Worst-case minimum pulse width slack is 9.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.572               0.000 base_clock  " "    9.572               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.575               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  494.575               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.895               0.000 pll_src  " "  499.895               0.000 pll_src " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504484555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504484555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504484573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504484573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504484573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504484573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1011.070 ns " "Worst Case Available Settling Time: 1011.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504484573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504484573 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504484573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702504484578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702504484614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702504485204 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "oisc:consumer_fsm\|upc " "Node: oisc:consumer_fsm\|upc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tail_ptr\[1\] oisc:consumer_fsm\|upc " "Latch tail_ptr\[1\] is being clocked by oisc:consumer_fsm\|upc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702504485280 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702504485280 "|ads_project3|oisc:consumer_fsm|upc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "oisc:producer_fsm\|upc\[0\] " "Node: oisc:producer_fsm\|upc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch head_ptr\[2\] oisc:producer_fsm\|upc\[0\] " "Latch head_ptr\[2\] is being clocked by oisc:producer_fsm\|upc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702504485280 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702504485280 "|ads_project3|oisc:producer_fsm|upc[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc " "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702504485281 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702504485281 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 100.000 " "Clock: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1702504485281 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504485281 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "base_clock (Rise) base_clock (Rise) setup and hold " "From base_clock (Rise) to base_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485281 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) base_clock (Rise) setup and hold " "From adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to base_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485281 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "base_clock (Rise) adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From base_clock (Rise) to adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485281 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485281 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1702504485281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.233 " "Worst-case setup slack is 9.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.233               0.000 base_clock  " "    9.233               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.432               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.432               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504485286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 base_clock  " "    1.464               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504485289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702504485290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702504485291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.595 " "Worst-case minimum pulse width slack is 9.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 base_clock  " "    9.595               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.631               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  494.631               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.920               0.000 pll_src  " "  499.920               0.000 pll_src " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504485292 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1011.123 ns " "Worst Case Available Settling Time: 1011.123 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485305 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504485305 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702504485308 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "oisc:consumer_fsm\|upc " "Node: oisc:consumer_fsm\|upc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tail_ptr\[1\] oisc:consumer_fsm\|upc " "Latch tail_ptr\[1\] is being clocked by oisc:consumer_fsm\|upc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702504485476 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702504485476 "|ads_project3|oisc:consumer_fsm|upc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "oisc:producer_fsm\|upc\[0\] " "Node: oisc:producer_fsm\|upc\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch head_ptr\[2\] oisc:producer_fsm\|upc\[0\] " "Latch head_ptr\[2\] is being clocked by oisc:producer_fsm\|upc\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702504485477 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702504485477 "|ads_project3|oisc:producer_fsm|upc[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc " "From: adc_driver\|primitive_instance\|clkin_from_pll_c0  to: max10_adc:adc_driver\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702504485477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702504485477 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 100.000 " "Clock: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1000.000 found on PLL node: adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1702504485478 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504485478 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "base_clock (Rise) base_clock (Rise) setup and hold " "From base_clock (Rise) to base_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485478 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) base_clock (Rise) setup and hold " "From adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to base_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485478 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "base_clock (Rise) adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From base_clock (Rise) to adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485478 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702504485478 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1702504485478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.742 " "Worst-case setup slack is 13.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.742               0.000 base_clock  " "   13.742               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.337               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.337               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504485480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702504485482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.165 " "Worst-case hold slack is -0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.551 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.165              -0.551 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 base_clock  " "    0.627               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504485482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702504485484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702504485485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.413 " "Worst-case minimum pulse width slack is 9.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 base_clock  " "    9.413               0.000 base_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.903               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  494.903               0.000 adc_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.668               0.000 pll_src  " "  499.668               0.000 pll_src " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702504485485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702504485485 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1014.239 ns " "Worst Case Available Settling Time: 1014.239 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485495 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702504485495 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702504485495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702504486363 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702504486364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702504486393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 16:54:46 2023 " "Processing ended: Wed Dec 13 16:54:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702504486393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702504486393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702504486393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702504486393 ""}
