--Lab 3
--Circuit name: Lab 3 Register
--Student Name: 
--Student ID:
--Student Name: 
--Student ID:

library IEEE; 
use IEEE.std_logic_1164.all;

entity lab3_adder is
port( a,b : in std_logic_vector(7 downto 0);
		sum : out std_logic_vector(7 downto 0);
		carry_out : out std_logic);
end lab3_adder

architecture example of lab3_adder is
signal temp : std_logic_vector(8 downto0);
begin
temp <= (“0”&a)+b;
 --Pad zero to a VHDL will expand to deal
 sum <=temp (7 downto0); 
 carry_out<= temp(8); 
 end example;
 
		