HAL_CfgSet2GIratMuxtds index %d GsmDfsChange %d
Already Marconi turn off
RFIF_EnSerialTxOnOff %d pal_ReadHwVersion %d
RFIF_ReadSWFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif3 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif3 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif3 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif3 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif4 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif4 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif4 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif4 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif0 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif1 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif2 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif3 read write fail
RFIF_ReadSWExtendedFemsif3 read write fail
RFIF_ReadSWExtendedFemsif3 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif3 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif4 read write fail
RFIF_ReadSWExtendedFemsif4 read write fail
RFIF_ReadSWExtendedFemsif4 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif4 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif5 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif6 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_ReadSWExtendedFemsif7 read fail >> usid[0x%X] addr[0x%X]
RFIF_WriteSWFemsif0 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif0 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif0 write fail >> value[0x%X]
RFIF_WriteSWFemsif0 write fail >> value[0x%X]
RFIF_WriteSWFemsif1 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif1 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif1 write fail >> value[0x%X]
RFIF_WriteSWFemsif1 write fail >> value[0x%X]
RFIF_WriteSWFemsif2 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif2 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif2 write fail >> value[0x%X]
RFIF_WriteSWFemsif2 write fail >> value[0x%X]
RFIF_WriteSWFemsif3 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif3 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif3 write fail >> value[0x%X]
RFIF_WriteSWFemsif3 write fail >> value[0x%X]
RFIF_WriteSWFemsif4 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif4 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif4 write fail >> value[0x%X]
RFIF_WriteSWFemsif4 write fail >> value[0x%X]
RFIF_WriteSWFemsif5 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif5 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif5 write fail >> value[0x%X]
RFIF_WriteSWFemsif5 write fail >> value[0x%X]
RFIF_WriteSWFemsif6 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif6 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif6 write fail >> value[0x%X]
RFIF_WriteSWFemsif6 write fail >> value[0x%X]
RFIF_WriteSWFemsif7 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif7 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWFemsif7 write fail >> value[0x%X]
RFIF_WriteSWFemsif7 write fail >> value[0x%X]
RFIF_WriteSWExtentedFemsif0 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif0 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif1 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif1 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif2 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif2 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif3 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif3 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif4 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif4 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif5 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif5 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif6 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif6 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif7 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
RFIF_WriteSWExtentedFemsif7 write fail >> usid[0x%X] addr[0x%X] data[0x%X]
[RF_COND] ANT detection changed (det:%d)
[RF_COND] RF Cable disconnected: %d
[RF_COND] RF Cable connected: %d
[RF_COND] RFCondProcHisr: malloc fail
[RF_COND] RFConduction Message SendTo failure
[RF_COND] RfCondHisr Init Fail
[RF_COND] RF Conduction initialized (status: %d)
Check FR2 support(%d), !NRCAPA.BANDCOMB_ENABLE_FR2(%d)
[FEMSIF DEBUG 0] FEMSIF_ARBIT0_TX0_CTL0[0x%X] FEMSIF_ARBIT0_TR_NUM0[0x%X] FEMSIF_ARBIT0_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 0] FEMSIF_F0_TX0_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F01_TX0_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 1] FEMSIF_ARBIT1_TX0_CTL0[0x%X] FEMSIF_ARBIT1_TR_NUM0[0x%X] FEMSIF_ARBIT1_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 1] FEMSIF_F1_TX0_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F01_TX0_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 2] FEMSIF_ARBIT2_TX1_CTL0[0x%X] FEMSIF_ARBIT2_TR_NUM0[0x%X] FEMSIF_ARBIT2_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 2] FEMSIF_F2_TX1_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F23_TX1_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 3] FEMSIF_ARBIT3_TX1_CTL0[0x%X] FEMSIF_ARBIT3_TR_NUM0[0x%X] FEMSIF_ARBIT3_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 3] FEMSIF_F3_TX1_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F23_TX1_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 4] FEMSIF_ARBIT4_TX2_CTL0[0x%X] FEMSIF_ARBIT4_TR_NUM0[0x%X] FEMSIF_ARBIT4_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 4] FEMSIF_F4_TX2_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F45_TX2_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 5] FEMSIF_ARBIT5_TX2_CTL0[0x%X] FEMSIF_ARBIT5_TR_NUM0[0x%X] FEMSIF_ARBIT5_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 5] FEMSIF_F5_TX2_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F45_TX2_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 6] FEMSIF_ARBIT6_TX3_CTL0[0x%X] FEMSIF_ARBIT6_TR_NUM0[0x%X] FEMSIF_ARBIT6_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 6] FEMSIF_F6_TX3_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F67_TX3_MAIN_CTL3[0x%X]
[FEMSIF DEBUG 7] FEMSIF_ARBIT7_TX3_CTL0[0x%X] FEMSIF_ARBIT7_TR_NUM0[0x%X] FEMSIF_ARBIT7_ENABLE0/1[0x%X/0x%X]
[FEMSIF DEBUG 7] FEMSIF_F7_TX3_MAIN_CTL0/1/2[0x%X/0x%X/0x%X] FEMSIF_F67_TX3_MAIN_CTL3[0x%X]
[FEMSIF DEBUG] RFCTRL_0/1_CLK_CTL[0x%X/0x%X] FEMSIF_MAIN_CTL/2/3/4[0x%X/0x%X/0x%X]
[FEMSIF DEBUG] FEMSIF_RAM_SW0_ADDR[0x%X] FEMSIF_RAM_SW0_WR_DATA[0x%X] FEMSIF_ARBIT_PRIORITY_CTL0/1/2[0x%X/0x%X/0x%X]
[RFCTRL] HAL_SetRfCtrl_Clock
[RFCTRL] InitRfCtrl
[RFCTRL] InitRfCtrl
[RFCTRL] rat(%d)
[RFCTRL] SetRfIratMux: RAT(%d -> %d)
[RFCTRL] SetGpRfioGenMode: idx(%d), mode(%d)
[RFCTRL] HAL_GetAdcClock: bandwidth(%d) adc_clk(%d)
[RFCTRL] HAL_GetAdcClock_Fbrx: bandwidth(%d) adc_clk(%d)
[ADC] Not supported RF(ADC) index(%d)
[ADC] adc_en(0x%x), adc_mode(0x%x), adc_vc(0x%x), adc_on(0x%x), ChipName(0x%x)
[ADC] Unknown ADC mode(%d)
[ADC] SetAdcMode: rf(%d), mode(%d), sel(%d -> %d), rat(%d)
[ADC] ADC FIFO PTR: 0x%08X 0x%08X 0x%08X, adc_path(%d), current_fifo_ptr(0x%02X)
[ADC] ADC reset again[%d]
[ADC] HAL_SetAdcDcrAllOff: num_of_adc %d num_of_cc %d adc_rat %d adc_sel %d
[HAL] ConfigAdcOutput(%d): adc_path(%d), dcr_path(%d), ant_swap_en(%d), SEL(0x%x), DSEL(0x%x)
[ADC] GetAdcStatus: adc_path(%d), SAR_ADC_MODE(0x%x), RXADC_PD_EN(0x%x), RXADC_PCM_LDO(0x%x)
[RFCTRL] HAL_SetNumOfRFIF maxNumOfDIF(%d) maxNumOfAIF(%d)
[RFCTRL] HAL_ClearPgcRamTable is started
[RFCTRL] HAL_ClearPgcRamTable is finished !!
[start] HAL_RFCTRL_Data_Clear
[end] HAL_RFCTRL_Data_Clear
RFIF_StartRfInterupter 0x%x pllLockTime %d agcLargeTime %d agcSmallTime %d
RFIF_Enable3GRachOnTick %d
onTick read TICKGEN_TX0_MAIN_OUT 0x%x
on Tick read FEMSIF_ARBIT0_CTL_RD1 0x%x
onTick read TICKGEN_TX0_MAIN_OUT 0x%x
on Tick read FEMSIF_ARBIT1_CTL_RD1 0x%x
on Tick read TICKGEN_MIPI_RFFE2_CTL 0x%x
on Tick read FEMSIF_ARBIT2_CTL_RD1 0x%x
on Tick read TICKGEN_MIPI_RFFE3_CTL 0x%x
on Tick read FEMSIF_ARBIT3_CTL_RD1 0x%x
on Tick read TICKGEN_MIPI_RFFE4_CTL 0x%x
on Tick read FEMSIF_ARBIT4_CTL_RD1 0x%x
on Tick read TICKGEN_MIPI_RFFE5_CTL 0x%x
on Tick read FEMSIF_ARBIT5_CTL_RD1 0x%x
on Tick read TICKGEN_MIPI_RFFE6_CTL 0x%x
on Tick read FEMSIF_ARBIT6_CTL_RD1 0x%x
on Tick read TICKGEN_MIPI_RFFE7_CTL 0x%x
on Tick read FEMSIF_ARBIT7_CTL_RD1 0x%x
RFIF_Enable3GRachOffTick %d
off Tick read FEMSIF_ARBIT0_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT1_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT2_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT3_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT4_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT5_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT6_CTL_RD1 0x%x
off Tick read FEMSIF_ARBIT7_CTL_RD1 0x%x
RachOnTick onSlot %d onChip %d onChipx8 %d
RachOnTick not support mipi_path %d
Set3GRachOffTickTiming %d
RachOffTick offSlot %d offChip %d offChipx8 %d type %d
RachOffTick not support mipi_path %d
RFIF_OvPowerDetector %d
[FrSyncStartMarconi] Call STARTMARCONI Task
There is no [IRAT_MUX_RXADC_CTL_RD] register
[RF D2D] %s D2D gain feedback
CDMA_DGC Lin_Val %d
RFIF_IOPAM_ovEnable %d , %x
[RF BDA] mipi device fail count %d
[RF BDA] pam device count : %d
[RF BDA] rfic device count : %d, rfic : %d, pam : %d, rf device check done : %d
[RFCTRL] Invaild RFFE NUMBER !! %d
RFIF_Set3GRachTickSPI %d
RachTickSPI PA on 0x%x PA mode 0x%x read reg %x
RachTickSPI PA on size %d not support
RachTickSPI MIPI on %d 0x%x 0x%x
RachTickSPI PA off 0x%x PA mode 0x%x read reg %x
RachTickSPI PA off size %d not support
RachTickSPI mipi off %d 0x%x 0x%x
RFIF_Set3GRachTickSPI power %d tx_gain 0x%x tx_falling_gain 0x%x paMode %d
[RFCTRL] rat(%d)
[RFCTRL] RFIF_RFCtrl_FEM_SIF_MemAddr_Calculator : %d,%d,%d,%d,%d,%d,%d
[RFCTRL] RFIF_RFCtrl_FEM_SIF_MemAddr_Calculator : Building address table has already Done
[RFCTRL] RFIF_RFCtrl_FEM_SIF_MemAddr_Calculator : Currently unsupported return mode
RFIF_RFCtrl_FEM_SIF_Arbit_WriteData : Source ID[%d], arbit[%d], addr[%x]
[RFCTRL] Clear_FEM_SIF_Arbit
[RFCTRL] RFIF_Clear_Femsif_Memory : done! cnt[%d]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
RFIF_WriteSWExtentedFemsif_MIPI_v2 fail >> ch[%d] usid[0x%X] addr[0x%X]
[RFCTRL] HAL_setCpEvent is finished RAT(%d) !!
[RFCTRL] hal_SAR_TEST_cp_event_status (0x08%X -> 0x08%X)
[RF BDA] mipi device fail count %d
[RFCTRL] HAL_SetRxUpdateCmd: mmWave cc(%d), mode(%d), addr(0x%X), data(0x%X)
[RFCTRL] HAL_SetRxUpdateCmd: Not supported CC(%d)
[RFCTRL] HAL_SetRxUpdateCmd: CC%d mode(%d) read_word(CC5 0x%X, 0x%X) / (CC6 0x%X, 0x%X)
[RFCTRL] HAL_SetRxUpdateCmd: (CC7 0x%X, 0x%X) / (CC8 0x%X, 0x%X)
[RFCTRL] HAL_SetRxUpdateCmd: CC%d mode(%d) read_word(CC0 0x%X, 0x%X) / (CC1 0x%X, 0x%X)
[RFCTRL] HAL_SetRxUpdateCmd: (CC2 0x%X, 0x%X) / (CC3 0x%X, 0x%X) / (CC4 0x%X, 0x%X)
[RFCTRL] SetRfUpdateMode: mmWave cc(%d), mode(%x), addr(0x%X), data(0x%X, 0x%X)
[RFCTRL] SetRfUpdateMode: Not supported CC(%d)
[RFCTRL] Error - HAL_SetRxUpdateMode: wrong CC info.
[RFCTRL] SetRfUpdateMode: rat(%d), cc(%d), mode(%x), addr(0x%X), data(0x%X)
[RFCTRL] HAL_ClearRfQuickSleepCmd: not support !!! rf_path(%d)
[RFCTRL] HAL_ClearRfQuickSleepCmd: no mem size rf_path(%d)
[RFCTRL] HAL_ClearRfQuickSleepCmd: rf path(%d) on_addr(%d) off_addr(%d)
[RFCTRL] RFIF_HI_SPEEDY_Clear_TrigMask
[MARCONI] _monitor : LEVEL_SHIFTER_CTRL[0x%X] TCXO_EN_CTRL[0x%X] SPEEDY_APB_TO[0x%X] PCLK_CNT_CTRL[0x%X]
[RFCTRL] RFIF_HI_SPEEDY_Init: done >>> mask[trig0:0x%08X flag0:0x%08X]
[RFCTRL] RFIF_HI_SPEEDY_Set_TxMask: rat[%d] tx_num[%d] enable[%d
[RFCTRL] RFIF_HI_SPEEDY_Set_QS_Mask: cc[%d] QS_Word[%s] enable[%d]
[RFCTRL] RFIF_HI_SPEEDY_Debug_Log: BLK_EN[0x%X] TRIG_MASK[0x%X/0x%X/0x%X/0x%X]
[RFCTRL] RFIF_HI_SPEEDY_Debug_Log: FLAG_MASK[0x%X/0x%X/0x%X]
[RFCTRL] RFIF_HI_SPEEDY_Debug_Log: REQ_STATUS[0x%X/0x%X/0x%X] SELECT_STATUS[0x%X/0x%X/0x%X]
[RFCTRL] RFIF_HI_SPEEDY_Debug_Log: FORMATGEN => CTRL[0x%X] WR[0x%X] RD[0x%X] CLK_RATE[0x%X] SIG_CTRL[0x%X] MASK[0x%X]
[RFCTRL] RFIF_HI_SPEEDY_Debug_Log: FORMATGEN => BOOT_MODE_EN[0x%X] TIMEOUT[0x%X] TIMEOUT_RD[0x%X] STATE_RD[0x%X] READ0_DONE[0x%X]
[RFCTRL] RFIF_HI_SPEEDY_Debug_Log: FORMATGEN => SUB6_HISPD_FORMATGEN_APB_CLK_FREE[0x%X] SUB6_HISPD_FORMATGEN_TEST_SEL[0x%X] SUB6_HISPD_FORMATGEN_STATUS_LOG[0x%X]
[RFCTRL] DUMP RXF_AGC_PGC_ADDR_RF%d = 0x%X
[RFCTRL] DUMP HSPD MEM (%d) [0x%03x=0x%08x] [0x%03x=0x%08x] [0x%03x=0x%08x]
[RFCTRL] RFIF_HI_SPEEDY_SW_Write_One: address error !! 0x%X
[RFCTRL] RFIF_HI_SPEEDY_SW_Write: SW WR READY FAIL !!! step: %d cnt: %d
[RFCTRL] RFIF_HI_SPEEDY_SW_Read: abnormal power domain!! PD_MCW[%d] MPLL[%d], addr[0x%x]
[RFCTRL] RFIF_HI_SPEEDY_SW_Read: write fifo check fail!! addr[0x%x]
[RFCTRL] RFIF_HI_SPEEDY_SW_Read: [addr: 0x%X] : READ0 DONE FAIL !!! step: %d cnt: %d
[RFCTRL] RFIF_HI_SPEEDY_SW_Read: [addr: 0x%X] : read wait time out
RFIC CHIP_ID [0x%x] READ ERROR!! count[%d]
[RFCTRL] DUMP SPEEDY_APB_TO = 0x%03x , 0x%08x
[RFCTRL] DUMP SPEEDY_APB_TO = 0x%03x , 0x%08x (REWRITE)
[RFCTRL] DUMP TCXO_EN_CTRL = 0x%03x , 0x%08x
[RFCTRL] DUMP TCXO_EN_CTRL = 0x%03x , 0x%08x (REWRITE)
[RFCTRL] DUMP LEVEL_SHIFTER_CTRL = 0x%03x , 0x%08x
[RFCTRL] DUMP LEVEL_SHIFTER_CTRL = 0x%03x , 0x%08x (REWRITE)
[RFCTRL] DUMP PCLK_CNT_CTRL = 0x%03x , 0x%08x
[RFCTRL] DUMP PCLK_CNT_CTRL = 0x%03x , 0x%08x (REWRITE)
[RFCTRL] DUMP RFD_CMU = 0x%03x , 0x%08x
[RFCTRL] DUMP RFD_AUX = 0x%03x , 0x%08x
[RFCTRL] DUMP RFD_MCMU = 0x%03x , 0x%08x
[RFCTRL] DUMP RFD_DIF = 0x%03x , 0x%08x
[RFCTRL] RFIF_HI_SPEEDY_Buffer_Write: nBuffer[%d] of spi_cnt exceeded the limit !!!!!!!
[RFCTRL] RFIF_HI_SPEEDY_MEM_Size: 0(0x%X) 1(0x%X) 2(0x%X) 3(0x%X) 4(0x%X) 5(0x%X)
[RFCTRL] RFIF_HI_SPEEDY_MEM_Size: 6(0x%X) 7(0x%X)
[RFCTRL] RFIF_HI_SPEEDY_MEM_Clear: done! cnt[%d]
[HSPD_DEBUG] RFIF_HI_SPEEDY_MEM_Write: [RFD_AUX] mem[%d] 0x%X(0x%X) = 0x%X
[HSPD_DEBUG] RFIF_HI_SPEEDY_MEM_Write: [RFD_GPSLAVE] mem[%d] 0x%X(0x%X) = 0x%X
[HSPD_DEBUG] RFIF_HI_SPEEDY_MEM_Write: [RFD_CMU] mem[%d] 0x%X(0x%X) = 0x%X
[HSPD_DEBUG] RFIF_HI_SPEEDY_MEM_Write: [RFD_MCMU] mem[%d] 0x%X(0x%X) = 0x%X
[RFCTRL] RFIF_HI_SPEEDY_Set_SRC_NUM: 6(0x%X) 7(0x%X)
[RFCTRL] RFIF_HI_SPEEDY_SW_Write_Array: unsupported size %d > (%d|%d) !!
[RFCTRL] RFIF_HI_SPEEDY_READY_Check: TRIG_MASK0[0x%08X]
[RFCTRL] HAL_SetRfQuickSleepCmd: Not control RFD in QS, QS_ENABLE(0x%x), QS_ENABLE_NR(0x%x)
[RFCTRL] HAL_SetRfQuickSleepCmd: not support !!! rf_path(%d)
[RFCTRL] HAL_SetRfQuickSleepCmd: no mem size rf_path(%d)
[RFCTRL] SetRfQuickSleepCmd: rat(%d) rf_path(%d)-4rx(%d) rfd_onoff(0x%X) trig_mask(%d)
[RFCTRL] SetRfQuickSleepCmd: on_addr(%d) rfic_on_cmd(0x%X:0x%X, 0x%X:0x%X)
[RFCTRL] SetRfQuickSleepCmd: off_addr(%d) rfic_off_cmd(0x%X:0x%X, 0x%X:0x%X)
[RFCTRL] SetRfQuickSleepCmd: rf onoff cmd = null !! rf_path(%d)
[HALRFCTL][WARNING]NullFunc()!!
