
<html><head><title>vhdlRegisterSimulator</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-06-12" />
<meta name="CreateTime" content="1686598901" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Analog Design Environment SKILL functions for importing files into Virtuoso and converting netlists to schematics" />
<meta name="DocTitle" content="HDL Import and Netlist-to-Schematic Conversion SKILL Reference" />
<meta name="DocType" content="SKILL Reference" />
<meta name="FileTitle" content="vhdlRegisterSimulator" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="importconnref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-12" />
<meta name="ModifiedTime" content="1686598901" />
<meta name="NextFile" content="importTools_re_vhdlToPinList.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="importTools_re_vhdlPinListToVHDL.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="HDL Import and Netlist-to-Schematic Conversion SKILL Reference -- vhdlRegisterSimulator" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="api reference" />
<meta name="prod_feature" content="VHDL Integration" />
<meta name="prod_subfeature" content="VHDL Integration" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="importconnrefIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="importconnrefTOC.html">Contents</a></li><li><a class="prev" href="importTools_re_vhdlPinListToVHDL.html" title="vhdlPinListToVHDL">vhdlPinListToVHDL</a></li><li style="float: right;"><a class="viewPrint" href="importconnref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="importTools_re_vhdlToPinList.html" title="vhdlToPinList">vhdlToPinList</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>HDL Import and Netlist-to-Schematic Conversion SKILL Reference<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_vhdlRegisterSimulator" title="vhdlRegisterSimulator"></a><h3>
<a id="pgfId-1039723"></a><a id="87160"></a>vhdlRegisterSimulator </h3>
<a id="pgfId-1039725"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
vhdlRegisterSimulator(
[ <code><em>parserCallBack</em></code> ]
[ <code><em>analyzerCallBack</em></code> ]
[ <code><em>analyzerFileExt</em></code> ]
[ <code><em>elaboratorCallBack</em></code> ] 
[ <code><em>simulatorCallBack</em></code> ]
[ <code><em>dataDirCallBack</em></code> ]
[ <code><em>dataFileCallBack</em></code> ]
[ <code><em>workLibCallBack</em></code> ]
)
=&gt; t / nil</pre>
<h4>
<a id="pgfId-1039726"></a>Description</h4>

<p>
<a id="pgfId-1039729"></a>To register your callbacks, add the procedures for the callbacks in some file, say <code>myfile.il</code> that is in the <code>/home/xyz</code> directory and add the following lines to the <code>.cdsinit</code> file in your home directory:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039730"></a>(loadi &quot;/home/xyz/myfile.il&quot;)</pre>

<p>
<a id="pgfId-1039728"></a>To use non-Cadence VHDL tools, you need to define your own SKILL procedures and register this information with the toolbox using the SKILL routine, <code>vhdlRegisterSimulator()</code>. </p>
<p>
<a id="pgfId-1039731"></a>If you do not provide your own callback routines to invoke any of the non-Cadence tools, namely, the <code>parser/analyser/elaborator/simulator</code>, then by default, XM-VHDL tools such as the <code>parser/analyzer xmvhdl</code>, elaborator <code>xmelab</code>, and simulator <code>xmsim</code> are run.</p>

<h4>
<a id="pgfId-1039765"></a>Arguments</h4>
<table class="webflareTable" id="#id1039732">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039734"></a><span class="webflare-courier-new" style="white-space:pre"><em>parserCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039736"></a>Takes the VHDL source file and the name of the library in which this file is contained and runs the parser on it.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039738"></a><span class="webflare-courier-new" style="white-space:pre"><em>analyzerCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039740"></a>Invokes the analyzer that analyzes the specified <span class="webflare-courier-new" style="white-space:pre"><em>sourceFileName</em></span> which exists in the specified directory <code>filePath</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039742"></a><span class="webflare-courier-new" style="white-space:pre"><em>analyzerFileExt</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039744"></a>A string representing the name of the analyzed file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039746"></a><span class="webflare-courier-new" style="white-space:pre"><em>elaboratorCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039748"></a>Invokes the elaborator to elaborate the VHDL design unit.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039750"></a><span class="webflare-courier-new" style="white-space:pre"><em>simulatorCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039752"></a>Invokes the simulator that simulates the specified simulation model.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039754"></a><span class="webflare-courier-new" style="white-space:pre"><em>dataDirCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039756"></a>Given the library, cell, and view name, this procedure returns the physical directory where the VHDL text file is to be stored. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039758"></a><span class="webflare-courier-new" style="white-space:pre"><em>dataFileCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039760"></a>Given the library, cell, and view names, this procedure returns the physical file name under which the VHDL text file is to be stored.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039762"></a><span class="webflare-courier-new" style="white-space:pre"><em>workLibCallBack</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039764"></a>Returns the library that contains the compiled design unit information.</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1039775"></a>Value Returned</h4>
<table class="webflareTable" id="#id1039766">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039768"></a><code>t</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039770"></a>The command is successful.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039772"></a><code>nil</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1039774"></a>The command is unsuccessful.</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1039776"></a>Examples</h4>

<p>
<a id="pgfId-1041119"></a></p>

<h4><em>
<a id="pgfId-1039811"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1040186"></a><h-hot><a href="importTools_re_vhdlHiImport.html#13679">vhdlHiImport</a></h-hot></p>
<p>
<a id="pgfId-1040190"></a><a href="importTools_re_vhdlImport.html#75116">vhdlImport</a></p>
<p>
<a id="pgfId-1040194"></a><a href="importTools_re_vhdlPinListToVHDL.html#69063">vhdlPinListToVHDL</a></p>
<p>
<a id="pgfId-1040202"></a><a href="importTools_re_vhdlToPinList.html#70739">vhdlToPinList</a></p>
<p>
<a id="pgfId-1039657"></a><a href="importTools.html#49725">Verilog In and VHDL In Import Functions</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="importTools_re_vhdlPinListToVHDL.html" id="prev" title="vhdlPinListToVHDL">vhdlPinListToVHDL</a></em></b><b><em><a href="importTools_re_vhdlToPinList.html" id="nex" title="vhdlToPinList">vhdlToPinList</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>