<stg><name>minver_hwa</name>


<trans_list>

<trans id="881" from="1" to="2">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="2" to="3">
<condition id="1208">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="2" to="2">
<condition id="1209">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="3" to="4">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="4" to="5">
<condition id="457">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="4" to="112">
<condition id="1148">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="5" to="10">
<condition id="1210">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="5" to="6">
<condition id="1215">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="6" to="7">
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="7" to="8">
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="8" to="9">
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="9" to="5">
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="10" to="11">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="11" to="12">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="12" to="13">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="13" to="14">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="14" to="15">
<condition id="472">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="14" to="21">
<condition id="471">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="15" to="16">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="16" to="17">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="17" to="21">
<condition id="1216">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="17" to="18">
<condition id="1220">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="18" to="19">
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="19" to="20">
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="20" to="17">
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="21" to="22">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="22" to="42">
<condition id="1221">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="22" to="23">
<condition id="1241">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="23" to="24">
<condition id="1222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="24" to="25">
<condition id="1223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="25" to="26">
<condition id="1224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="26" to="27">
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="27" to="28">
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="28" to="29">
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="29" to="30">
<condition id="1228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="30" to="31">
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="31" to="32">
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="32" to="33">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="33" to="34">
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="34" to="35">
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="35" to="36">
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="36" to="37">
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="37" to="38">
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="38" to="39">
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="39" to="40">
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="40" to="41">
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="41" to="22">
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="42" to="43">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="43" to="95">
<condition id="1242">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="43" to="44">
<condition id="1294">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="44" to="45">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="45" to="46">
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="46" to="47">
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="47" to="48">
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="48" to="49">
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="49" to="50">
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="50" to="51">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="51" to="52">
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="52" to="53">
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="53" to="54">
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="54" to="55">
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="55" to="56">
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="56" to="57">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="57" to="58">
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="58" to="59">
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="59" to="60">
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="60" to="61">
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="61" to="62">
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="62" to="63">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="63" to="64">
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="64" to="65">
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="65" to="66">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="66" to="67">
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="67" to="68">
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="68" to="69">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="69" to="70">
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="70" to="71">
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="71" to="72">
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="72" to="73">
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="73" to="74">
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="74" to="75">
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="75" to="76">
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="76" to="77">
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="77" to="78">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="78" to="79">
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="79" to="80">
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="80" to="81">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="81" to="82">
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="82" to="83">
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="83" to="84">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="84" to="85">
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="85" to="86">
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="86" to="87">
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="87" to="88">
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="88" to="89">
<condition id="1287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="89" to="90">
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="90" to="91">
<condition id="1289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="91" to="92">
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="92" to="93">
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="93" to="94">
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="94" to="43">
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="95" to="96">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="96" to="97">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="97" to="98">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="98" to="99">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="99" to="100">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="100" to="101">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="101" to="102">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="102" to="103">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="103" to="104">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="104" to="105">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="105" to="106">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="106" to="107">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="107" to="108">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="108" to="109">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="109" to="110">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="110" to="111">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="111" to="4">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="112" to="113">
<condition id="1150">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="112" to="14">
<condition id="1207">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="113" to="114">
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="114" to="163">
<condition id="1296">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="114" to="115">
<condition id="1345">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="115" to="116">
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="116" to="117">
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="117" to="118">
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="118" to="119">
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="119" to="120">
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="120" to="121">
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="121" to="122">
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="122" to="123">
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="123" to="124">
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="124" to="125">
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="125" to="126">
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="126" to="127">
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="127" to="128">
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="128" to="129">
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="129" to="130">
<condition id="1311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="130" to="131">
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="131" to="132">
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="132" to="133">
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="133" to="134">
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="134" to="135">
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="135" to="136">
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="136" to="137">
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="137" to="138">
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="138" to="139">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="139" to="140">
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="140" to="141">
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="141" to="142">
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="142" to="143">
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="143" to="144">
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="144" to="145">
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="145" to="146">
<condition id="1327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="146" to="147">
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="147" to="148">
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="148" to="149">
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="149" to="150">
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="150" to="151">
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="151" to="152">
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="152" to="153">
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="153" to="154">
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="154" to="155">
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="155" to="156">
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="156" to="157">
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="157" to="158">
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="158" to="159">
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="159" to="160">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="160" to="161">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="161" to="162">
<condition id="1343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="162" to="113">
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="163" to="112">
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %a) nounwind, !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="64">
<![CDATA[
:3  %work = alloca [500 x i5], align 1

]]></Node>
<StgValue><ssdm name="work"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %a, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([256 x float]* %a, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond7 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %work_addr = getelementptr [500 x i5]* %work, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="work_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:5  store i5 %i, i5* %work_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:1  store i32 0, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_5 = phi i5 [ %k, %27 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_5, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:2  %k = add i5 %i_5, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
.preheader12.preheader:0  %i_5_cast6 = zext i5 %i_5 to i32

]]></Node>
<StgValue><ssdm name="i_5_cast6"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.preheader:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
.preheader12.preheader:2  %tmp_3 = zext i5 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="5">
<![CDATA[
.preheader12.preheader:3  %tmp_3_cast = zext i5 %i_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader12.preheader:4  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_5, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
.preheader12.preheader:5  %tmp_11 = zext i9 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
.preheader12.preheader:6  %tmp_16_cast = zext i9 %tmp_7 to i10

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:7  %tmp_12 = or i9 %tmp_7, 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:8  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:9  %a_addr_39 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="a_addr_39"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:10  %tmp_17 = or i9 %tmp_7, 14

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:11  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:12  %a_addr_37 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="a_addr_37"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:13  %tmp_37 = or i9 %tmp_7, 13

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:14  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_37)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:15  %a_addr_35 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:16  %tmp_44 = or i9 %tmp_7, 12

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:17  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:18  %a_addr_33 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:19  %tmp_55 = or i9 %tmp_7, 11

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:20  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:21  %a_addr_31 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:22  %tmp_57 = or i9 %tmp_7, 10

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:23  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_57)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:24  %a_addr_29 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:25  %tmp_59 = or i9 %tmp_7, 9

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:26  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_59)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:27  %a_addr_27 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:28  %tmp_61 = or i9 %tmp_7, 8

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:29  %tmp_62 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:30  %a_addr_25 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:31  %tmp_63 = or i9 %tmp_7, 7

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:32  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:33  %a_addr_23 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:34  %tmp_65 = or i9 %tmp_7, 6

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:35  %tmp_66 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_65)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:36  %a_addr_21 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:37  %tmp_67 = or i9 %tmp_7, 5

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:38  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_67)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:39  %a_addr_19 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:40  %tmp_69 = or i9 %tmp_7, 4

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:41  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:42  %a_addr_17 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:43  %tmp_71 = or i9 %tmp_7, 3

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:44  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_71)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:45  %a_addr_15 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:46  %tmp_73 = or i9 %tmp_7, 2

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:47  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_73)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:48  %a_addr_13 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:49  %tmp_75 = or i9 %tmp_7, 1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader12.preheader:50  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_75)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:51  %a_addr_11 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:52  %a_addr_9 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:53  %tmp_77 = add i10 %tmp_3_cast, %tmp_16_cast

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
.preheader12.preheader:54  %tmp_85_cast = zext i10 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:55  %a_addr_7 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:56  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="wmax"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast6, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 16

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond6, label %_ifconv1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_82 = trunc i32 %r_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ifconv:5  %tmp_90_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_82, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:6  %tmp_83 = add i10 %tmp_90_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:7  %tmp_91_cast = sext i10 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %a_addr_1 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:9  %a_load_20 = load float* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %i_6 = add nsw i32 1, %r_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:9  %a_load_20 = load float* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:10  %n_assign_1_to_int = bitcast float %a_load_20 to i32

]]></Node>
<StgValue><ssdm name="n_assign_1_to_int"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:12  %tmp_84 = trunc i32 %n_assign_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %notlhs = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:14  %notrhs = icmp eq i23 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %tmp_38 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_39 = fcmp oge float %a_load_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %tmp_40 = and i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:19  %f_1 = bitcast i32 %f_neg_i to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %w_3 = select i1 %tmp_40, float %a_load_20, float %f_1

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:21  %w_3_to_int = bitcast float %w_3 to i32

]]></Node>
<StgValue><ssdm name="w_3_to_int"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:23  %tmp_85 = trunc i32 %w_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:24  %wmax_to_int = bitcast float %wmax to i32

]]></Node>
<StgValue><ssdm name="wmax_to_int"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_86 = trunc i32 %wmax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:27  %notlhs3 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:28  %notrhs3 = icmp eq i23 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %tmp_45 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %notlhs4 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:31  %notrhs4 = icmp eq i23 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %tmp_46 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp_47 = and i1 %tmp_45, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_48 = fcmp ogt float %w_3, %wmax

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %tmp_49 = and i1 %tmp_47, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %r_load_1 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %wmax_1 = select i1 %tmp_49, float %w_3, float %wmax

]]></Node>
<StgValue><ssdm name="wmax_1"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %r_2 = select i1 %tmp_49, i32 %r_1, i32 %r_load_1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:38  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  store i32 %r_2, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:41  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32">
<![CDATA[
_ifconv1:2  %tmp_78 = trunc i32 %r_load to i6

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ifconv1:3  %tmp_87_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_78, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:4  %tmp_79 = add i10 %tmp_87_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
_ifconv1:5  %tmp_88_cast = sext i10 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %a_addr = getelementptr [256 x float]* %a, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="8">
<![CDATA[
_ifconv1:7  %pivot = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="303" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="8">
<![CDATA[
_ifconv1:7  %pivot = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:8  %pivot_to_int = bitcast float %pivot to i32

]]></Node>
<StgValue><ssdm name="pivot_to_int"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:9  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:10  %tmp_80 = trunc i32 %pivot_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:11  %notlhs1 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv1:12  %notrhs1 = icmp eq i23 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:13  %tmp_20 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_29 = fcmp oge float %pivot, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:15  %tmp_30 = and i1 %tmp_20, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i1"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:17  %f = bitcast i32 %f_neg_i1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %api = select i1 %tmp_30, float %pivot, float %f

]]></Node>
<StgValue><ssdm name="api"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:19  %tmp_5 = fpext float %api to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:1  %tmp_4 = sext i32 %r_load to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:20  %tmp_5_to_int = bitcast double %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_to_int"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:21  %tmp_31 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:22  %tmp_81 = trunc i64 %tmp_5_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:23  %notlhs2 = icmp ne i11 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:24  %notrhs2 = icmp eq i52 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:25  %tmp_33 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:26  %tmp_34 = fcmp ole double %tmp_5, 1.000000e-06

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:27  %tmp_35 = and i1 %tmp_33, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:28  br i1 %tmp_35, label %.loopexit.loopexit19, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp eq i32 %r_load, %i_5_cast6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %.loopexit11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %work_addr_3 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="work_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %work_addr_4 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="work_addr_4"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit19:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="334" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:4  store i5 %work_load_3, i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="337" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:5  store i5 %work_load_2, i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j = phi i5 [ 0, %4 ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond5 = icmp eq i5 %j, -16

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="5">
<![CDATA[
:3  %tmp_11_cast = zext i5 %j to i10

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_91 = add i10 %tmp_16_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_96_cast = zext i10 %tmp_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_4 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_92 = add i10 %tmp_87_cast, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
:8  %tmp_97_cast = sext i10 %tmp_92 to i64

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_addr_5 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="8">
<![CDATA[
:10  %w = load float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="351" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="8">
<![CDATA[
:10  %w = load float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="8">
<![CDATA[
:11  %a_load_2 = load float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="353" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="8">
<![CDATA[
:11  %a_load_2 = load float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store float %a_load_2, float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:13  store float %w, float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:14  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i5 [ 0, %.loopexit11 ], [ %i_8, %8 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond4 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_8 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader10.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="5">
<![CDATA[
:3  %tmp_12_cast = zext i5 %i_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_93 = add i10 %tmp_16_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_98_cast = zext i10 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_6 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
:7  %a_load_5 = load float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="372" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
:7  %a_load_5 = load float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">

<operation id="373" st_id="25" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="374" st_id="26" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="375" st_id="27" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="376" st_id="28" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="377" st_id="29" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="378" st_id="30" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="379" st_id="31" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="380" st_id="32" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="381" st_id="33" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="382" st_id="34" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="383" st_id="35" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="384" st_id="36" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="385" st_id="37" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="386" st_id="38" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="387" st_id="39" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="388" st_id="40" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_13 = fdiv float %a_load_5, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="389" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %tmp_13, float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="394" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="395" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:0  %tmp_26 = icmp eq i5 %i_5, 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:1  %tmp_20_1 = icmp eq i5 %i_5, 1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:2  %tmp_20_2 = icmp eq i5 %i_5, 2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:3  %tmp_20_3 = icmp eq i5 %i_5, 3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:4  %tmp_20_4 = icmp eq i5 %i_5, 4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:5  %tmp_20_5 = icmp eq i5 %i_5, 5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="401" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:6  %tmp_20_6 = icmp eq i5 %i_5, 6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="402" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:7  %tmp_20_7 = icmp eq i5 %i_5, 7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="403" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:8  %tmp_20_8 = icmp eq i5 %i_5, 8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="404" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:9  %tmp_20_9 = icmp eq i5 %i_5, 9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:10  %tmp_20_s = icmp eq i5 %i_5, 10

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:11  %tmp_20_10 = icmp eq i5 %i_5, 11

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:12  %tmp_20_11 = icmp eq i5 %i_5, 12

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:13  %tmp_20_12 = icmp eq i5 %i_5, 13

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:14  %tmp_20_13 = icmp eq i5 %i_5, 14

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:15  %tmp_20_14 = icmp eq i5 %i_5, 15

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:16  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="412" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_3 = phi i5 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="413" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i5 %i_3, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="414" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:2  %i_9 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="415" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond3, label %27, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="417" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="418" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_15 = icmp eq i5 %i_3, %i_5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="420" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_15, label %._crit_edge, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:0  %tmp_94 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="422" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="9">
<![CDATA[
:2  %tmp_100_cast = zext i9 %tmp_94 to i10

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="423" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_96 = add i10 %tmp_100_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="424" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_101_cast = zext i10 %tmp_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="425" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_addr_8 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="426" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="8">
<![CDATA[
:52  %w_2 = load float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="430" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="8">
<![CDATA[
:52  %w_2 = load float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="431" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
:53  %w_2_to_int = bitcast float %w_2 to i32

]]></Node>
<StgValue><ssdm name="w_2_to_int"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_2_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="23" op_0_bw="32">
<![CDATA[
:55  %tmp_127 = trunc i32 %w_2_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %notlhs5 = icmp ne i8 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:57  %notrhs5 = icmp eq i23 %tmp_127, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %tmp_52 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_53 = fcmp oeq float %w_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp_54 = and i1 %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="439" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:61  br i1 %tmp_54, label %._crit_edge18, label %.preheader9.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:0  br i1 %tmp_26, label %.preheader9.1, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_22 = load float* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="442" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.4:0  br i1 %tmp_20_4, label %.preheader9.5, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.5:0  br i1 %tmp_20_5, label %.preheader9.6, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.6:0  br i1 %tmp_20_6, label %.preheader9.7, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.7:0  br i1 %tmp_20_7, label %.preheader9.8, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.8:0  br i1 %tmp_20_8, label %.preheader9.9, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.9:0  br i1 %tmp_20_9, label %.preheader9.10, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.10:0  br i1 %tmp_20_s, label %.preheader9.11, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.11:0  br i1 %tmp_20_10, label %.preheader9.12, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.12:0  br i1 %tmp_20_11, label %.preheader9.13, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.13:0  br i1 %tmp_20_12, label %.preheader9.14, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.14:0  br i1 %tmp_20_13, label %.preheader9.15, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.15:0  br i1 %tmp_20_14, label %.preheader9.16, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:0  %tmp_18_neg = xor i32 %w_2_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_18_neg"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32">
<![CDATA[
.preheader9.16:1  %tmp_18 = bitcast i32 %tmp_18_neg to float

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="460" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_22 = load float* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="461" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_22

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="462" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_24 = load float* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="463" st_id="46" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="464" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_22

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="465" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_24 = load float* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="466" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_24

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="467" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_26 = load float* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="468" st_id="47" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="469" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_22

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="470" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_24

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="471" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_26 = load float* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="472" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="473" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_28 = load float* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="474" st_id="48" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="475" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_27 = fmul float %w_2, %a_load_22

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="476" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_24

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="477" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="478" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_28 = load float* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="479" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="480" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_30 = load float* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="481" st_id="49" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="482" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_2, %a_load_24

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="483" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="484" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="485" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_30 = load float* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="486" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_30

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="487" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_32 = load float* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="488" st_id="50" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="489" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_2, %a_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="490" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="491" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_30

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="492" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_32 = load float* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="493" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_32

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="494" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_34 = load float* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="495" st_id="51" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="496" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_2, %a_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="497" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_30

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="498" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_32

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="499" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_34 = load float* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="500" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_34

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="501" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_36 = load float* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="502" st_id="52" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="503" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_2, %a_load_30

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="504" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_32

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="505" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_34

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="506" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_36 = load float* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="507" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_36

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="508" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_38 = load float* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="509" st_id="53" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="510" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_2, %a_load_32

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="511" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_34

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="512" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_36

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="513" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_38 = load float* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="514" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="515" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_40 = load float* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="516" st_id="54" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="517" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_2, %a_load_34

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="518" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_36

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="520" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_40 = load float* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="521" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="522" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_42 = load float* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="523" st_id="55" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="524" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_2, %a_load_36

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_42 = load float* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="528" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="529" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_44 = load float* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="531" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_2, %a_load_38

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="532" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="533" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="534" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_44 = load float* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="535" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_46 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="537" st_id="57" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="538" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_2, %a_load_40

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="539" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="540" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="541" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_46 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="542" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="543" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_48 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="544" st_id="58" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="545" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_2, %a_load_42

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="546" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="547" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="548" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_48 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="549" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="550" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_50 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="551" st_id="59" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="552" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_2, %a_load_44

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="553" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="554" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="555" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_50 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="556" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="557" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_52 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="558" st_id="60" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="559" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_95 = zext i9 %tmp_94 to i64

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="560" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_10 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="561" st_id="61" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_23 = load float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="562" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_2, %a_load_46

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="563" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="564" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="8">
<![CDATA[
:0  %a_load_52 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="567" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_97 = or i9 %tmp_94, 1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="568" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:8  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_97)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="569" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_addr_12 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="570" st_id="62" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_23 = load float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="571" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_25 = load float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="572" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_2, %a_load_48

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="573" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="574" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="575" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_99 = or i9 %tmp_94, 2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:11  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a_addr_14 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="578" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_23, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="579" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_25 = load float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="580" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_27 = load float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="581" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_2, %a_load_50

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="582" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="583" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %tmp_101 = or i9 %tmp_94, 3

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="584" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:14  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_101)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="585" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_addr_16 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="586" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_23, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="587" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_25, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="588" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_27 = load float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="589" st_id="64" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_29 = load float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="590" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_2, %a_load_52

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="591" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %tmp_103 = or i9 %tmp_94, 4

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="592" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:17  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="593" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_addr_18 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="594" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_23, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="595" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_25, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="596" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_27, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="597" st_id="65" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_29 = load float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="598" st_id="65" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_31 = load float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="599" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %tmp_105 = or i9 %tmp_94, 5

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:20  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_105)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_addr_20 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="602" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_23, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_25, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="604" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_27, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_29, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_31 = load float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="607" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_33 = load float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="608" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %tmp_107 = or i9 %tmp_94, 6

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="609" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:23  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="610" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_addr_22 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="611" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_28 = fsub float %a_load_23, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="612" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_25, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="613" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_27, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="614" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_29, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="615" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_31, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="616" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_33 = load float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="617" st_id="67" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_35 = load float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="618" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %tmp_109 = or i9 %tmp_94, 7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="619" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:26  %tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_109)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_addr_24 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="621" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_load_25, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="622" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_27, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="623" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_29, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="624" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_31, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="625" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_33, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="626" st_id="68" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_35 = load float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="627" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_37 = load float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28  %tmp_111 = or i9 %tmp_94, 8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:29  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_111)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="630" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_addr_26 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="631" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_load_27, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="632" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_29, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="633" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_31, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="634" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_33, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="635" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_35, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="636" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_37 = load float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="637" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_39 = load float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="638" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:31  %tmp_113 = or i9 %tmp_94, 9

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="639" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:32  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_113)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="640" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %a_addr_28 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="641" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_load_29, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="642" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_31, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="643" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_33, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="644" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_35, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="645" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_37, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="646" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_39 = load float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="647" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_41 = load float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="648" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34  %tmp_115 = or i9 %tmp_94, 10

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="649" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:35  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_115)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="650" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %a_addr_30 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="651" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_load_31, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="652" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_33, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="653" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_35, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="654" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_37, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="655" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_39, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="656" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_41 = load float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="657" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_43 = load float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="658" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:37  %tmp_117 = or i9 %tmp_94, 11

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="659" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:38  %tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_117)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="660" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %a_addr_32 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="661" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_load_33, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="662" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_35, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="663" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_37, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="664" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_39, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="665" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_41, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="666" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_43 = load float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="667" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_45 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="668" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:40  %tmp_119 = or i9 %tmp_94, 12

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="669" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:41  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_119)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="670" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %a_addr_34 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="671" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_load_35, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="672" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_37, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="673" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_39, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="674" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_41, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="675" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_43, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="676" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_45 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="677" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_47 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="678" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:43  %tmp_121 = or i9 %tmp_94, 13

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="679" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:44  %tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_121)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="680" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %a_addr_36 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="a_addr_36"/></StgValue>
</operation>

<operation id="681" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_load_37, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="682" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_39, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="683" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_41, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="684" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_43, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="685" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_45, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="686" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_47 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="687" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_49 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="688" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46  %tmp_123 = or i9 %tmp_94, 14

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="689" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:47  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_123)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="690" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %a_addr_38 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="a_addr_38"/></StgValue>
</operation>

<operation id="691" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:49  %tmp_125 = or i9 %tmp_94, 15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="692" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:50  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="693" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %a_addr_40 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="a_addr_40"/></StgValue>
</operation>

<operation id="694" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_load_39, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="695" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_41, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="696" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_43, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="697" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_45, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="698" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_47, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="699" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_49 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="700" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_51 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="701" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_load_41, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="702" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_43, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="703" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_45, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="704" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_47, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="705" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_49, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="706" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_51 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="707" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_53 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="708" st_id="77" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_28, float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_load_43, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="711" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_45, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="712" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_47, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="713" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_49, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="714" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_51, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="715" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="8">
<![CDATA[
:2  %a_load_53 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="716" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_1, float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_load_45, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="719" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_47, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="720" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_49, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="721" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_51, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="722" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_53, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="723" st_id="79" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_2, float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_load_47, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="726" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_49, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="727" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_51, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="728" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_53, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="729" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_3, float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_load_49, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="732" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_51, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="733" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_53, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="734" st_id="81" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_4, float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_load_51, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="737" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_53, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="738" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_5, float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_load_53, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="741" st_id="83" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_6, float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="743" st_id="84" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_7, float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="745" st_id="85" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_8, float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="747" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_9, float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="749" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_s, float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="751" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_10, float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="753" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_11, float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="755" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_12, float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="757" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_13, float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="759" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_23_14, float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">
</state>

<state id="94" st_id="94">

<operation id="761" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader9.16:3  store float %tmp_19, float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.16:4  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="763" st_id="95" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="764" st_id="96" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="765" st_id="97" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="766" st_id="98" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="767" st_id="99" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="768" st_id="100" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="769" st_id="101" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="770" st_id="102" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="771" st_id="103" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="772" st_id="104" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="773" st_id="105" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="774" st_id="106" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="775" st_id="107" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="776" st_id="108" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="777" st_id="109" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="778" st_id="110" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="779" st_id="111" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store float %tmp_14, float* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="781" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_4 = phi i5 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="782" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:1  %exitcond1 = icmp eq i5 %i_4, -16

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="783" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:2  %i_7 = add i5 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="784" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="786" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_s = zext i5 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="787" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_cast = zext i5 %i_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="788" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %work_addr_1 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="work_addr_1"/></StgValue>
</operation>

<operation id="789" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="791" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="792" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>

<operation id="793" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %tmp_8 = icmp eq i5 %work_load, %i_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="794" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_10 = zext i5 %work_load to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="796" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="5">
<![CDATA[
:3  %tmp_10_cast = zext i5 %work_load to i10

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="797" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4  %tmp_87 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %work_load, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="798" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="9">
<![CDATA[
:5  %tmp_88 = zext i9 %tmp_87 to i10

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="799" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_89 = add i10 %tmp_88, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="800" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_94_cast = sext i10 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="801" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_addr_2 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="802" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp_90 = add i10 %tmp_88, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="803" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="10">
<![CDATA[
:10  %tmp_95_cast = sext i10 %tmp_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="804" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_addr_3 = getelementptr [256 x float]* %a, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="805" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %work_addr_2 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="work_addr_2"/></StgValue>
</operation>

<operation id="806" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="9">
<![CDATA[
:13  %work_load_1 = load i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="807" st_id="114" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="8">
<![CDATA[
:16  %a_load = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="808" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="9">
<![CDATA[
:13  %work_load_1 = load i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="809" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:14  store i5 %work_load, i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="115" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="8">
<![CDATA[
:16  %a_load = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="811" st_id="115" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="8">
<![CDATA[
:17  %a_load_3 = load float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="812" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:15  store i5 %work_load_1, i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="116" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="8">
<![CDATA[
:17  %a_load_3 = load float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="814" st_id="116" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:18  store float %a_load_3, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="815" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:19  store float %a_load, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="816" st_id="118" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="8">
<![CDATA[
:20  %a_load_4 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="817" st_id="119" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="8">
<![CDATA[
:20  %a_load_4 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="818" st_id="119" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:21  store float %a_load, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="819" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:22  store float %a_load_4, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="820" st_id="121" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="8">
<![CDATA[
:23  %a_load_6 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="821" st_id="122" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="8">
<![CDATA[
:23  %a_load_6 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="822" st_id="122" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:24  store float %a_load_4, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="823" st_id="123" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:25  store float %a_load_6, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="824" st_id="124" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
:26  %a_load_7 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="825" st_id="125" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
:26  %a_load_7 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="826" st_id="125" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:27  store float %a_load_6, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="827" st_id="126" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:28  store float %a_load_7, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="828" st_id="127" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="8">
<![CDATA[
:29  %a_load_8 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="829" st_id="128" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="8">
<![CDATA[
:29  %a_load_8 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="830" st_id="128" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:30  store float %a_load_7, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="831" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:31  store float %a_load_8, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="832" st_id="130" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="8">
<![CDATA[
:32  %a_load_9 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="833" st_id="131" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="8">
<![CDATA[
:32  %a_load_9 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="834" st_id="131" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:33  store float %a_load_8, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="835" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:34  store float %a_load_9, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="836" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="8">
<![CDATA[
:35  %a_load_10 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="837" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="8">
<![CDATA[
:35  %a_load_10 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="838" st_id="134" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store float %a_load_9, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="839" st_id="135" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:37  store float %a_load_10, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="840" st_id="136" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="8">
<![CDATA[
:38  %a_load_11 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="841" st_id="137" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="8">
<![CDATA[
:38  %a_load_11 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="842" st_id="137" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store float %a_load_10, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="843" st_id="138" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:40  store float %a_load_11, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="844" st_id="139" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="8">
<![CDATA[
:41  %a_load_12 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="845" st_id="140" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="8">
<![CDATA[
:41  %a_load_12 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="846" st_id="140" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:42  store float %a_load_11, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="847" st_id="141" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:43  store float %a_load_12, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="848" st_id="142" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
:44  %a_load_13 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="849" st_id="143" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
:44  %a_load_13 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="850" st_id="143" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:45  store float %a_load_12, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="851" st_id="144" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:46  store float %a_load_13, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="852" st_id="145" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="8">
<![CDATA[
:47  %a_load_14 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="853" st_id="146" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="8">
<![CDATA[
:47  %a_load_14 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="854" st_id="146" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:48  store float %a_load_13, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="855" st_id="147" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:49  store float %a_load_14, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="856" st_id="148" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="8">
<![CDATA[
:50  %a_load_15 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="857" st_id="149" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="8">
<![CDATA[
:50  %a_load_15 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="858" st_id="149" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:51  store float %a_load_14, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="859" st_id="150" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:52  store float %a_load_15, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="860" st_id="151" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="8">
<![CDATA[
:53  %a_load_16 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="861" st_id="152" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="8">
<![CDATA[
:53  %a_load_16 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="862" st_id="152" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:54  store float %a_load_15, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="863" st_id="153" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:55  store float %a_load_16, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="864" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="8">
<![CDATA[
:56  %a_load_17 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="865" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="8">
<![CDATA[
:56  %a_load_17 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="866" st_id="155" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:57  store float %a_load_16, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="867" st_id="156" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:58  store float %a_load_17, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="868" st_id="157" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="8">
<![CDATA[
:59  %a_load_18 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="869" st_id="158" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="8">
<![CDATA[
:59  %a_load_18 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="870" st_id="158" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:60  store float %a_load_17, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="871" st_id="159" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:61  store float %a_load_18, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="872" st_id="160" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="8">
<![CDATA[
:62  %a_load_19 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="873" st_id="161" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="8">
<![CDATA[
:62  %a_load_19 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="874" st_id="161" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:63  store float %a_load_18, float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="875" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="876" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="162" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:64  store float %a_load_19, float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:65  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="879" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
:66  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="880" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
