// Seed: 2225886251
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15
);
  wire id_17;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wand id_2,
    output wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input wire id_13,
    output wor id_14,
    input supply1 id_15,
    input wor id_16,
    output tri1 id_17,
    input tri id_18
);
  assign id_17 = id_5 & !id_1 & id_13;
  module_0(
      id_4,
      id_18,
      id_6,
      id_9,
      id_1,
      id_6,
      id_17,
      id_11,
      id_15,
      id_5,
      id_18,
      id_15,
      id_13,
      id_10,
      id_4,
      id_1
  );
endmodule
