{
	"author": ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"],
	"booktitle": "Proceedings of the 46th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2009",
	"dblpkey": "conf/dac/WangCSC09",
	"doi": "10.1145/1629911.1629958",
	"pages": "166-171",
	"publisher": "ACM",
	"stemmed": ["low", "power", "gate", "bus", "synthesi", "use", "shortest", "path", "steiner", "graph", "for", "system", "on", "chip", "communic"],
	"tag": ["graph", "power management", "synthesis", "using"],
	"title": "Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2009
}
