Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:40:32 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[0]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[0]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[1]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[1]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[1]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[2]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[2]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[2]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[3]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[3]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[3]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[4]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[4]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[4]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[5]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[5]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[5]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[6]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[6]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[6]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_1_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_1_tmp_reg[7]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_1_tmp_reg[7]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_1_reg[7]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_2_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_2_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_2_tmp_reg[0]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_2_tmp_reg[0]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_2_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/bus_word_2_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/bus_word_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.253     0.585    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_2_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  port_bus_1to0_inst/bus_word_2_tmp_reg[1]/Q
                         net (fo=1, unplaced)         0.100     0.803    port_bus_1to0_inst/n_0_bus_word_2_tmp_reg[1]
                         FDRE                                         r  port_bus_1to0_inst/bus_word_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, unplaced)     0.267     0.781    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                                                                      r  port_bus_1to0_inst/bus_word_2_reg[1]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.041     0.639    port_bus_1to0_inst/bus_word_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.163    




