#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023d3c7b9c60 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0000023d3c81a900_0 .net "DataAdr", 31 0, v0000023d3c814c50_0;  1 drivers
v0000023d3c81b150_0 .net "MemWrite", 0 0, L_0000023d3c7b0f80;  1 drivers
v0000023d3c81b470_0 .net "WriteData", 31 0, L_0000023d3c81ccd0;  1 drivers
v0000023d3c81b330_0 .var "clk", 0 0;
v0000023d3c81c5f0_0 .var "reset", 0 0;
E_0000023d3c79c0f0 .event negedge, v0000023d3c7ad280_0;
S_0000023d3c7b9df0 .scope module, "dut" "top" 2 8, 2 45 0, S_0000023d3c7b9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000023d3c8195a0_0 .net "DataAdr", 31 0, v0000023d3c814c50_0;  alias, 1 drivers
v0000023d3c819f00_0 .net "Instr", 31 0, L_0000023d3c7b1760;  1 drivers
v0000023d3c81a180_0 .net "MemWrite", 0 0, L_0000023d3c7b0f80;  alias, 1 drivers
v0000023d3c81a360_0 .net "PC", 31 0, v0000023d3c814430_0;  1 drivers
v0000023d3c81a400_0 .net "ReadData", 31 0, L_0000023d3c7b1a70;  1 drivers
v0000023d3c81a540_0 .net "WriteData", 31 0, L_0000023d3c81ccd0;  alias, 1 drivers
v0000023d3c81a680_0 .net "clk", 0 0, v0000023d3c81b330_0;  1 drivers
v0000023d3c81a720_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  1 drivers
S_0000023d3c73e970 .scope module, "arm" "arm" 2 55, 2 116 0, S_0000023d3c7b9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000023d3c81ad60_0 .net "ALUControl", 1 0, v0000023d3c8122e0_0;  1 drivers
v0000023d3c819b40_0 .net "ALUFlags", 3 0, L_0000023d3c879b40;  1 drivers
v0000023d3c819820_0 .net "ALUResult", 31 0, v0000023d3c814c50_0;  alias, 1 drivers
v0000023d3c819dc0_0 .net "ALUSrc", 0 0, L_0000023d3c81c190;  1 drivers
v0000023d3c819320_0 .net "ImmSrc", 1 0, L_0000023d3c81b830;  1 drivers
v0000023d3c819aa0_0 .net "Instr", 31 0, L_0000023d3c7b1760;  alias, 1 drivers
v0000023d3c81ac20_0 .net "MemWrite", 0 0, L_0000023d3c7b0f80;  alias, 1 drivers
v0000023d3c81ae00_0 .net "MemtoReg", 0 0, L_0000023d3c81bdd0;  1 drivers
v0000023d3c81a040_0 .net "PC", 31 0, v0000023d3c814430_0;  alias, 1 drivers
v0000023d3c81a7c0_0 .net "PCSrc", 0 0, L_0000023d3c7b0b90;  1 drivers
v0000023d3c81aea0_0 .net "ReadData", 31 0, L_0000023d3c7b1a70;  alias, 1 drivers
v0000023d3c819640_0 .net "RegSrc", 1 0, L_0000023d3c81c370;  1 drivers
v0000023d3c819780_0 .net "RegWrite", 0 0, L_0000023d3c7b0ff0;  1 drivers
v0000023d3c8191e0_0 .net "WriteData", 31 0, L_0000023d3c81ccd0;  alias, 1 drivers
v0000023d3c819be0_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c8190a0_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
L_0000023d3c81c690 .part L_0000023d3c7b1760, 12, 20;
S_0000023d3c73eb00 .scope module, "c" "controller" 2 134, 2 166 0, S_0000023d3c73e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0000023d3c8133c0_0 .net "ALUControl", 1 0, v0000023d3c8122e0_0;  alias, 1 drivers
v0000023d3c812f60_0 .net "ALUFlags", 3 0, L_0000023d3c879b40;  alias, 1 drivers
v0000023d3c812380_0 .net "ALUSrc", 0 0, L_0000023d3c81c190;  alias, 1 drivers
v0000023d3c812420_0 .net "FlagW", 1 0, v0000023d3c812060_0;  1 drivers
v0000023d3c813aa0_0 .net "ImmSrc", 1 0, L_0000023d3c81b830;  alias, 1 drivers
v0000023d3c813d20_0 .net "Instr", 31 12, L_0000023d3c81c690;  1 drivers
v0000023d3c812b00_0 .net "MemW", 0 0, L_0000023d3c81bf10;  1 drivers
v0000023d3c812c40_0 .net "MemWrite", 0 0, L_0000023d3c7b0f80;  alias, 1 drivers
v0000023d3c8124c0_0 .net "MemtoReg", 0 0, L_0000023d3c81bdd0;  alias, 1 drivers
v0000023d3c812560_0 .net "PCS", 0 0, L_0000023d3c7b0f10;  1 drivers
v0000023d3c8127e0_0 .net "PCSrc", 0 0, L_0000023d3c7b0b90;  alias, 1 drivers
v0000023d3c813140_0 .net "RegSrc", 1 0, L_0000023d3c81c370;  alias, 1 drivers
v0000023d3c812880_0 .net "RegW", 0 0, L_0000023d3c81b970;  1 drivers
v0000023d3c8138c0_0 .net "RegWrite", 0 0, L_0000023d3c7b0ff0;  alias, 1 drivers
v0000023d3c813960_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c813dc0_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
L_0000023d3c81c050 .part L_0000023d3c81c690, 14, 2;
L_0000023d3c81b510 .part L_0000023d3c81c690, 8, 6;
L_0000023d3c81c230 .part L_0000023d3c81c690, 0, 4;
L_0000023d3c81c910 .part L_0000023d3c81c690, 16, 4;
S_0000023d3c73ec90 .scope module, "cl" "condlogic" 2 198, 2 265 0, S_0000023d3c73eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0000023d3c7b14c0 .functor AND 2, v0000023d3c812060_0, L_0000023d3c81b0b0, C4<11>, C4<11>;
L_0000023d3c7b0ff0 .functor AND 1, L_0000023d3c81b970, v0000023d3c7ac380_0, C4<1>, C4<1>;
L_0000023d3c7b0f80 .functor AND 1, L_0000023d3c81bf10, v0000023d3c7ac380_0, C4<1>, C4<1>;
L_0000023d3c7b0b90 .functor AND 1, L_0000023d3c7b0f10, v0000023d3c7ac380_0, C4<1>, C4<1>;
v0000023d3c7ac880_0 .net "ALUFlags", 3 0, L_0000023d3c879b40;  alias, 1 drivers
v0000023d3c7ac920_0 .net "Cond", 3 0, L_0000023d3c81c910;  1 drivers
v0000023d3c7acb00_0 .net "CondEx", 0 0, v0000023d3c7ac380_0;  1 drivers
v0000023d3c773a60_0 .net "FlagW", 1 0, v0000023d3c812060_0;  alias, 1 drivers
v0000023d3c7741e0_0 .net "FlagWrite", 1 0, L_0000023d3c7b14c0;  1 drivers
v0000023d3c796d10_0 .net "Flags", 3 0, L_0000023d3c81b3d0;  1 drivers
v0000023d3c7977b0_0 .net "MemW", 0 0, L_0000023d3c81bf10;  alias, 1 drivers
v0000023d3c812920_0 .net "MemWrite", 0 0, L_0000023d3c7b0f80;  alias, 1 drivers
v0000023d3c813e60_0 .net "PCS", 0 0, L_0000023d3c7b0f10;  alias, 1 drivers
v0000023d3c8131e0_0 .net "PCSrc", 0 0, L_0000023d3c7b0b90;  alias, 1 drivers
v0000023d3c812740_0 .net "RegW", 0 0, L_0000023d3c81b970;  alias, 1 drivers
v0000023d3c812240_0 .net "RegWrite", 0 0, L_0000023d3c7b0ff0;  alias, 1 drivers
v0000023d3c812e20_0 .net *"_ivl_13", 1 0, L_0000023d3c81b0b0;  1 drivers
v0000023d3c812ce0_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c813640_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
L_0000023d3c81ca50 .part L_0000023d3c7b14c0, 1, 1;
L_0000023d3c81c2d0 .part L_0000023d3c879b40, 2, 2;
L_0000023d3c81cd70 .part L_0000023d3c7b14c0, 0, 1;
L_0000023d3c81b1f0 .part L_0000023d3c879b40, 0, 2;
L_0000023d3c81b3d0 .concat8 [ 2 2 0 0], v0000023d3c7abc00_0, v0000023d3c7ad5a0_0;
L_0000023d3c81b0b0 .concat [ 1 1 0 0], v0000023d3c7ac380_0, v0000023d3c7ac380_0;
S_0000023d3c7396e0 .scope module, "cc" "condcheck" 2 295, 2 305 0, S_0000023d3c73ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000023d3c7b0d50 .functor BUFZ 4, L_0000023d3c81b3d0, C4<0000>, C4<0000>, C4<0000>;
L_0000023d3c7b1300 .functor XNOR 1, L_0000023d3c81bb50, L_0000023d3c81b290, C4<0>, C4<0>;
v0000023d3c7ad000_0 .net "Cond", 3 0, L_0000023d3c81c910;  alias, 1 drivers
v0000023d3c7ac380_0 .var "CondEx", 0 0;
v0000023d3c7ac420_0 .net "Flags", 3 0, L_0000023d3c81b3d0;  alias, 1 drivers
v0000023d3c7ad140_0 .net *"_ivl_6", 3 0, L_0000023d3c7b0d50;  1 drivers
v0000023d3c7ad820_0 .net "carry", 0 0, L_0000023d3c81b8d0;  1 drivers
v0000023d3c7ad640_0 .net "ge", 0 0, L_0000023d3c7b1300;  1 drivers
v0000023d3c7ad500_0 .net "neg", 0 0, L_0000023d3c81bb50;  1 drivers
v0000023d3c7ad1e0_0 .net "overflow", 0 0, L_0000023d3c81b290;  1 drivers
v0000023d3c7abca0_0 .net "zero", 0 0, L_0000023d3c81be70;  1 drivers
E_0000023d3c79c270/0 .event anyedge, v0000023d3c7ad000_0, v0000023d3c7abca0_0, v0000023d3c7ad820_0, v0000023d3c7ad500_0;
E_0000023d3c79c270/1 .event anyedge, v0000023d3c7ad1e0_0, v0000023d3c7ad640_0;
E_0000023d3c79c270 .event/or E_0000023d3c79c270/0, E_0000023d3c79c270/1;
L_0000023d3c81bb50 .part L_0000023d3c7b0d50, 3, 1;
L_0000023d3c81be70 .part L_0000023d3c7b0d50, 2, 1;
L_0000023d3c81b8d0 .part L_0000023d3c7b0d50, 1, 1;
L_0000023d3c81b290 .part L_0000023d3c7b0d50, 0, 1;
S_0000023d3c739870 .scope module, "flagreg0" "flopenr" 2 288, 2 485 0, S_0000023d3c73ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000023d3c79c130 .param/l "WIDTH" 0 2 492, +C4<00000000000000000000000000000010>;
v0000023d3c7ad280_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c7aca60_0 .net "d", 1 0, L_0000023d3c81b1f0;  1 drivers
v0000023d3c7ac4c0_0 .net "en", 0 0, L_0000023d3c81cd70;  1 drivers
v0000023d3c7abc00_0 .var "q", 1 0;
v0000023d3c7ad780_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
E_0000023d3c79c1f0 .event posedge, v0000023d3c7ad780_0, v0000023d3c7ad280_0;
S_0000023d3c739a00 .scope module, "flagreg1" "flopenr" 2 281, 2 485 0, S_0000023d3c73ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000023d3c79c9b0 .param/l "WIDTH" 0 2 492, +C4<00000000000000000000000000000010>;
v0000023d3c7ac740_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c7ac7e0_0 .net "d", 1 0, L_0000023d3c81c2d0;  1 drivers
v0000023d3c7abd40_0 .net "en", 0 0, L_0000023d3c81ca50;  1 drivers
v0000023d3c7ad5a0_0 .var "q", 1 0;
v0000023d3c7ad6e0_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
S_0000023d3c7846e0 .scope module, "dec" "decode" 2 184, 2 212 0, S_0000023d3c73eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0000023d3c7b0ea0 .functor AND 1, L_0000023d3c81bfb0, L_0000023d3c81b970, C4<1>, C4<1>;
L_0000023d3c7b0f10 .functor OR 1, L_0000023d3c7b0ea0, L_0000023d3c81c410, C4<0>, C4<0>;
v0000023d3c8122e0_0 .var "ALUControl", 1 0;
v0000023d3c813f00_0 .net "ALUOp", 0 0, L_0000023d3c81b790;  1 drivers
v0000023d3c8126a0_0 .net "ALUSrc", 0 0, L_0000023d3c81c190;  alias, 1 drivers
v0000023d3c813820_0 .net "Branch", 0 0, L_0000023d3c81c410;  1 drivers
v0000023d3c812060_0 .var "FlagW", 1 0;
v0000023d3c812ba0_0 .net "Funct", 5 0, L_0000023d3c81b510;  1 drivers
v0000023d3c8135a0_0 .net "ImmSrc", 1 0, L_0000023d3c81b830;  alias, 1 drivers
v0000023d3c812100_0 .net "MemW", 0 0, L_0000023d3c81bf10;  alias, 1 drivers
v0000023d3c813a00_0 .net "MemtoReg", 0 0, L_0000023d3c81bdd0;  alias, 1 drivers
v0000023d3c8136e0_0 .net "Op", 1 0, L_0000023d3c81c050;  1 drivers
v0000023d3c8129c0_0 .net "PCS", 0 0, L_0000023d3c7b0f10;  alias, 1 drivers
v0000023d3c8121a0_0 .net "Rd", 3 0, L_0000023d3c81c230;  1 drivers
v0000023d3c812d80_0 .net "RegSrc", 1 0, L_0000023d3c81c370;  alias, 1 drivers
v0000023d3c812600_0 .net "RegW", 0 0, L_0000023d3c81b970;  alias, 1 drivers
v0000023d3c813be0_0 .net *"_ivl_10", 9 0, v0000023d3c812ec0_0;  1 drivers
L_0000023d3c81d078 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023d3c813780_0 .net/2u *"_ivl_11", 3 0, L_0000023d3c81d078;  1 drivers
v0000023d3c813280_0 .net *"_ivl_13", 0 0, L_0000023d3c81bfb0;  1 drivers
v0000023d3c813c80_0 .net *"_ivl_15", 0 0, L_0000023d3c7b0ea0;  1 drivers
v0000023d3c812ec0_0 .var "controls", 9 0;
E_0000023d3c79cc70 .event anyedge, v0000023d3c813f00_0, v0000023d3c812ba0_0, v0000023d3c8122e0_0;
E_0000023d3c79c570 .event anyedge, v0000023d3c8136e0_0, v0000023d3c812ba0_0;
L_0000023d3c81c370 .part v0000023d3c812ec0_0, 8, 2;
L_0000023d3c81b830 .part v0000023d3c812ec0_0, 6, 2;
L_0000023d3c81c190 .part v0000023d3c812ec0_0, 5, 1;
L_0000023d3c81bdd0 .part v0000023d3c812ec0_0, 4, 1;
L_0000023d3c81b970 .part v0000023d3c812ec0_0, 3, 1;
L_0000023d3c81bf10 .part v0000023d3c812ec0_0, 2, 1;
L_0000023d3c81c410 .part v0000023d3c812ec0_0, 1, 1;
L_0000023d3c81b790 .part v0000023d3c812ec0_0, 0, 1;
L_0000023d3c81bfb0 .cmp/eq 4, L_0000023d3c81c230, L_0000023d3c81d078;
S_0000023d3c784980 .scope module, "dp" "datapath" 2 148, 2 337 0, S_0000023d3c73e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0000023d3c817520_0 .net "ALUControl", 1 0, v0000023d3c8122e0_0;  alias, 1 drivers
v0000023d3c816580_0 .net "ALUFlags", 3 0, L_0000023d3c879b40;  alias, 1 drivers
v0000023d3c817020_0 .net "ALUResult", 31 0, v0000023d3c814c50_0;  alias, 1 drivers
v0000023d3c8177a0_0 .net "ALUSrc", 0 0, L_0000023d3c81c190;  alias, 1 drivers
v0000023d3c8170c0_0 .net "ExtImm", 31 0, v0000023d3c8144d0_0;  1 drivers
v0000023d3c817200_0 .net "ImmSrc", 1 0, L_0000023d3c81b830;  alias, 1 drivers
v0000023d3c817660_0 .net "Instr", 31 0, L_0000023d3c7b1760;  alias, 1 drivers
v0000023d3c8172a0_0 .net "MemtoReg", 0 0, L_0000023d3c81bdd0;  alias, 1 drivers
v0000023d3c817340_0 .net "PC", 31 0, v0000023d3c814430_0;  alias, 1 drivers
v0000023d3c817480_0 .net "PCNext", 31 0, L_0000023d3c81c4b0;  1 drivers
v0000023d3c8175c0_0 .net "PCPlus4", 31 0, L_0000023d3c81c730;  1 drivers
v0000023d3c817700_0 .net "PCPlus8", 31 0, L_0000023d3c81c0f0;  1 drivers
v0000023d3c819fa0_0 .net "PCSrc", 0 0, L_0000023d3c7b0b90;  alias, 1 drivers
v0000023d3c819960_0 .net "RA1", 3 0, L_0000023d3c81c7d0;  1 drivers
v0000023d3c81acc0_0 .net "RA2", 3 0, L_0000023d3c81bbf0;  1 drivers
v0000023d3c81aa40_0 .net "ReadData", 31 0, L_0000023d3c7b1a70;  alias, 1 drivers
v0000023d3c81aae0_0 .net "RegSrc", 1 0, L_0000023d3c81c370;  alias, 1 drivers
v0000023d3c819a00_0 .net "RegWrite", 0 0, L_0000023d3c7b0ff0;  alias, 1 drivers
v0000023d3c81a9a0_0 .net "Result", 31 0, L_0000023d3c81ce10;  1 drivers
v0000023d3c81a860_0 .net "SrcA", 31 0, L_0000023d3c81caf0;  1 drivers
v0000023d3c81ab80_0 .net "SrcB", 31 0, L_0000023d3c81cf50;  1 drivers
v0000023d3c81af40_0 .net "WriteData", 31 0, L_0000023d3c81ccd0;  alias, 1 drivers
v0000023d3c8196e0_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c81a2c0_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
L_0000023d3c81c550 .part L_0000023d3c7b1760, 16, 4;
L_0000023d3c81ba10 .part L_0000023d3c81c370, 0, 1;
L_0000023d3c81c870 .part L_0000023d3c7b1760, 0, 4;
L_0000023d3c81c9b0 .part L_0000023d3c7b1760, 12, 4;
L_0000023d3c81b5b0 .part L_0000023d3c81c370, 1, 1;
L_0000023d3c81bd30 .part L_0000023d3c7b1760, 12, 4;
L_0000023d3c81ceb0 .part L_0000023d3c7b1760, 0, 24;
S_0000023d3c7458b0 .scope module, "alu" "alu" 2 428, 3 1 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000023d3c7b0ce0 .functor NOT 32, L_0000023d3c81cf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023d3c7b1290 .functor XOR 1, L_0000023d3c8793c0, L_0000023d3c879500, C4<0>, C4<0>;
L_0000023d3c7b0c00 .functor XOR 1, L_0000023d3c7b1290, L_0000023d3c878c40, C4<0>, C4<0>;
L_0000023d3c7b1140 .functor NOT 1, L_0000023d3c7b0c00, C4<0>, C4<0>, C4<0>;
L_0000023d3c7b13e0 .functor XOR 1, L_0000023d3c879320, L_0000023d3c879e60, C4<0>, C4<0>;
L_0000023d3c7b17d0 .functor AND 1, L_0000023d3c7b1140, L_0000023d3c7b13e0, C4<1>, C4<1>;
L_0000023d3c7b1920 .functor NOT 1, L_0000023d3c878b00, C4<0>, C4<0>, C4<0>;
L_0000023d3c7b0c70 .functor AND 1, L_0000023d3c7b17d0, L_0000023d3c7b1920, C4<1>, C4<1>;
L_0000023d3c7b1060 .functor NOT 1, L_0000023d3c878ec0, C4<0>, C4<0>, C4<0>;
L_0000023d3c7b1220 .functor AND 1, L_0000023d3c7b1060, L_0000023d3c878240, C4<1>, C4<1>;
v0000023d3c813000_0 .net "A", 31 0, L_0000023d3c81caf0;  alias, 1 drivers
v0000023d3c813320_0 .net "ALUControl", 1 0, v0000023d3c8122e0_0;  alias, 1 drivers
v0000023d3c812a60_0 .net "ALUFlags", 3 0, L_0000023d3c879b40;  alias, 1 drivers
v0000023d3c813500_0 .net "B", 31 0, L_0000023d3c81cf50;  alias, 1 drivers
v0000023d3c813b40_0 .net "Carry", 0 0, L_0000023d3c7b1220;  1 drivers
v0000023d3c8130a0_0 .net "Negative", 0 0, L_0000023d3c878ce0;  1 drivers
v0000023d3c813460_0 .net "Overflow", 0 0, L_0000023d3c7b0c70;  1 drivers
v0000023d3c814c50_0 .var "Result", 31 0;
v0000023d3c815010_0 .net "Sum", 32 0, L_0000023d3c879000;  1 drivers
v0000023d3c814a70_0 .net "Zero", 0 0, L_0000023d3c878420;  1 drivers
v0000023d3c814930_0 .net *"_ivl_1", 0 0, L_0000023d3c878740;  1 drivers
v0000023d3c8146b0_0 .net *"_ivl_10", 31 0, L_0000023d3c7b0ce0;  1 drivers
v0000023d3c815830_0 .net *"_ivl_14", 32 0, L_0000023d3c878880;  1 drivers
L_0000023d3c81d348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023d3c814250_0 .net *"_ivl_17", 0 0, L_0000023d3c81d348;  1 drivers
v0000023d3c815150_0 .net *"_ivl_18", 32 0, L_0000023d3c878920;  1 drivers
v0000023d3c815d30_0 .net *"_ivl_2", 31 0, L_0000023d3c8789c0;  1 drivers
L_0000023d3c81d390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023d3c815c90_0 .net *"_ivl_21", 0 0, L_0000023d3c81d390;  1 drivers
v0000023d3c814b10_0 .net *"_ivl_22", 32 0, L_0000023d3c878a60;  1 drivers
v0000023d3c814bb0_0 .net *"_ivl_25", 0 0, L_0000023d3c879be0;  1 drivers
v0000023d3c8147f0_0 .net *"_ivl_26", 32 0, L_0000023d3c879fa0;  1 drivers
L_0000023d3c81d3d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d3c815ab0_0 .net *"_ivl_29", 31 0, L_0000023d3c81d3d8;  1 drivers
v0000023d3c815dd0_0 .net *"_ivl_33", 0 0, L_0000023d3c8793c0;  1 drivers
v0000023d3c814e30_0 .net *"_ivl_35", 0 0, L_0000023d3c879500;  1 drivers
v0000023d3c8142f0_0 .net *"_ivl_36", 0 0, L_0000023d3c7b1290;  1 drivers
v0000023d3c814cf0_0 .net *"_ivl_39", 0 0, L_0000023d3c878c40;  1 drivers
v0000023d3c815bf0_0 .net *"_ivl_40", 0 0, L_0000023d3c7b0c00;  1 drivers
v0000023d3c815290_0 .net *"_ivl_42", 0 0, L_0000023d3c7b1140;  1 drivers
v0000023d3c814070_0 .net *"_ivl_45", 0 0, L_0000023d3c879320;  1 drivers
v0000023d3c8149d0_0 .net *"_ivl_47", 0 0, L_0000023d3c879e60;  1 drivers
v0000023d3c8155b0_0 .net *"_ivl_48", 0 0, L_0000023d3c7b13e0;  1 drivers
L_0000023d3c81d2b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d3c815330_0 .net *"_ivl_5", 30 0, L_0000023d3c81d2b8;  1 drivers
v0000023d3c815970_0 .net *"_ivl_50", 0 0, L_0000023d3c7b17d0;  1 drivers
v0000023d3c815650_0 .net *"_ivl_53", 0 0, L_0000023d3c878b00;  1 drivers
v0000023d3c814d90_0 .net *"_ivl_54", 0 0, L_0000023d3c7b1920;  1 drivers
L_0000023d3c81d420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d3c814890_0 .net/2u *"_ivl_58", 31 0, L_0000023d3c81d420;  1 drivers
L_0000023d3c81d300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d3c814ed0_0 .net/2u *"_ivl_6", 31 0, L_0000023d3c81d300;  1 drivers
v0000023d3c814750_0 .net *"_ivl_65", 0 0, L_0000023d3c878ec0;  1 drivers
v0000023d3c814f70_0 .net *"_ivl_66", 0 0, L_0000023d3c7b1060;  1 drivers
v0000023d3c815b50_0 .net *"_ivl_69", 0 0, L_0000023d3c878240;  1 drivers
v0000023d3c815a10_0 .net *"_ivl_8", 0 0, L_0000023d3c878ba0;  1 drivers
v0000023d3c8150b0_0 .net "mux2_1", 31 0, L_0000023d3c878d80;  1 drivers
E_0000023d3c79c2b0 .event anyedge, v0000023d3c8122e0_0, v0000023d3c815010_0, v0000023d3c813000_0, v0000023d3c813500_0;
L_0000023d3c878740 .part v0000023d3c8122e0_0, 0, 1;
L_0000023d3c8789c0 .concat [ 1 31 0 0], L_0000023d3c878740, L_0000023d3c81d2b8;
L_0000023d3c878ba0 .cmp/eq 32, L_0000023d3c8789c0, L_0000023d3c81d300;
L_0000023d3c878d80 .functor MUXZ 32, L_0000023d3c7b0ce0, L_0000023d3c81cf50, L_0000023d3c878ba0, C4<>;
L_0000023d3c878880 .concat [ 32 1 0 0], L_0000023d3c81caf0, L_0000023d3c81d348;
L_0000023d3c878920 .concat [ 32 1 0 0], L_0000023d3c878d80, L_0000023d3c81d390;
L_0000023d3c878a60 .arith/sum 33, L_0000023d3c878880, L_0000023d3c878920;
L_0000023d3c879be0 .part v0000023d3c8122e0_0, 0, 1;
L_0000023d3c879fa0 .concat [ 1 32 0 0], L_0000023d3c879be0, L_0000023d3c81d3d8;
L_0000023d3c879000 .arith/sum 33, L_0000023d3c878a60, L_0000023d3c879fa0;
L_0000023d3c8793c0 .part v0000023d3c8122e0_0, 0, 1;
L_0000023d3c879500 .part L_0000023d3c81caf0, 31, 1;
L_0000023d3c878c40 .part L_0000023d3c81cf50, 31, 1;
L_0000023d3c879320 .part L_0000023d3c879000, 31, 1;
L_0000023d3c879e60 .part L_0000023d3c81caf0, 31, 1;
L_0000023d3c878b00 .part v0000023d3c8122e0_0, 1, 1;
L_0000023d3c878420 .cmp/eq 32, L_0000023d3c81d420, v0000023d3c814c50_0;
L_0000023d3c878ce0 .part v0000023d3c814c50_0, 31, 1;
L_0000023d3c878ec0 .part v0000023d3c8122e0_0, 1, 1;
L_0000023d3c878240 .part L_0000023d3c879000, 32, 1;
L_0000023d3c879b40 .concat [ 1 1 1 1], L_0000023d3c7b0c70, L_0000023d3c7b1220, L_0000023d3c878420, L_0000023d3c878ce0;
S_0000023d3c745a40 .scope module, "ext" "extend" 2 414, 2 460 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000023d3c8144d0_0 .var "ExtImm", 31 0;
v0000023d3c814110_0 .net "ImmSrc", 1 0, L_0000023d3c81b830;  alias, 1 drivers
v0000023d3c815470_0 .net "Instr", 23 0, L_0000023d3c81ceb0;  1 drivers
E_0000023d3c79c3b0 .event anyedge, v0000023d3c8135a0_0, v0000023d3c815470_0;
S_0000023d3c783390 .scope module, "pcadd1" "adder" 2 375, 2 474 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000023d3c79c9f0 .param/l "WIDTH" 0 2 479, +C4<00000000000000000000000000100000>;
v0000023d3c8151f0_0 .net "a", 31 0, v0000023d3c814430_0;  alias, 1 drivers
L_0000023d3c81d0c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023d3c8156f0_0 .net "b", 31 0, L_0000023d3c81d0c0;  1 drivers
v0000023d3c814390_0 .net "y", 31 0, L_0000023d3c81c730;  alias, 1 drivers
L_0000023d3c81c730 .arith/sum 32, v0000023d3c814430_0, L_0000023d3c81d0c0;
S_0000023d3c77cdd0 .scope module, "pcadd2" "adder" 2 380, 2 474 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000023d3c79c430 .param/l "WIDTH" 0 2 479, +C4<00000000000000000000000000100000>;
v0000023d3c814570_0 .net "a", 31 0, L_0000023d3c81c730;  alias, 1 drivers
L_0000023d3c81d108 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023d3c815e70_0 .net "b", 31 0, L_0000023d3c81d108;  1 drivers
v0000023d3c8153d0_0 .net "y", 31 0, L_0000023d3c81c0f0;  alias, 1 drivers
L_0000023d3c81c0f0 .arith/sum 32, L_0000023d3c81c730, L_0000023d3c81d108;
S_0000023d3c77cf60 .scope module, "pcmux" "mux2" 2 363, 2 523 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023d3c79bfb0 .param/l "WIDTH" 0 2 529, +C4<00000000000000000000000000100000>;
v0000023d3c815510_0 .net "d0", 31 0, L_0000023d3c81c730;  alias, 1 drivers
v0000023d3c815790_0 .net "d1", 31 0, L_0000023d3c81ce10;  alias, 1 drivers
v0000023d3c8158d0_0 .net "s", 0 0, L_0000023d3c7b0b90;  alias, 1 drivers
v0000023d3c814610_0 .net "y", 31 0, L_0000023d3c81c4b0;  alias, 1 drivers
L_0000023d3c81c4b0 .functor MUXZ 32, L_0000023d3c81c730, L_0000023d3c81ce10, L_0000023d3c7b0b90, C4<>;
S_0000023d3c77d0f0 .scope module, "pcreg" "flopr" 2 369, 2 505 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000023d3c79cc30 .param/l "WIDTH" 0 2 511, +C4<00000000000000000000000000100000>;
v0000023d3c815f10_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c8141b0_0 .net "d", 31 0, L_0000023d3c81c4b0;  alias, 1 drivers
v0000023d3c814430_0 .var "q", 31 0;
v0000023d3c817a20_0 .net "reset", 0 0, v0000023d3c81c5f0_0;  alias, 1 drivers
S_0000023d3c742350 .scope module, "ra1mux" "mux2" 2 385, 2 523 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000023d3c79c7f0 .param/l "WIDTH" 0 2 529, +C4<00000000000000000000000000000100>;
v0000023d3c816b20_0 .net "d0", 3 0, L_0000023d3c81c550;  1 drivers
L_0000023d3c81d150 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023d3c8163a0_0 .net "d1", 3 0, L_0000023d3c81d150;  1 drivers
v0000023d3c816bc0_0 .net "s", 0 0, L_0000023d3c81ba10;  1 drivers
v0000023d3c8166c0_0 .net "y", 3 0, L_0000023d3c81c7d0;  alias, 1 drivers
L_0000023d3c81c7d0 .functor MUXZ 4, L_0000023d3c81c550, L_0000023d3c81d150, L_0000023d3c81ba10, C4<>;
S_0000023d3c818ea0 .scope module, "ra2mux" "mux2" 2 391, 2 523 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000023d3c79c070 .param/l "WIDTH" 0 2 529, +C4<00000000000000000000000000000100>;
v0000023d3c816d00_0 .net "d0", 3 0, L_0000023d3c81c870;  1 drivers
v0000023d3c817ac0_0 .net "d1", 3 0, L_0000023d3c81c9b0;  1 drivers
v0000023d3c817e80_0 .net "s", 0 0, L_0000023d3c81b5b0;  1 drivers
v0000023d3c816440_0 .net "y", 3 0, L_0000023d3c81bbf0;  alias, 1 drivers
L_0000023d3c81bbf0 .functor MUXZ 4, L_0000023d3c81c870, L_0000023d3c81c9b0, L_0000023d3c81b5b0, C4<>;
S_0000023d3c8183b0 .scope module, "resmux" "mux2" 2 408, 2 523 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023d3c79c830 .param/l "WIDTH" 0 2 529, +C4<00000000000000000000000000100000>;
v0000023d3c8164e0_0 .net "d0", 31 0, v0000023d3c814c50_0;  alias, 1 drivers
v0000023d3c817c00_0 .net "d1", 31 0, L_0000023d3c7b1a70;  alias, 1 drivers
v0000023d3c816a80_0 .net "s", 0 0, L_0000023d3c81bdd0;  alias, 1 drivers
v0000023d3c817ca0_0 .net "y", 31 0, L_0000023d3c81ce10;  alias, 1 drivers
L_0000023d3c81ce10 .functor MUXZ 32, v0000023d3c814c50_0, L_0000023d3c7b1a70, L_0000023d3c81bdd0, C4<>;
S_0000023d3c818090 .scope module, "rf" "regfile" 2 397, 2 437 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000023d3c81d198 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023d3c816620_0 .net/2u *"_ivl_0", 3 0, L_0000023d3c81d198;  1 drivers
L_0000023d3c81d228 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023d3c816da0_0 .net/2u *"_ivl_12", 3 0, L_0000023d3c81d228;  1 drivers
v0000023d3c816940_0 .net *"_ivl_14", 0 0, L_0000023d3c81bc90;  1 drivers
v0000023d3c816760_0 .net *"_ivl_16", 31 0, L_0000023d3c81cb90;  1 drivers
v0000023d3c817840_0 .net *"_ivl_18", 5 0, L_0000023d3c81cc30;  1 drivers
v0000023d3c8173e0_0 .net *"_ivl_2", 0 0, L_0000023d3c81b650;  1 drivers
L_0000023d3c81d270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d3c817160_0 .net *"_ivl_21", 1 0, L_0000023d3c81d270;  1 drivers
v0000023d3c817d40_0 .net *"_ivl_4", 31 0, L_0000023d3c81b6f0;  1 drivers
v0000023d3c817de0_0 .net *"_ivl_6", 5 0, L_0000023d3c81bab0;  1 drivers
L_0000023d3c81d1e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d3c816300_0 .net *"_ivl_9", 1 0, L_0000023d3c81d1e0;  1 drivers
v0000023d3c816120_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c816f80_0 .net "r15", 31 0, L_0000023d3c81c0f0;  alias, 1 drivers
v0000023d3c8178e0_0 .net "ra1", 3 0, L_0000023d3c81c7d0;  alias, 1 drivers
v0000023d3c817f20_0 .net "ra2", 3 0, L_0000023d3c81bbf0;  alias, 1 drivers
v0000023d3c817980_0 .net "rd1", 31 0, L_0000023d3c81caf0;  alias, 1 drivers
v0000023d3c817b60_0 .net "rd2", 31 0, L_0000023d3c81ccd0;  alias, 1 drivers
v0000023d3c8169e0 .array "rf", 0 14, 31 0;
v0000023d3c816080_0 .net "wa3", 3 0, L_0000023d3c81bd30;  1 drivers
v0000023d3c816800_0 .net "wd3", 31 0, L_0000023d3c81ce10;  alias, 1 drivers
v0000023d3c8161c0_0 .net "we3", 0 0, L_0000023d3c7b0ff0;  alias, 1 drivers
E_0000023d3c79c8f0 .event posedge, v0000023d3c7ad280_0;
L_0000023d3c81b650 .cmp/eq 4, L_0000023d3c81c7d0, L_0000023d3c81d198;
L_0000023d3c81b6f0 .array/port v0000023d3c8169e0, L_0000023d3c81bab0;
L_0000023d3c81bab0 .concat [ 4 2 0 0], L_0000023d3c81c7d0, L_0000023d3c81d1e0;
L_0000023d3c81caf0 .functor MUXZ 32, L_0000023d3c81b6f0, L_0000023d3c81c0f0, L_0000023d3c81b650, C4<>;
L_0000023d3c81bc90 .cmp/eq 4, L_0000023d3c81bbf0, L_0000023d3c81d228;
L_0000023d3c81cb90 .array/port v0000023d3c8169e0, L_0000023d3c81cc30;
L_0000023d3c81cc30 .concat [ 4 2 0 0], L_0000023d3c81bbf0, L_0000023d3c81d270;
L_0000023d3c81ccd0 .functor MUXZ 32, L_0000023d3c81cb90, L_0000023d3c81c0f0, L_0000023d3c81bc90, C4<>;
S_0000023d3c818220 .scope module, "srcbmux" "mux2" 2 419, 2 523 0, S_0000023d3c784980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023d3c79caf0 .param/l "WIDTH" 0 2 529, +C4<00000000000000000000000000100000>;
v0000023d3c816e40_0 .net "d0", 31 0, L_0000023d3c81ccd0;  alias, 1 drivers
v0000023d3c816260_0 .net "d1", 31 0, v0000023d3c8144d0_0;  alias, 1 drivers
v0000023d3c8168a0_0 .net "s", 0 0, L_0000023d3c81c190;  alias, 1 drivers
v0000023d3c816ee0_0 .net "y", 31 0, L_0000023d3c81cf50;  alias, 1 drivers
L_0000023d3c81cf50 .functor MUXZ 32, L_0000023d3c81ccd0, v0000023d3c8144d0_0, L_0000023d3c81c190, C4<>;
S_0000023d3c818540 .scope module, "dmem" "dmem" 2 70, 2 78 0, S_0000023d3c7b9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000023d3c7b1a70 .functor BUFZ 32, L_0000023d3c8787e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d3c819140 .array "RAM", 0 63, 31 0;
v0000023d3c819c80_0 .net *"_ivl_0", 31 0, L_0000023d3c8787e0;  1 drivers
v0000023d3c819280_0 .net *"_ivl_3", 29 0, L_0000023d3c8790a0;  1 drivers
v0000023d3c819d20_0 .net "a", 31 0, v0000023d3c814c50_0;  alias, 1 drivers
v0000023d3c8193c0_0 .net "clk", 0 0, v0000023d3c81b330_0;  alias, 1 drivers
v0000023d3c819460_0 .net "rd", 31 0, L_0000023d3c7b1a70;  alias, 1 drivers
v0000023d3c81a4a0_0 .net "wd", 31 0, L_0000023d3c81ccd0;  alias, 1 drivers
v0000023d3c81a5e0_0 .net "we", 0 0, L_0000023d3c7b0f80;  alias, 1 drivers
L_0000023d3c8787e0 .array/port v0000023d3c819140, L_0000023d3c8790a0;
L_0000023d3c8790a0 .part v0000023d3c814c50_0, 2, 30;
S_0000023d3c8189f0 .scope module, "imem" "imem" 2 65, 2 102 0, S_0000023d3c7b9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000023d3c7b1760 .functor BUFZ 32, L_0000023d3c878f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d3c81a220 .array "RAM", 0 22, 31 0;
v0000023d3c819e60_0 .net *"_ivl_0", 31 0, L_0000023d3c878f60;  1 drivers
v0000023d3c819500_0 .net *"_ivl_3", 29 0, L_0000023d3c878e20;  1 drivers
v0000023d3c8198c0_0 .net "a", 31 0, v0000023d3c814430_0;  alias, 1 drivers
v0000023d3c81a0e0_0 .net "rd", 31 0, L_0000023d3c7b1760;  alias, 1 drivers
L_0000023d3c878f60 .array/port v0000023d3c81a220, L_0000023d3c878e20;
L_0000023d3c878e20 .part v0000023d3c814430_0, 2, 30;
    .scope S_0000023d3c7846e0;
T_0 ;
    %wait E_0000023d3c79c570;
    %load/vec4 v0000023d3c8136e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0000023d3c812ec0_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000023d3c812ba0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0000023d3c812ec0_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0000023d3c812ec0_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000023d3c812ba0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0000023d3c812ec0_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0000023d3c812ec0_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0000023d3c812ec0_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023d3c7846e0;
T_1 ;
    %wait E_0000023d3c79cc70;
    %load/vec4 v0000023d3c813f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023d3c812ba0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023d3c8122e0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023d3c8122e0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023d3c8122e0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023d3c8122e0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023d3c8122e0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0000023d3c812ba0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023d3c812060_0, 4, 1;
    %load/vec4 v0000023d3c812ba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023d3c8122e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023d3c8122e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023d3c812060_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023d3c8122e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023d3c812060_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023d3c739a00;
T_2 ;
    %wait E_0000023d3c79c1f0;
    %load/vec4 v0000023d3c7ad6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023d3c7ad5a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023d3c7abd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000023d3c7ac7e0_0;
    %assign/vec4 v0000023d3c7ad5a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023d3c739870;
T_3 ;
    %wait E_0000023d3c79c1f0;
    %load/vec4 v0000023d3c7ad780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023d3c7abc00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023d3c7ac4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000023d3c7aca60_0;
    %assign/vec4 v0000023d3c7abc00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023d3c7396e0;
T_4 ;
    %wait E_0000023d3c79c270;
    %load/vec4 v0000023d3c7ad000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000023d3c7abca0_0;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000023d3c7abca0_0;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000023d3c7ad820_0;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000023d3c7ad820_0;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000023d3c7ad500_0;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000023d3c7ad500_0;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000023d3c7ad1e0_0;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000023d3c7ad1e0_0;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000023d3c7ad820_0;
    %load/vec4 v0000023d3c7abca0_0;
    %inv;
    %and;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000023d3c7ad820_0;
    %load/vec4 v0000023d3c7abca0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000023d3c7ad640_0;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000023d3c7ad640_0;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000023d3c7abca0_0;
    %inv;
    %load/vec4 v0000023d3c7ad640_0;
    %and;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000023d3c7abca0_0;
    %inv;
    %load/vec4 v0000023d3c7ad640_0;
    %and;
    %inv;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d3c7ac380_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023d3c77d0f0;
T_5 ;
    %wait E_0000023d3c79c1f0;
    %load/vec4 v0000023d3c817a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023d3c814430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023d3c8141b0_0;
    %assign/vec4 v0000023d3c814430_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023d3c818090;
T_6 ;
    %vpi_call 2 449 "$display", "REGDILE: %d %d %d %d %d %d", v0000023d3c8161c0_0, v0000023d3c8178e0_0, v0000023d3c817f20_0, v0000023d3c816080_0, v0000023d3c816800_0, v0000023d3c816f80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023d3c818090;
T_7 ;
    %wait E_0000023d3c79c8f0;
    %load/vec4 v0000023d3c8161c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023d3c816800_0;
    %load/vec4 v0000023d3c816080_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d3c8169e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023d3c818090;
T_8 ;
    %vpi_call 2 458 "$display", "%d", v0000023d3c817980_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000023d3c745a40;
T_9 ;
    %wait E_0000023d3c79c3b0;
    %load/vec4 v0000023d3c814110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023d3c8144d0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023d3c815470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023d3c8144d0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000023d3c815470_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023d3c8144d0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000023d3c815470_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000023d3c815470_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000023d3c8144d0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023d3c7458b0;
T_10 ;
    %wait E_0000023d3c79c2b0;
    %load/vec4 v0000023d3c813320_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0000023d3c815010_0;
    %pad/u 32;
    %store/vec4 v0000023d3c814c50_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0000023d3c813000_0;
    %load/vec4 v0000023d3c813500_0;
    %and;
    %store/vec4 v0000023d3c814c50_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000023d3c813000_0;
    %load/vec4 v0000023d3c813500_0;
    %or;
    %store/vec4 v0000023d3c814c50_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023d3c7458b0;
T_11 ;
    %vpi_call 3 29 "$display", "%d %d %d %d %d", v0000023d3c813000_0, v0000023d3c813500_0, v0000023d3c813320_0, v0000023d3c814c50_0, v0000023d3c812a60_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000023d3c784980;
T_12 ;
    %vpi_call 2 426 "$display", "%d", v0000023d3c81a860_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000023d3c8189f0;
T_13 ;
    %vpi_call 2 107 "$display", " IMEME: %d %d", v0000023d3c8198c0_0, v0000023d3c81a0e0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000023d3c8189f0;
T_14 ;
    %vpi_call 2 110 "$readmemh", "memfile.dat", v0000023d3c81a220 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000023d3c8189f0;
T_15 ;
    %vpi_call 2 114 "$display", "RD: %d", v0000023d3c81a0e0_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000023d3c818540;
T_16 ;
    %wait E_0000023d3c79c8f0;
    %load/vec4 v0000023d3c81a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000023d3c81a4a0_0;
    %load/vec4 v0000023d3c819d20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d3c819140, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023d3c7b9c60;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d3c81c5f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023d3c81c5f0_0, 0;
    %end;
    .thread T_17;
    .scope S_0000023d3c7b9c60;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d3c81b330_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023d3c81b330_0, 0;
    %delay 5, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023d3c7b9c60;
T_19 ;
    %wait E_0000023d3c79c0f0;
    %load/vec4 v0000023d3c81b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000023d3c81a900_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000023d3c81b470_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_call 2 29 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000023d3c81a900_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call 2 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
T_19.4 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023d3c7b9c60;
T_20 ;
    %vpi_call 2 40 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "arm_single.v";
    "./alu.v";
