INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.srcs/sources_1/new/UART_Counter_Led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Counter_Led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/027_UART_RS232_RXD/027_UART_RS232_RXD.srcs/sources_1/new/UART_RXD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RXD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.srcs/sources_1/new/UART_RXD_Cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RXD_Cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.srcs/sources_1/new/UART_RXD_Ctrl_Led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RXD_Ctrl_Led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.srcs/sim_1/new/UART_RXD_Ctrl_Led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RXD_Ctrl_Led_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/028_UART_RS232_RXD_Ctrl_Led/028_UART_RS232_RXD_Ctrl_Led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
