# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: TDP_RAM36K
desc: 36Kb True-dual-port RAM
category: core_fabric
inferable: True

ports:
   WEN_A:
     dir: input
     desc: Write-enable port A
   WEN_B:
     dir: input
     desc: Write-enable port B
   REN_A:
     dir: input
     desc: Read-enable port A
   REN_B:
     dir: input
     desc: Read-enable port B
   CLK_A:
     dir: input
     desc: Clock port A
     bb_attributes: clkbuf_sink
   CLK_B:
     dir: input
     desc: Clock port B
     bb_attributes: clkbuf_sink
   BE_A[3:0]:
     dir: input
     desc: Byte-write enable port A
   BE_B[3:0]:
     dir: input
     desc: Byte-write enable port B
   ADDR_A[14:0]:
     dir: input
     desc: Address port A, align MSBs and connect unused MSBs to logic 0
   ADDR_B[14:0]:
     dir: input
     desc: Address port B, align MSBs and connect unused MSBs to logic 0
   WDATA_A[31:0]:
     dir: input
     desc: Write data port A
   WPARITY_A[3:0]:
     dir: input
     desc: Write parity data port A
   WDATA_B[31:0]:
     dir: input
     desc: Write data port B
   WPARITY_B[3:0]:
     dir: input
     desc: Write parity port B
   RDATA_A[31:0]:
     dir: output
     desc: Read data port A
     type: reg
     default: "{32{1'b0}}"
   RPARITY_A[3:0]:
     dir: output
     desc: Read parity port A
     type: reg
     default: 4'h0
   RDATA_B[31:0]:
     dir: output
     desc: Read data port B
     type: reg
     default: "{32{1'b0}}"
   RPARITY_B[3:0]:
     dir: output
     desc: Read parity port B
     type: reg
     default: 4'h0

parameters:
    INIT:
      desc_above: /* verilator lint_off WIDTHCONCAT */ 
      desc: Initial Contents of memory
      desc_below: /* verilator lint_on WIDTHCONCAT */
      default: "{32768{1'b0}}"
      vector: 32768
    INIT_PARITY:
      desc: Initial Contents of memory
      default: "{4096{1'b0}}"
      vector: 4096
    WRITE_WIDTH_A:
      desc: Write data width on port A (1, 2, 4, 9, 18, 36)
      type: integer
      default: 36
      values:
      - 1
      - 2
      - 4
      - 9
      - 18
      - 36
    READ_WIDTH_A:
      desc: Read data width on port A (1, 2, 4, 9, 18, 36)
      type: integer
      default: WRITE_WIDTH_A
      values:
      - 1
      - 2
      - 4
      - 9
      - 18
      - 36
    WRITE_WIDTH_B:
      desc: Write data width on port B (1, 2, 4, 9, 18, 36)
      type: integer
      default: WRITE_WIDTH_A
      values:
      - 1
      - 2
      - 4
      - 9
      - 18
      - 36
    READ_WIDTH_B:
      desc: Read data width on port B (1, 2, 4, 9, 18, 36)
      type: integer
      default: READ_WIDTH_A
      values:
      - 1
      - 2
      - 4
      - 9
      - 18
      - 36
