*Info*    Exporting services from client ... 

*Info*    Client has finished starting ... 



*Info*    Configuring the session ...

	Library      = Folded_Cascoded_AMP_Lib
	Cell         = Sizing_bench_7_8
	View         = schematic
	Simulator    = spectre
	State Path   = $AXL_SETUPDB_DIR/test_states
	State Name   = Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1_none_Interactive.17
	Results DB   = /home/cadence/Desktop/Analog_Projects/Folded_Cascoded_AMP/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17.rdb
	Results Dir  = /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1
	Results Loc  = /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data
	Project Dir  = /home/cadence/simulation
	Setup DB loc = /home/cadence/Desktop/Analog_Projects/Folded_Cascoded_AMP/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl
	File Encoding = 0


*Info*    Spectre controlMode is set "batch".






*Info*    Run start for Point ID (11 1) on testbench [
          Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1 ].

Resetting statistical vars

*Info*    Setting parameter values ...

Setting var Vds = "1"
Setting var Vgs = "0"
Setting temp(T) = 27

*Info*    Netlist Directory =
          /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1/netlist


*Info*    Data Directory    =
          /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1


*Info*    Creating Netlist for Point ID (11 1)

generate netlist...
Begin Incremental Netlisting Apr 30 01:02:58 2025
End netlisting Apr 30 01:02:58 2025

	The netlist is up to date.
	Time taken to compare the design with netlist:   0.0s
      ...successful.
compose simulator input file...
      ...successful.

*Info*    Running simulation on testbench [
          Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1 ] for Point ID
          (11 1).

Delete psf data in /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1/psf.
compose simulator input file...
      ...successful.
start simulator if needed...
      ...successful.
simulate...
To view the simulator output, right-click on the test name, result 
name, or any value in the "Results" tab of the Outputs section and 
choose "Output Log" menu option.
INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
        on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
        to view the simulation run log.

*Error*   Error ID  = 5011
*Error*   Error Msg = Simulator failed to complete the simulation.

          Error found by spectre during circuit read-in.
Error found
          by spectre during circuit read-in.
ERROR: "input.scs" 21:
          No section found with name `tt_disers' defined in file
          `/home/cadence/Desktop/Analog_Projects/Folded_Cascoded_AMP/scs_files/crn
65gplus_2d5_lk_v1d0.scs'.
Error found by spectre during AHDL read-in.
Error found by spectre during AHDL read-in.
ERROR (SFE-868): "/home/cadence/Desktop/Analog_Projects/Folded_Cascoded_AMP/scs_files/crn65gplus_2d5_lk_v1d0.scs" 114738: Unable to open input file
           `m
osCAPrf_ahdl.va'.










*Info*    Run start for Point ID (11 1) on testbench [
          Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1 ].

Resetting statistical vars

*Info*    Setting parameter values ...

Setting var Vds = "1"
Setting var Vgs = "0"
Setting temp(T) = 27

*Info*    Netlist Directory =
          /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1/netlist


*Info*    Data Directory    =
          /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1


*Info*    Creating Netlist for Point ID (11 1)

generate netlist...
Begin Incremental Netlisting Apr 30 01:03:02 2025
End netlisting Apr 30 01:03:02 2025

	The netlist is up to date.
	Time taken to compare the design with netlist:   0.0s
      ...successful.
compose simulator input file...
      ...successful.

*Info*    Running simulation on testbench [
          Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1 ] for Point ID
          (11 1).

Delete psf data in /home/cadence/simulation/Folded_Cascoded_AMP_Lib/Sizing_bench_7_8/adexl/results/data/Interactive.17/1/Folded_Cascoded_AMP_Lib:Sizing_bench_7_8:1/psf.
compose simulator input file...
      ...successful.
start simulator if needed...
      ...successful.
simulate...
To view the simulator output, right-click on the test name, result 
name, or any value in the "Results" tab of the Outputs section and 
choose "Output Log" menu option.
INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
        on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
        to view the simulation run log.

*Error*   Error ID  = 5011
*Error*   Error Msg = Simulator failed to complete the simulation.

          Error found by spectre during circuit read-in.
Error found
          by spectre during circuit read-in.
ERROR: "input.scs" 21:
          No section found with name `tt_disers' defined in file
          `/home/cadence/Desktop/Analog_Projects/Folded_Cascoded_AMP/scs_files/crn
65gplus_2d5_lk_v1d0.scs'.
Error found by spectre during AHDL read-in.
Error found by spectre during AHDL read-in.
ERROR (SFE-868): "/home/cadence/Desktop/Analog_Projects/Folded_Cascoded_AMP/scs_files/crn65gplus_2d5_lk_v1d0.scs" 114738: Unable to open input file
           `m
osCAPrf_ahdl.va'.





Simulation design variables differ from those on the cellView,
they have been saved in the file "/tmp/saved-design-variables".
To save future changes, copy variables to cellView before exiting.
