#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 30 23:41:55 2022
# Process ID: 6712
# Current directory: C:/BlockCipher/project_1/project_1.runs/design_1_myip_0_11_synth_1
# Command line: vivado.exe -log design_1_myip_0_11.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_11.tcl
# Log file: C:/BlockCipher/project_1/project_1.runs/design_1_myip_0_11_synth_1/design_1_myip_0_11.vds
# Journal file: C:/BlockCipher/project_1/project_1.runs/design_1_myip_0_11_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myip_0_11.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/BlockCipher/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_myip_0_11 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myip_0_11' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_11/synth/design_1_myip_0_11.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0.vhd:5' bound to instance 'U0' of component 'myip_v1_0' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_11/synth/design_1_myip_0_11.vhd:148]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0_S00_AXI' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0_S00_AXI.vhd:5' bound to instance 'myip_v1_0_S00_AXI_inst' of component 'myip_v1_0_S00_AXI' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'BlockCipher' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:4' bound to instance 'BLOCK_CIPHER_COMP' of component 'BlockCipher' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0_S00_AXI.vhd:644]
INFO: [Synth 8-638] synthesizing module 'BlockCipher' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:31]
INFO: [Synth 8-3491] module 'LFSR' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/LFSR.vhd:5' bound to instance 'LFSR_COMP' of component 'LFSR' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:79]
INFO: [Synth 8-638] synthesizing module 'LFSR' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/LFSR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (1#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/LFSR.vhd:15]
INFO: [Synth 8-3491] module 'ALFSR' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/ALFSR.vhd:4' bound to instance 'ALFSR_COMP' of component 'ALFSR' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALFSR' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/ALFSR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALFSR' (2#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/ALFSR.vhd:13]
INFO: [Synth 8-3491] module 'FA' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/FA.vhd:4' bound to instance 'FA_COMP' of component 'FA' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:83]
INFO: [Synth 8-638] synthesizing module 'FA' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/FA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/FA.vhd:12]
INFO: [Synth 8-3491] module 'EDGE' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/EDGE.vhd:5' bound to instance 'EDGE_COMP' of component 'EDGE' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:85]
INFO: [Synth 8-638] synthesizing module 'EDGE' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/EDGE.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'EDGE' (4#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/EDGE.vhd:13]
INFO: [Synth 8-3491] module 'NET' declared at 'c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/NET.vhd:4' bound to instance 'NET_COMP' of component 'NET' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:87]
INFO: [Synth 8-638] synthesizing module 'NET' [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/NET.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'NET' (5#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/NET.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BlockCipher' (6#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/src/BlockCipher.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI' (7#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (8#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8b0b/hdl/myip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_0_11' (9#1) [c:/BlockCipher/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_11/synth/design_1_myip_0_11.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1072.918 ; gain = 43.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1076.918 ; gain = 47.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1076.918 ; gain = 47.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1076.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1243.855 ; gain = 4.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'EDGE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s4 |                              000 |                              000
                      s3 |                              001 |                              001
                      s2 |                              010 |                              010
                      s1 |                              011 |                              011
                      s0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'EDGE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 15    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 1     
	   2 Input  254 Bit        Muxes := 1     
	   2 Input  253 Bit        Muxes := 1     
	   2 Input  252 Bit        Muxes := 1     
	   2 Input  251 Bit        Muxes := 1     
	   2 Input  250 Bit        Muxes := 1     
	   2 Input  249 Bit        Muxes := 1     
	   2 Input  248 Bit        Muxes := 1     
	   2 Input  247 Bit        Muxes := 1     
	   2 Input  246 Bit        Muxes := 1     
	   2 Input  245 Bit        Muxes := 1     
	   2 Input  244 Bit        Muxes := 1     
	   2 Input  243 Bit        Muxes := 1     
	   2 Input  242 Bit        Muxes := 1     
	   2 Input  241 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  239 Bit        Muxes := 1     
	   2 Input  238 Bit        Muxes := 1     
	   2 Input  237 Bit        Muxes := 1     
	   2 Input  236 Bit        Muxes := 1     
	   2 Input  235 Bit        Muxes := 1     
	   2 Input  234 Bit        Muxes := 1     
	   2 Input  233 Bit        Muxes := 1     
	   2 Input  232 Bit        Muxes := 1     
	   2 Input  231 Bit        Muxes := 1     
	   2 Input  230 Bit        Muxes := 1     
	   2 Input  229 Bit        Muxes := 1     
	   2 Input  228 Bit        Muxes := 1     
	   2 Input  227 Bit        Muxes := 1     
	   2 Input  226 Bit        Muxes := 1     
	   2 Input  225 Bit        Muxes := 1     
	   2 Input  224 Bit        Muxes := 1     
	   2 Input  223 Bit        Muxes := 1     
	   2 Input  222 Bit        Muxes := 1     
	   2 Input  221 Bit        Muxes := 1     
	   2 Input  220 Bit        Muxes := 1     
	   2 Input  219 Bit        Muxes := 1     
	   2 Input  218 Bit        Muxes := 1     
	   2 Input  217 Bit        Muxes := 1     
	   2 Input  216 Bit        Muxes := 1     
	   2 Input  215 Bit        Muxes := 1     
	   2 Input  214 Bit        Muxes := 1     
	   2 Input  213 Bit        Muxes := 1     
	   2 Input  212 Bit        Muxes := 1     
	   2 Input  211 Bit        Muxes := 1     
	   2 Input  210 Bit        Muxes := 1     
	   2 Input  209 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input  207 Bit        Muxes := 1     
	   2 Input  206 Bit        Muxes := 1     
	   2 Input  205 Bit        Muxes := 1     
	   2 Input  204 Bit        Muxes := 1     
	   2 Input  203 Bit        Muxes := 1     
	   2 Input  202 Bit        Muxes := 1     
	   2 Input  201 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 1     
	   2 Input  199 Bit        Muxes := 1     
	   2 Input  198 Bit        Muxes := 1     
	   2 Input  197 Bit        Muxes := 1     
	   2 Input  196 Bit        Muxes := 1     
	   2 Input  195 Bit        Muxes := 1     
	   2 Input  194 Bit        Muxes := 1     
	   2 Input  193 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 1     
	   2 Input  191 Bit        Muxes := 1     
	   2 Input  190 Bit        Muxes := 1     
	   2 Input  189 Bit        Muxes := 1     
	   2 Input  188 Bit        Muxes := 1     
	   2 Input  187 Bit        Muxes := 1     
	   2 Input  186 Bit        Muxes := 1     
	   2 Input  185 Bit        Muxes := 1     
	   2 Input  184 Bit        Muxes := 1     
	   2 Input  183 Bit        Muxes := 1     
	   2 Input  182 Bit        Muxes := 1     
	   2 Input  181 Bit        Muxes := 1     
	   2 Input  180 Bit        Muxes := 1     
	   2 Input  179 Bit        Muxes := 1     
	   2 Input  178 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 1     
	   2 Input  176 Bit        Muxes := 1     
	   2 Input  175 Bit        Muxes := 1     
	   2 Input  174 Bit        Muxes := 1     
	   2 Input  173 Bit        Muxes := 1     
	   2 Input  172 Bit        Muxes := 1     
	   2 Input  171 Bit        Muxes := 1     
	   2 Input  170 Bit        Muxes := 1     
	   2 Input  169 Bit        Muxes := 1     
	   2 Input  168 Bit        Muxes := 1     
	   2 Input  167 Bit        Muxes := 1     
	   2 Input  166 Bit        Muxes := 1     
	   2 Input  165 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 1     
	   2 Input  162 Bit        Muxes := 1     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  159 Bit        Muxes := 1     
	   2 Input  158 Bit        Muxes := 1     
	   2 Input  157 Bit        Muxes := 1     
	   2 Input  156 Bit        Muxes := 1     
	   2 Input  155 Bit        Muxes := 1     
	   2 Input  154 Bit        Muxes := 1     
	   2 Input  153 Bit        Muxes := 1     
	   2 Input  152 Bit        Muxes := 1     
	   2 Input  151 Bit        Muxes := 1     
	   2 Input  150 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 1     
	   2 Input  148 Bit        Muxes := 1     
	   2 Input  147 Bit        Muxes := 1     
	   2 Input  146 Bit        Muxes := 1     
	   2 Input  145 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  143 Bit        Muxes := 1     
	   2 Input  142 Bit        Muxes := 1     
	   2 Input  141 Bit        Muxes := 1     
	   2 Input  140 Bit        Muxes := 1     
	   2 Input  139 Bit        Muxes := 1     
	   2 Input  138 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  134 Bit        Muxes := 1     
	   2 Input  133 Bit        Muxes := 1     
	   2 Input  132 Bit        Muxes := 1     
	   2 Input  131 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  123 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 1     
	   2 Input  121 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input  107 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 1     
	   2 Input  105 Bit        Muxes := 1     
	   2 Input  104 Bit        Muxes := 1     
	   2 Input  103 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  101 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   99 Bit        Muxes := 1     
	   2 Input   98 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 1     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 1     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	  22 Input   32 Bit        Muxes := 14    
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:50 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:51 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:52 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    66|
|2     |LUT1   |     4|
|3     |LUT2   |   261|
|4     |LUT3   |   513|
|5     |LUT4   |   267|
|6     |LUT5   |    94|
|7     |LUT6   |   142|
|8     |MUXF7  |    64|
|9     |FDRE   |  1540|
|10    |FDSE   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 1243.855 ; gain = 214.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:50 . Memory (MB): peak = 1243.855 ; gain = 47.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:01 . Memory (MB): peak = 1243.855 ; gain = 214.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1243.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1243.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:18 . Memory (MB): peak = 1243.855 ; gain = 214.383
INFO: [Common 17-1381] The checkpoint 'C:/BlockCipher/project_1/project_1.runs/design_1_myip_0_11_synth_1/design_1_myip_0_11.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_0_11, cache-ID = 804a198f1460a223
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/BlockCipher/project_1/project_1.runs/design_1_myip_0_11_synth_1/design_1_myip_0_11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_0_11_utilization_synth.rpt -pb design_1_myip_0_11_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 23:44:25 2022...
