begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting  * Copyright (c) 2002-2006 Atheros Communications, Inc.  *  * Permission to use, copy, modify, and/or distribute this software for any  * purpose with or without fee is hereby granted, provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.  *  * $Id: ar5211_keycache.c,v 1.4 2008/11/10 04:08:02 sam Exp $  */
end_comment

begin_include
include|#
directive|include
file|"opt_ah.h"
end_include

begin_include
include|#
directive|include
file|"ah.h"
end_include

begin_include
include|#
directive|include
file|"ah_internal.h"
end_include

begin_include
include|#
directive|include
file|"ar5211/ar5211.h"
end_include

begin_include
include|#
directive|include
file|"ar5211/ar5211reg.h"
end_include

begin_comment
comment|/*  *  Chips-specific key cache routines.  */
end_comment

begin_define
define|#
directive|define
name|AR_KEYTABLE_SIZE
value|128
end_define

begin_define
define|#
directive|define
name|KEY_XOR
value|0xaa
end_define

begin_comment
comment|/*  * Return the size of the hardware key cache.  */
end_comment

begin_function
name|uint32_t
name|ar5211GetKeyCacheSize
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|)
block|{
return|return
name|AR_KEYTABLE_SIZE
return|;
block|}
end_function

begin_comment
comment|/*  * Return true if the specific key cache entry is valid.  */
end_comment

begin_function
name|HAL_BOOL
name|ar5211IsKeyCacheEntryValid
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint16_t
name|entry
parameter_list|)
block|{
if|if
condition|(
name|entry
operator|<
name|AR_KEYTABLE_SIZE
condition|)
block|{
name|uint32_t
name|val
init|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_MAC1
argument_list|(
name|entry
argument_list|)
argument_list|)
decl_stmt|;
if|if
condition|(
name|val
operator|&
name|AR_KEYTABLE_VALID
condition|)
return|return
name|AH_TRUE
return|;
block|}
return|return
name|AH_FALSE
return|;
block|}
end_function

begin_comment
comment|/*  * Clear the specified key cache entry  */
end_comment

begin_function
name|HAL_BOOL
name|ar5211ResetKeyCacheEntry
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint16_t
name|entry
parameter_list|)
block|{
if|if
condition|(
name|entry
operator|<
name|AR_KEYTABLE_SIZE
condition|)
block|{
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY0
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY1
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY2
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY3
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY4
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_TYPE
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_MAC0
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_MAC1
argument_list|(
name|entry
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
return|return
name|AH_FALSE
return|;
block|}
end_function

begin_comment
comment|/*  * Sets the mac part of the specified key cache entry and mark it valid.  */
end_comment

begin_function
name|HAL_BOOL
name|ar5211SetKeyCacheEntryMac
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint16_t
name|entry
parameter_list|,
specifier|const
name|uint8_t
modifier|*
name|mac
parameter_list|)
block|{
name|uint32_t
name|macHi
decl_stmt|,
name|macLo
decl_stmt|;
if|if
condition|(
name|entry
operator|>=
name|AR_KEYTABLE_SIZE
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: entry %u out of range\n"
argument_list|,
name|__func__
argument_list|,
name|entry
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
comment|/* 	 * Set MAC address -- shifted right by 1.  MacLo is 	 * the 4 MSBs, and MacHi is the 2 LSBs. 	 */
if|if
condition|(
name|mac
operator|!=
name|AH_NULL
condition|)
block|{
name|macHi
operator|=
operator|(
name|mac
index|[
literal|5
index|]
operator|<<
literal|8
operator|)
operator||
name|mac
index|[
literal|4
index|]
expr_stmt|;
name|macLo
operator|=
operator|(
name|mac
index|[
literal|3
index|]
operator|<<
literal|24
operator|)
operator||
operator|(
name|mac
index|[
literal|2
index|]
operator|<<
literal|16
operator|)
operator||
operator|(
name|mac
index|[
literal|1
index|]
operator|<<
literal|8
operator|)
operator||
name|mac
index|[
literal|0
index|]
expr_stmt|;
name|macLo
operator|>>=
literal|1
expr_stmt|;
name|macLo
operator||=
operator|(
name|macHi
operator|&
literal|1
operator|)
operator|<<
literal|31
expr_stmt|;
comment|/* carry */
name|macHi
operator|>>=
literal|1
expr_stmt|;
block|}
else|else
block|{
name|macLo
operator|=
name|macHi
operator|=
literal|0
expr_stmt|;
block|}
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_MAC0
argument_list|(
name|entry
argument_list|)
argument_list|,
name|macLo
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_MAC1
argument_list|(
name|entry
argument_list|)
argument_list|,
name|macHi
operator||
name|AR_KEYTABLE_VALID
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_comment
comment|/*  * Sets the contents of the specified key cache entry.  */
end_comment

begin_function
name|HAL_BOOL
name|ar5211SetKeyCacheEntry
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|uint16_t
name|entry
parameter_list|,
specifier|const
name|HAL_KEYVAL
modifier|*
name|k
parameter_list|,
specifier|const
name|uint8_t
modifier|*
name|mac
parameter_list|,
name|int
name|xorKey
parameter_list|)
block|{
name|uint32_t
name|key0
decl_stmt|,
name|key1
decl_stmt|,
name|key2
decl_stmt|,
name|key3
decl_stmt|,
name|key4
decl_stmt|;
name|uint32_t
name|keyType
decl_stmt|;
name|uint32_t
name|xorMask
init|=
name|xorKey
condition|?
operator|(
name|KEY_XOR
operator|<<
literal|24
operator||
name|KEY_XOR
operator|<<
literal|16
operator||
name|KEY_XOR
operator|<<
literal|8
operator||
name|KEY_XOR
operator|)
else|:
literal|0
decl_stmt|;
if|if
condition|(
name|entry
operator|>=
name|AR_KEYTABLE_SIZE
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: entry %u out of range\n"
argument_list|,
name|__func__
argument_list|,
name|entry
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
switch|switch
condition|(
name|k
operator|->
name|kv_type
condition|)
block|{
case|case
name|HAL_CIPHER_AES_OCB
case|:
name|keyType
operator|=
name|AR_KEYTABLE_TYPE_AES
expr_stmt|;
break|break;
case|case
name|HAL_CIPHER_WEP
case|:
if|if
condition|(
name|k
operator|->
name|kv_len
operator|<
literal|40
operator|/
name|NBBY
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: WEP key length %u too small\n"
argument_list|,
name|__func__
argument_list|,
name|k
operator|->
name|kv_len
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
if|if
condition|(
name|k
operator|->
name|kv_len
operator|<=
literal|40
operator|/
name|NBBY
condition|)
name|keyType
operator|=
name|AR_KEYTABLE_TYPE_40
expr_stmt|;
elseif|else
if|if
condition|(
name|k
operator|->
name|kv_len
operator|<=
literal|104
operator|/
name|NBBY
condition|)
name|keyType
operator|=
name|AR_KEYTABLE_TYPE_104
expr_stmt|;
else|else
name|keyType
operator|=
name|AR_KEYTABLE_TYPE_128
expr_stmt|;
break|break;
case|case
name|HAL_CIPHER_CLR
case|:
name|keyType
operator|=
name|AR_KEYTABLE_TYPE_CLR
expr_stmt|;
break|break;
default|default:
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: cipher %u not supported\n"
argument_list|,
name|__func__
argument_list|,
name|k
operator|->
name|kv_type
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
name|key0
operator|=
name|LE_READ_4
argument_list|(
name|k
operator|->
name|kv_val
operator|+
literal|0
argument_list|)
operator|^
name|xorMask
expr_stmt|;
name|key1
operator|=
operator|(
name|LE_READ_2
argument_list|(
name|k
operator|->
name|kv_val
operator|+
literal|4
argument_list|)
operator|^
name|xorMask
operator|)
operator|&
literal|0xffff
expr_stmt|;
name|key2
operator|=
name|LE_READ_4
argument_list|(
name|k
operator|->
name|kv_val
operator|+
literal|6
argument_list|)
operator|^
name|xorMask
expr_stmt|;
name|key3
operator|=
operator|(
name|LE_READ_2
argument_list|(
name|k
operator|->
name|kv_val
operator|+
literal|10
argument_list|)
operator|^
name|xorMask
operator|)
operator|&
literal|0xffff
expr_stmt|;
name|key4
operator|=
name|LE_READ_4
argument_list|(
name|k
operator|->
name|kv_val
operator|+
literal|12
argument_list|)
operator|^
name|xorMask
expr_stmt|;
if|if
condition|(
name|k
operator|->
name|kv_len
operator|<=
literal|104
operator|/
name|NBBY
condition|)
name|key4
operator|&=
literal|0xff
expr_stmt|;
comment|/* 	 * Note: WEP key cache hardware requires that each double-word 	 * pair be written in even/odd order (since the destination is 	 * a 64-bit register).  Don't reorder these writes w/o 	 * understanding this! 	 */
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY0
argument_list|(
name|entry
argument_list|)
argument_list|,
name|key0
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY1
argument_list|(
name|entry
argument_list|)
argument_list|,
name|key1
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY2
argument_list|(
name|entry
argument_list|)
argument_list|,
name|key2
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY3
argument_list|(
name|entry
argument_list|)
argument_list|,
name|key3
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_KEY4
argument_list|(
name|entry
argument_list|)
argument_list|,
name|key4
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_KEYTABLE_TYPE
argument_list|(
name|entry
argument_list|)
argument_list|,
name|keyType
argument_list|)
expr_stmt|;
return|return
name|ar5211SetKeyCacheEntryMac
argument_list|(
name|ah
argument_list|,
name|entry
argument_list|,
name|mac
argument_list|)
return|;
block|}
end_function

end_unit

