

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct  7 09:41:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  121057|  121057|  121057|  121057|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  121056|  121056|      4656|          -|          -|    26|    no    |
        | + Col_Loop        |    4654|    4654|       179|          -|          -|    26|    no    |
        |  ++ Filter1_Loop  |     176|     176|        22|          5|          1|    32|    yes   |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 26 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 4 
26 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 31 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv/conv_1.cpp:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 34 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:26]   --->   Operation 36 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 39 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_5 to i11" [conv/conv_1.cpp:26]   --->   Operation 41 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 42 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_6 to i11" [conv/conv_1.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 44 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 45 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_8 to i11" [conv/conv_1.cpp:26]   --->   Operation 48 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 49 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %r_0, 2" [conv/conv_1.cpp:26]   --->   Operation 50 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_9 to i11" [conv/conv_1.cpp:26]   --->   Operation 52 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 53 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_10 to i11" [conv/conv_1.cpp:26]   --->   Operation 54 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 55 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 56 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 57 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 58 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 59 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:26]   --->   Operation 61 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 64 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %c_0 to i10" [conv/conv_1.cpp:26]   --->   Operation 65 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i5 %c_0 to i11" [conv/conv_1.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln26 = add i11 %sub_ln26, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 67 'add' 'add_ln26' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26 to i64" [conv/conv_1.cpp:26]   --->   Operation 68 'sext' 'sext_ln26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 69 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln26_3 = add i11 %sub_ln26_1, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 70 'add' 'add_ln26_3' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_3 to i64" [conv/conv_1.cpp:26]   --->   Operation 71 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 72 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i11 %sub_ln26_2, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 73 'add' 'add_ln26_4' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i11 %add_ln26_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 74 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 75 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln26_7" [conv/conv_1.cpp:35]   --->   Operation 76 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i15 %tmp_11 to i16" [conv/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %c to i11" [conv/conv_1.cpp:26]   --->   Operation 79 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %sub_ln26, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 80 'add' 'add_ln26_6' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i11 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 81 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 82 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %sub_ln26_1, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 83 'add' 'add_ln26_7' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i11 %add_ln26_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 84 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 85 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %sub_ln26_2, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 86 'add' 'add_ln26_8' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i11 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 87 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 88 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, 2" [conv/conv_1.cpp:26]   --->   Operation 89 'add' 'add_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i5 %add_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %sub_ln26, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 91 'add' 'add_ln26_9' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 92 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 93 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %sub_ln26_1, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 94 'add' 'add_ln26_10' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i11 %add_ln26_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 95 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 96 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln26_11 = add i11 %sub_ln26_2, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 97 'add' 'add_ln26_11' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i11 %add_ln26_11 to i64" [conv/conv_1.cpp:26]   --->   Operation 98 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 99 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 100 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv_1.cpp:41]   --->   Operation 101 'specregionend' 'empty_8' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 102 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop ]"   --->   Operation 103 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 104 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 105 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv/conv_1.cpp:14]   --->   Operation 106 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop" [conv/conv_1.cpp:14]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv/conv_1.cpp:26]   --->   Operation 108 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %f_0 to i16" [conv/conv_1.cpp:35]   --->   Operation 109 'zext' 'zext_ln35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_9, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 110 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 111 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 112 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 113 'load' 'conv_input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 114 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 116 'load' 'conv_input_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 117 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 118 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 119 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 120 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 121 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 123 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 124 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 125 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 127 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 129 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 131 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 132 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 132 'load' 'conv_input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 133 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 134 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 135 'load' 'conv_input_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 136 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 136 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 137 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 138 'load' 'conv_input_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 139 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 139 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 140 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 140 'load' 'conv_input_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 141 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 141 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 142 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 142 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 143 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 143 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 144 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 144 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 145 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 145 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 146 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 146 'fmul' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 147 'fadd' 'w_sum_3' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 148 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 149 'load' 'conv_input_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 150 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 150 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 151 'load' 'conv_input_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 152 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 153 'load' 'conv_input_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 154 'load' 'conv_input_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 155 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 155 'fadd' 'w_sum_3' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 157 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 158 'load' 'conv_input_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 159 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 160 'load' 'conv_input_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 161 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 161 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 162 'load' 'conv_input_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 163 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 163 'load' 'conv_input_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 164 [2/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 164 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 165 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 166 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 167 'load' 'conv_input_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 168 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 168 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 169 'load' 'conv_input_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 170 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 170 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 171 'load' 'conv_input_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 172 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 172 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 173 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 174 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 175 'load' 'conv_input_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 176 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 177 [2/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 177 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 178 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 179 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 179 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 180 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 181 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 182 [2/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 182 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 183 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 183 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 184 [2/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 184 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 185 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 185 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 186 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 187 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 187 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 188 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 189 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 189 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 190 [2/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 191 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 192 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 193 [2/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 193 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 194 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 194 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 195 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 195 'fadd' 'w_sum' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 33.5>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 196 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 197 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:16]   --->   Operation 198 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i16 %add_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 199 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 200 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 201 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 201 'fadd' 'w_sum' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 202 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 203 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 204 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 205 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln14)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 206 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 207 'or' 'or_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 208 'fcmp' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_4" [conv/conv_1.cpp:34]   --->   Operation 209 'and' 'and_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 210 'select' 'w_sum_1' <Predicate = (!icmp_ln14)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 211 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv_1.cpp:39]   --->   Operation 212 'specregionend' 'empty_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 213 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [conv/conv_1.cpp:40]   --->   Operation 214 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:26) [18]  (1.77 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:26) [18]  (0 ns)
	'add' operation ('r', conv/conv_1.cpp:26) [23]  (1.78 ns)
	'sub' operation ('sub_ln26_1', conv/conv_1.cpp:26) [37]  (1.73 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv_1.cpp:26) [46]  (0 ns)
	'add' operation ('c', conv/conv_1.cpp:26) [49]  (1.78 ns)
	'add' operation ('add_ln26_6', conv/conv_1.cpp:26) [69]  (1.64 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', conv/conv_1.cpp:14) [91]  (0 ns)
	'getelementptr' operation ('conv_1_weights_0_0_0_1', conv/conv_1.cpp:26) [105]  (0 ns)
	'load' operation ('conv_1_weights_0_0_0_2', conv/conv_1.cpp:26) on array 'conv_1_weights_0_0_0' [106]  (3.25 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_0_0_2', conv/conv_1.cpp:26) on array 'conv_1_weights_0_0_0' [106]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv_1.cpp:26) [108]  (12.4 ns)

 <State 6>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv_1.cpp:26) [108]  (12.4 ns)
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:26) [109]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:26) [109]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [114]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [114]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [119]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [119]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [124]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [124]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [129]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [129]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [134]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [134]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [139]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [139]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [144]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [144]  (22.6 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [149]  (22.6 ns)

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [149]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv_1.cpp:31) [152]  (22.6 ns)

 <State 25>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv_1.cpp:31) [152]  (22.6 ns)
	'fcmp' operation ('tmp_4', conv/conv_1.cpp:34) [159]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [160]  (0 ns)
	'select' operation ('w_sum', conv/conv_1.cpp:34) [161]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'w_sum', conv/conv_1.cpp:34 on array 'conv_out' [162]  (3.25 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
