
IVS_PROJECT_WITH_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010e50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001074  08010fe0  08010fe0  00011fe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012054  08012054  000142fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012054  08012054  00013054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801205c  0801205c  000142fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801205c  0801205c  0001305c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012060  08012060  00013060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  08012064  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000142fc  2**0
                  CONTENTS
 10 .bss          0000163c  200002fc  200002fc  000142fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001938  20001938  000142fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000142fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021c0b  00000000  00000000  0001432c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004be3  00000000  00000000  00035f37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ac8  00000000  00000000  0003ab20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014cc  00000000  00000000  0003c5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002826f  00000000  00000000  0003dab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025f48  00000000  00000000  00065d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e40ed  00000000  00000000  0008bc6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016fd58  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008374  00000000  00000000  0016fd9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00178110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002fc 	.word	0x200002fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010fc8 	.word	0x08010fc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000300 	.word	0x20000300
 80001cc:	08010fc8 	.word	0x08010fc8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <BNO055_IT_Read>:
 *      WRAPPERS: Dùng IT mode thay cho blocking
 * ==================================================== */

// I2C Read (non-blocking với interrupt)
HAL_StatusTypeDef BNO055_IT_Read(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	603a      	str	r2, [r7, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	71bb      	strb	r3, [r7, #6]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000eea:	4b1e      	ldr	r3, [pc, #120]	@ (8000f64 <BNO055_IT_Read+0x90>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f68 <BNO055_IT_Read+0x94>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_IT(&bno_i2c,
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	b299      	uxth	r1, r3
 8000efa:	79bb      	ldrb	r3, [r7, #6]
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	9301      	str	r3, [sp, #4]
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	2301      	movs	r3, #1
 8000f08:	4818      	ldr	r0, [pc, #96]	@ (8000f6c <BNO055_IT_Read+0x98>)
 8000f0a:	f007 f985 	bl	8008218 <HAL_I2C_Mem_Read_IT>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	73fb      	strb	r3, [r7, #15]
                                                   regAddr,
                                                   I2C_MEMADD_SIZE_8BIT,
                                                   pData,
                                                   len);

    if (status != HAL_OK) return status;
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <BNO055_IT_Read+0x48>
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
 8000f1a:	e01e      	b.n	8000f5a <BNO055_IT_Read+0x86>

    // chờ callback báo hiệu (timeout 100ms)
    uint32_t tickstart = HAL_GetTick();
 8000f1c:	f004 fa52 	bl	80053c4 <HAL_GetTick>
 8000f20:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000f22:	e008      	b.n	8000f36 <BNO055_IT_Read+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000f24:	f004 fa4e 	bl	80053c4 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b64      	cmp	r3, #100	@ 0x64
 8000f30:	d901      	bls.n	8000f36 <BNO055_IT_Read+0x62>
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e011      	b.n	8000f5a <BNO055_IT_Read+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000f36:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <BNO055_IT_Read+0x90>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d104      	bne.n	8000f4a <BNO055_IT_Read+0x76>
 8000f40:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <BNO055_IT_Read+0x94>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0ec      	beq.n	8000f24 <BNO055_IT_Read+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000f4a:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <BNO055_IT_Read+0x94>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	bf14      	ite	ne
 8000f54:	2301      	movne	r3, #1
 8000f56:	2300      	moveq	r3, #0
 8000f58:	b2db      	uxtb	r3, r3
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000318 	.word	0x20000318
 8000f68:	20000319 	.word	0x20000319
 8000f6c:	20000434 	.word	0x20000434

08000f70 <BNO055_IT_Write>:

// I2C Write (non-blocking với interrupt)
HAL_StatusTypeDef BNO055_IT_Write(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af02      	add	r7, sp, #8
 8000f76:	603a      	str	r2, [r7, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	71bb      	strb	r3, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000f86:	4b1e      	ldr	r3, [pc, #120]	@ (8001000 <BNO055_IT_Write+0x90>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001004 <BNO055_IT_Write+0x94>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_IT(&bno_i2c,
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	b299      	uxth	r1, r3
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	88bb      	ldrh	r3, [r7, #4]
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	4818      	ldr	r0, [pc, #96]	@ (8001008 <BNO055_IT_Write+0x98>)
 8000fa6:	f007 f889 	bl	80080bc <HAL_I2C_Mem_Write_IT>
 8000faa:	4603      	mov	r3, r0
 8000fac:	73fb      	strb	r3, [r7, #15]
                                                    regAddr,
                                                    I2C_MEMADD_SIZE_8BIT,
                                                    pData,
                                                    len);

    if (status != HAL_OK) return status;
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <BNO055_IT_Write+0x48>
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	e01e      	b.n	8000ff6 <BNO055_IT_Write+0x86>

    uint32_t tickstart = HAL_GetTick();
 8000fb8:	f004 fa04 	bl	80053c4 <HAL_GetTick>
 8000fbc:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fbe:	e008      	b.n	8000fd2 <BNO055_IT_Write+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000fc0:	f004 fa00 	bl	80053c4 <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	2b64      	cmp	r3, #100	@ 0x64
 8000fcc:	d901      	bls.n	8000fd2 <BNO055_IT_Write+0x62>
            return HAL_TIMEOUT;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e011      	b.n	8000ff6 <BNO055_IT_Write+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <BNO055_IT_Write+0x90>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d104      	bne.n	8000fe6 <BNO055_IT_Write+0x76>
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <BNO055_IT_Write+0x94>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d0ec      	beq.n	8000fc0 <BNO055_IT_Write+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000fe6:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <BNO055_IT_Write+0x94>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	bf14      	ite	ne
 8000ff0:	2301      	movne	r3, #1
 8000ff2:	2300      	moveq	r3, #0
 8000ff4:	b2db      	uxtb	r3, r3
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000318 	.word	0x20000318
 8001004:	20000319 	.word	0x20000319
 8001008:	20000434 	.word	0x20000434

0800100c <HAL_I2C_MemRxCpltCallback>:
 *      I2C CALLBACKS
 * ==================================================== */

// Callback khi đọc xong
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <HAL_I2C_MemRxCpltCallback+0x28>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	429a      	cmp	r2, r3
 800101e:	d102      	bne.n	8001026 <HAL_I2C_MemRxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
    }
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000434 	.word	0x20000434
 8001038:	20000318 	.word	0x20000318

0800103c <HAL_I2C_MemTxCpltCallback>:

// Callback khi ghi xong
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <HAL_I2C_MemTxCpltCallback+0x28>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	429a      	cmp	r2, r3
 800104e:	d102      	bne.n	8001056 <HAL_I2C_MemTxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <HAL_I2C_MemTxCpltCallback+0x2c>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
    }
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000434 	.word	0x20000434
 8001068:	20000318 	.word	0x20000318

0800106c <HAL_I2C_ErrorCallback>:
// Callback khi có lỗi I2C
// Thêm biến cờ toàn cục
volatile uint8_t bno055_need_reset = 0;

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	4b07      	ldr	r3, [pc, #28]	@ (8001098 <HAL_I2C_ErrorCallback+0x2c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	429a      	cmp	r2, r3
 800107e:	d105      	bne.n	800108c <HAL_I2C_ErrorCallback+0x20>
    {
        BNO055_I2C_Error = 1;
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_I2C_ErrorCallback+0x30>)
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
        bno055_need_reset = 1;   // báo cho main loop biết
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_I2C_ErrorCallback+0x34>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
    }

}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	20000434 	.word	0x20000434
 800109c:	20000319 	.word	0x20000319
 80010a0:	2000031a 	.word	0x2000031a

080010a4 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){  //BNO055 có 2 page thanh ghi: PAGE 0 và PAGE 1 → Chuyển qua lại giữa chúng.
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PAGE_ID_ADDR, &page, 1) != HAL_OK){
 80010ae:	1dfa      	adds	r2, r7, #7
 80010b0:	2301      	movs	r3, #1
 80010b2:	2107      	movs	r1, #7
 80010b4:	2050      	movs	r0, #80	@ 0x50
 80010b6:	f7ff ff5b 	bl	8000f70 <BNO055_IT_Write>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <SelectPage+0x22>
		printf("Register page replacement could not be set\n");
 80010c0:	4804      	ldr	r0, [pc, #16]	@ (80010d4 <SelectPage+0x30>)
 80010c2:	f00d fa35 	bl	800e530 <puts>
	}
	HAL_Delay(50);
 80010c6:	2032      	movs	r0, #50	@ 0x32
 80010c8:	f004 f988 	bl	80053dc <HAL_Delay>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	08011040 	.word	0x08011040

080010d8 <ReadData>:


extern volatile uint8_t bno055_need_reset;

void ReadData(BNO055_Sensors_t *sensorData, BNO055_Sensor_Type sensors)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	70fb      	strb	r3, [r7, #3]
    uint8_t buffer[8];

    if (sensors & SENSOR_GRAVITY) {
 80010e4:	78fb      	ldrb	r3, [r7, #3]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d049      	beq.n	8001182 <ReadData+0xaa>
        if (BNO055_IT_Read(P_BNO055, BNO_GRAVITY, buffer, 6) == HAL_OK) {
 80010ee:	f107 0208 	add.w	r2, r7, #8
 80010f2:	2306      	movs	r3, #6
 80010f4:	212e      	movs	r1, #46	@ 0x2e
 80010f6:	2050      	movs	r0, #80	@ 0x50
 80010f8:	f7ff feec 	bl	8000ed4 <BNO055_IT_Read>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d139      	bne.n	8001176 <ReadData+0x9e>
            sensorData->Gravity.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 100.0f;
 8001102:	7a7b      	ldrb	r3, [r7, #9]
 8001104:	b21b      	sxth	r3, r3
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	b21a      	sxth	r2, r3
 800110a:	7a3b      	ldrb	r3, [r7, #8]
 800110c:	b21b      	sxth	r3, r3
 800110e:	4313      	orrs	r3, r2
 8001110:	b21b      	sxth	r3, r3
 8001112:	ee07 3a90 	vmov	s15, r3
 8001116:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800111a:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 8001390 <ReadData+0x2b8>
 800111e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            sensorData->Gravity.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 100.0f;
 8001128:	7afb      	ldrb	r3, [r7, #11]
 800112a:	b21b      	sxth	r3, r3
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	b21a      	sxth	r2, r3
 8001130:	7abb      	ldrb	r3, [r7, #10]
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21b      	sxth	r3, r3
 8001138:	ee07 3a90 	vmov	s15, r3
 800113c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001140:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8001390 <ReadData+0x2b8>
 8001144:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
            sensorData->Gravity.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 100.0f;
 800114e:	7b7b      	ldrb	r3, [r7, #13]
 8001150:	b21b      	sxth	r3, r3
 8001152:	021b      	lsls	r3, r3, #8
 8001154:	b21a      	sxth	r2, r3
 8001156:	7b3b      	ldrb	r3, [r7, #12]
 8001158:	b21b      	sxth	r3, r3
 800115a:	4313      	orrs	r3, r2
 800115c:	b21b      	sxth	r3, r3
 800115e:	ee07 3a90 	vmov	s15, r3
 8001162:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001166:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 8001390 <ReadData+0x2b8>
 800116a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 8001174:	e005      	b.n	8001182 <ReadData+0xaa>
        } else {
            printf("❌ Gravity read error\r\n");
 8001176:	4887      	ldr	r0, [pc, #540]	@ (8001394 <ReadData+0x2bc>)
 8001178:	f00d f9da 	bl	800e530 <puts>
            bno055_need_reset = 1;
 800117c:	4b86      	ldr	r3, [pc, #536]	@ (8001398 <ReadData+0x2c0>)
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors & SENSOR_QUATERNION) {
 8001182:	78fb      	ldrb	r3, [r7, #3]
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d068      	beq.n	800125e <ReadData+0x186>
        if (BNO055_IT_Read(P_BNO055, BNO_QUATERNION, buffer, 8) == HAL_OK) {
 800118c:	f107 0208 	add.w	r2, r7, #8
 8001190:	2308      	movs	r3, #8
 8001192:	2120      	movs	r1, #32
 8001194:	2050      	movs	r0, #80	@ 0x50
 8001196:	f7ff fe9d 	bl	8000ed4 <BNO055_IT_Read>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d158      	bne.n	8001252 <ReadData+0x17a>
            sensorData->Quaternion.W = (int16_t)((buffer[1] << 8) | buffer[0]) / (1 << 14);
 80011a0:	7a7b      	ldrb	r3, [r7, #9]
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	b21a      	sxth	r2, r3
 80011a8:	7a3b      	ldrb	r3, [r7, #8]
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	da02      	bge.n	80011ba <ReadData+0xe2>
 80011b4:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80011b8:	333f      	adds	r3, #63	@ 0x3f
 80011ba:	139b      	asrs	r3, r3, #14
 80011bc:	b21b      	sxth	r3, r3
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
            sensorData->Quaternion.X = (int16_t)((buffer[3] << 8) | buffer[2]) / (1 << 14);
 80011cc:	7afb      	ldrb	r3, [r7, #11]
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	7abb      	ldrb	r3, [r7, #10]
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b21b      	sxth	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	da02      	bge.n	80011e6 <ReadData+0x10e>
 80011e0:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80011e4:	333f      	adds	r3, #63	@ 0x3f
 80011e6:	139b      	asrs	r3, r3, #14
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	ee07 3a90 	vmov	s15, r3
 80011ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            sensorData->Quaternion.Y = (int16_t)((buffer[5] << 8) | buffer[4]) / (1 << 14);
 80011f8:	7b7b      	ldrb	r3, [r7, #13]
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	b21a      	sxth	r2, r3
 8001200:	7b3b      	ldrb	r3, [r7, #12]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	2b00      	cmp	r3, #0
 800120a:	da02      	bge.n	8001212 <ReadData+0x13a>
 800120c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001210:	333f      	adds	r3, #63	@ 0x3f
 8001212:	139b      	asrs	r3, r3, #14
 8001214:	b21b      	sxth	r3, r3
 8001216:	ee07 3a90 	vmov	s15, r3
 800121a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
            sensorData->Quaternion.Z = (int16_t)((buffer[7] << 8) | buffer[6]) / (1 << 14);
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	b21b      	sxth	r3, r3
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	b21a      	sxth	r2, r3
 800122c:	7bbb      	ldrb	r3, [r7, #14]
 800122e:	b21b      	sxth	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	b21b      	sxth	r3, r3
 8001234:	2b00      	cmp	r3, #0
 8001236:	da02      	bge.n	800123e <ReadData+0x166>
 8001238:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800123c:	333f      	adds	r3, #63	@ 0x3f
 800123e:	139b      	asrs	r3, r3, #14
 8001240:	b21b      	sxth	r3, r3
 8001242:	ee07 3a90 	vmov	s15, r3
 8001246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 8001250:	e005      	b.n	800125e <ReadData+0x186>
        } else {
            printf("❌ Quaternion read error\r\n");
 8001252:	4852      	ldr	r0, [pc, #328]	@ (800139c <ReadData+0x2c4>)
 8001254:	f00d f96c 	bl	800e530 <puts>
            bno055_need_reset = 1;
 8001258:	4b4f      	ldr	r3, [pc, #316]	@ (8001398 <ReadData+0x2c0>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors & SENSOR_LINACC) {
 800125e:	78fb      	ldrb	r3, [r7, #3]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	2b00      	cmp	r3, #0
 8001266:	d049      	beq.n	80012fc <ReadData+0x224>
        if (BNO055_IT_Read(P_BNO055, BNO_LINACC, buffer, 6) == HAL_OK) {
 8001268:	f107 0208 	add.w	r2, r7, #8
 800126c:	2306      	movs	r3, #6
 800126e:	2128      	movs	r1, #40	@ 0x28
 8001270:	2050      	movs	r0, #80	@ 0x50
 8001272:	f7ff fe2f 	bl	8000ed4 <BNO055_IT_Read>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d139      	bne.n	80012f0 <ReadData+0x218>
            sensorData->LineerAcc.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 100.0f;
 800127c:	7a7b      	ldrb	r3, [r7, #9]
 800127e:	b21b      	sxth	r3, r3
 8001280:	021b      	lsls	r3, r3, #8
 8001282:	b21a      	sxth	r2, r3
 8001284:	7a3b      	ldrb	r3, [r7, #8]
 8001286:	b21b      	sxth	r3, r3
 8001288:	4313      	orrs	r3, r2
 800128a:	b21b      	sxth	r3, r3
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001294:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001390 <ReadData+0x2b8>
 8001298:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
            sensorData->LineerAcc.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 100.0f;
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	7abb      	ldrb	r3, [r7, #10]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b21b      	sxth	r3, r3
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ba:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001390 <ReadData+0x2b8>
 80012be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
            sensorData->LineerAcc.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 100.0f;
 80012c8:	7b7b      	ldrb	r3, [r7, #13]
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	7b3b      	ldrb	r3, [r7, #12]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001390 <ReadData+0x2b8>
 80012e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
 80012ee:	e005      	b.n	80012fc <ReadData+0x224>
        } else {
            printf("❌ Linear Acc read error\r\n");
 80012f0:	482b      	ldr	r0, [pc, #172]	@ (80013a0 <ReadData+0x2c8>)
 80012f2:	f00d f91d 	bl	800e530 <puts>
            bno055_need_reset = 1;
 80012f6:	4b28      	ldr	r3, [pc, #160]	@ (8001398 <ReadData+0x2c0>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors & SENSOR_GYRO) {
 80012fc:	78fb      	ldrb	r3, [r7, #3]
 80012fe:	f003 0308 	and.w	r3, r3, #8
 8001302:	2b00      	cmp	r3, #0
 8001304:	d054      	beq.n	80013b0 <ReadData+0x2d8>
        if (BNO055_IT_Read(P_BNO055, BNO_GYRO, buffer, 6) == HAL_OK) {
 8001306:	f107 0208 	add.w	r2, r7, #8
 800130a:	2306      	movs	r3, #6
 800130c:	2114      	movs	r1, #20
 800130e:	2050      	movs	r0, #80	@ 0x50
 8001310:	f7ff fde0 	bl	8000ed4 <BNO055_IT_Read>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d144      	bne.n	80013a4 <ReadData+0x2cc>
            sensorData->Gyro.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 16.0f;
 800131a:	7a7b      	ldrb	r3, [r7, #9]
 800131c:	b21b      	sxth	r3, r3
 800131e:	021b      	lsls	r3, r3, #8
 8001320:	b21a      	sxth	r2, r3
 8001322:	7a3b      	ldrb	r3, [r7, #8]
 8001324:	b21b      	sxth	r3, r3
 8001326:	4313      	orrs	r3, r2
 8001328:	b21b      	sxth	r3, r3
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001332:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	edc3 7a03 	vstr	s15, [r3, #12]
            sensorData->Gyro.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 16.0f;
 8001340:	7afb      	ldrb	r3, [r7, #11]
 8001342:	b21b      	sxth	r3, r3
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	b21a      	sxth	r2, r3
 8001348:	7abb      	ldrb	r3, [r7, #10]
 800134a:	b21b      	sxth	r3, r3
 800134c:	4313      	orrs	r3, r2
 800134e:	b21b      	sxth	r3, r3
 8001350:	ee07 3a90 	vmov	s15, r3
 8001354:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001358:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800135c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	edc3 7a04 	vstr	s15, [r3, #16]
            sensorData->Gyro.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 16.0f;
 8001366:	7b7b      	ldrb	r3, [r7, #13]
 8001368:	b21b      	sxth	r3, r3
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	b21a      	sxth	r2, r3
 800136e:	7b3b      	ldrb	r3, [r7, #12]
 8001370:	b21b      	sxth	r3, r3
 8001372:	4313      	orrs	r3, r2
 8001374:	b21b      	sxth	r3, r3
 8001376:	ee07 3a90 	vmov	s15, r3
 800137a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800137e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	edc3 7a05 	vstr	s15, [r3, #20]
 800138c:	e010      	b.n	80013b0 <ReadData+0x2d8>
 800138e:	bf00      	nop
 8001390:	42c80000 	.word	0x42c80000
 8001394:	0801111c 	.word	0x0801111c
 8001398:	2000031a 	.word	0x2000031a
 800139c:	08011134 	.word	0x08011134
 80013a0:	08011150 	.word	0x08011150
        } else {
            printf("❌ Gyro read error\r\n");
 80013a4:	487b      	ldr	r0, [pc, #492]	@ (8001594 <ReadData+0x4bc>)
 80013a6:	f00d f8c3 	bl	800e530 <puts>
            bno055_need_reset = 1;
 80013aa:	4b7b      	ldr	r3, [pc, #492]	@ (8001598 <ReadData+0x4c0>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors & SENSOR_ACCEL) {
 80013b0:	78fb      	ldrb	r3, [r7, #3]
 80013b2:	f003 0310 	and.w	r3, r3, #16
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d049      	beq.n	800144e <ReadData+0x376>
        if (BNO055_IT_Read(P_BNO055, BNO_ACCEL, buffer, 6) == HAL_OK) {
 80013ba:	f107 0208 	add.w	r2, r7, #8
 80013be:	2306      	movs	r3, #6
 80013c0:	2108      	movs	r1, #8
 80013c2:	2050      	movs	r0, #80	@ 0x50
 80013c4:	f7ff fd86 	bl	8000ed4 <BNO055_IT_Read>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d139      	bne.n	8001442 <ReadData+0x36a>
            sensorData->Accel.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 100.0f;
 80013ce:	7a7b      	ldrb	r3, [r7, #9]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	7a3b      	ldrb	r3, [r7, #8]
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b21b      	sxth	r3, r3
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e6:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 800159c <ReadData+0x4c4>
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edc3 7a00 	vstr	s15, [r3]
            sensorData->Accel.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 100.0f;
 80013f4:	7afb      	ldrb	r3, [r7, #11]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	b21a      	sxth	r2, r3
 80013fc:	7abb      	ldrb	r3, [r7, #10]
 80013fe:	b21b      	sxth	r3, r3
 8001400:	4313      	orrs	r3, r2
 8001402:	b21b      	sxth	r3, r3
 8001404:	ee07 3a90 	vmov	s15, r3
 8001408:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800140c:	eddf 6a63 	vldr	s13, [pc, #396]	@ 800159c <ReadData+0x4c4>
 8001410:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	edc3 7a01 	vstr	s15, [r3, #4]
            sensorData->Accel.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 100.0f;
 800141a:	7b7b      	ldrb	r3, [r7, #13]
 800141c:	b21b      	sxth	r3, r3
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21a      	sxth	r2, r3
 8001422:	7b3b      	ldrb	r3, [r7, #12]
 8001424:	b21b      	sxth	r3, r3
 8001426:	4313      	orrs	r3, r2
 8001428:	b21b      	sxth	r3, r3
 800142a:	ee07 3a90 	vmov	s15, r3
 800142e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001432:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 800159c <ReadData+0x4c4>
 8001436:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edc3 7a02 	vstr	s15, [r3, #8]
 8001440:	e005      	b.n	800144e <ReadData+0x376>
        } else {
            printf("❌ Accel read error\r\n");
 8001442:	4857      	ldr	r0, [pc, #348]	@ (80015a0 <ReadData+0x4c8>)
 8001444:	f00d f874 	bl	800e530 <puts>
            bno055_need_reset = 1;
 8001448:	4b53      	ldr	r3, [pc, #332]	@ (8001598 <ReadData+0x4c0>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors & SENSOR_MAG) {
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	f003 0320 	and.w	r3, r3, #32
 8001454:	2b00      	cmp	r3, #0
 8001456:	d049      	beq.n	80014ec <ReadData+0x414>
        if (BNO055_IT_Read(P_BNO055, BNO_MAG, buffer, 6) == HAL_OK) {
 8001458:	f107 0208 	add.w	r2, r7, #8
 800145c:	2306      	movs	r3, #6
 800145e:	210e      	movs	r1, #14
 8001460:	2050      	movs	r0, #80	@ 0x50
 8001462:	f7ff fd37 	bl	8000ed4 <BNO055_IT_Read>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d139      	bne.n	80014e0 <ReadData+0x408>
            sensorData->Magneto.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 16.0f;
 800146c:	7a7b      	ldrb	r3, [r7, #9]
 800146e:	b21b      	sxth	r3, r3
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	b21a      	sxth	r2, r3
 8001474:	7a3b      	ldrb	r3, [r7, #8]
 8001476:	b21b      	sxth	r3, r3
 8001478:	4313      	orrs	r3, r2
 800147a:	b21b      	sxth	r3, r3
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001484:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001488:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	edc3 7a06 	vstr	s15, [r3, #24]
            sensorData->Magneto.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 16.0f;
 8001492:	7afb      	ldrb	r3, [r7, #11]
 8001494:	b21b      	sxth	r3, r3
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b21a      	sxth	r2, r3
 800149a:	7abb      	ldrb	r3, [r7, #10]
 800149c:	b21b      	sxth	r3, r3
 800149e:	4313      	orrs	r3, r2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	ee07 3a90 	vmov	s15, r3
 80014a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014aa:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	edc3 7a07 	vstr	s15, [r3, #28]
            sensorData->Magneto.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 16.0f;
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b21a      	sxth	r2, r3
 80014c0:	7b3b      	ldrb	r3, [r7, #12]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	edc3 7a08 	vstr	s15, [r3, #32]
 80014de:	e005      	b.n	80014ec <ReadData+0x414>
        } else {
            printf("❌ Magneto read error\r\n");
 80014e0:	4830      	ldr	r0, [pc, #192]	@ (80015a4 <ReadData+0x4cc>)
 80014e2:	f00d f825 	bl	800e530 <puts>
            bno055_need_reset = 1;
 80014e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001598 <ReadData+0x4c0>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors & SENSOR_EULER) {
 80014ec:	78fb      	ldrb	r3, [r7, #3]
 80014ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d049      	beq.n	800158a <ReadData+0x4b2>
        if (BNO055_IT_Read(P_BNO055, BNO_EULER, buffer, 6) == HAL_OK) {
 80014f6:	f107 0208 	add.w	r2, r7, #8
 80014fa:	2306      	movs	r3, #6
 80014fc:	211a      	movs	r1, #26
 80014fe:	2050      	movs	r0, #80	@ 0x50
 8001500:	f7ff fce8 	bl	8000ed4 <BNO055_IT_Read>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d139      	bne.n	800157e <ReadData+0x4a6>
            sensorData->Euler.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 16.0f; // yaw
 800150a:	7a7b      	ldrb	r3, [r7, #9]
 800150c:	b21b      	sxth	r3, r3
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	b21a      	sxth	r2, r3
 8001512:	7a3b      	ldrb	r3, [r7, #8]
 8001514:	b21b      	sxth	r3, r3
 8001516:	4313      	orrs	r3, r2
 8001518:	b21b      	sxth	r3, r3
 800151a:	ee07 3a90 	vmov	s15, r3
 800151e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001522:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001526:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
            sensorData->Euler.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 16.0f; // pitch
 8001530:	7afb      	ldrb	r3, [r7, #11]
 8001532:	b21b      	sxth	r3, r3
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b21a      	sxth	r2, r3
 8001538:	7abb      	ldrb	r3, [r7, #10]
 800153a:	b21b      	sxth	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	b21b      	sxth	r3, r3
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001548:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800154c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
            sensorData->Euler.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 16.0f; // roll
 8001556:	7b7b      	ldrb	r3, [r7, #13]
 8001558:	b21b      	sxth	r3, r3
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	b21a      	sxth	r2, r3
 800155e:	7b3b      	ldrb	r3, [r7, #12]
 8001560:	b21b      	sxth	r3, r3
 8001562:	4313      	orrs	r3, r2
 8001564:	b21b      	sxth	r3, r3
 8001566:	ee07 3a90 	vmov	s15, r3
 800156a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800156e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001572:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        } else {
            printf("❌ Euler read error\r\n");
            bno055_need_reset = 1;
        }
    }
}
 800157c:	e005      	b.n	800158a <ReadData+0x4b2>
            printf("❌ Euler read error\r\n");
 800157e:	480a      	ldr	r0, [pc, #40]	@ (80015a8 <ReadData+0x4d0>)
 8001580:	f00c ffd6 	bl	800e530 <puts>
            bno055_need_reset = 1;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <ReadData+0x4c0>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	0801116c 	.word	0x0801116c
 8001598:	2000031a 	.word	0x2000031a
 800159c:	42c80000 	.word	0x42c80000
 80015a0:	08011184 	.word	0x08011184
 80015a4:	0801119c 	.word	0x0801119c
 80015a8:	080111b4 	.word	0x080111b4

080015ac <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){ //Đặt chế độ hoạt động (e.g. NDOF, IMU, CONFIG_MODE...)
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 80015b6:	2000      	movs	r0, #0
 80015b8:	f7ff fd74 	bl	80010a4 <SelectPage>
	if(BNO055_IT_Write(P_BNO055, OPR_MODE_ADDR, &Mode, 1) != HAL_OK){
 80015bc:	1dfa      	adds	r2, r7, #7
 80015be:	2301      	movs	r3, #1
 80015c0:	213d      	movs	r1, #61	@ 0x3d
 80015c2:	2050      	movs	r0, #80	@ 0x50
 80015c4:	f7ff fcd4 	bl	8000f70 <BNO055_IT_Write>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <Set_Operation_Mode+0x2a>
		printf("Operation mode could not be set!\n");
 80015ce:	480a      	ldr	r0, [pc, #40]	@ (80015f8 <Set_Operation_Mode+0x4c>)
 80015d0:	f00c ffae 	bl	800e530 <puts>
 80015d4:	e002      	b.n	80015dc <Set_Operation_Mode+0x30>
	}
	else printf("Operation mode switching succeeded.\n");
 80015d6:	4809      	ldr	r0, [pc, #36]	@ (80015fc <Set_Operation_Mode+0x50>)
 80015d8:	f00c ffaa 	bl	800e530 <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d103      	bne.n	80015ea <Set_Operation_Mode+0x3e>
 80015e2:	2013      	movs	r0, #19
 80015e4:	f003 fefa 	bl	80053dc <HAL_Delay>
	else HAL_Delay(9);
}
 80015e8:	e002      	b.n	80015f0 <Set_Operation_Mode+0x44>
	else HAL_Delay(9);
 80015ea:	2009      	movs	r0, #9
 80015ec:	f003 fef6 	bl	80053dc <HAL_Delay>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	080111cc 	.word	0x080111cc
 80015fc:	080111f0 	.word	0x080111f0

08001600 <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){ //Cấu hình power mode: Normal, Low-power, Suspend.
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PWR_MODE_ADDR, &BNO055_, 1) != HAL_OK)
 800160a:	1dfa      	adds	r2, r7, #7
 800160c:	2301      	movs	r3, #1
 800160e:	213e      	movs	r1, #62	@ 0x3e
 8001610:	2050      	movs	r0, #80	@ 0x50
 8001612:	f7ff fcad 	bl	8000f70 <BNO055_IT_Write>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <SetPowerMODE+0x24>
	{
		printf("Power mode could not be set!\n");
 800161c:	4806      	ldr	r0, [pc, #24]	@ (8001638 <SetPowerMODE+0x38>)
 800161e:	f00c ff87 	bl	800e530 <puts>
 8001622:	e002      	b.n	800162a <SetPowerMODE+0x2a>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 8001624:	4805      	ldr	r0, [pc, #20]	@ (800163c <SetPowerMODE+0x3c>)
 8001626:	f00c ff83 	bl	800e530 <puts>
	}
	HAL_Delay(50);
 800162a:	2032      	movs	r0, #50	@ 0x32
 800162c:	f003 fed6 	bl	80053dc <HAL_Delay>
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	08011214 	.word	0x08011214
 800163c:	08011234 	.word	0x08011234

08001640 <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) { //Chọn xung clock nội/ngoại.
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	BNO055_IT_Write(P_BNO055, SYS_TRIGGER_ADDR, &source, 1);
 800164a:	1dfa      	adds	r2, r7, #7
 800164c:	2301      	movs	r3, #1
 800164e:	213f      	movs	r1, #63	@ 0x3f
 8001650:	2050      	movs	r0, #80	@ 0x50
 8001652:	f7ff fc8d 	bl	8000f70 <BNO055_IT_Write>
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){ // Chuyển đổi trục (Axis remap)
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	4603      	mov	r3, r0
 8001666:	460a      	mov	r2, r1
 8001668:	71fb      	strb	r3, [r7, #7]
 800166a:	4613      	mov	r3, r2
 800166c:	71bb      	strb	r3, [r7, #6]

	//Gán lại trục X–Y–Z hoặc đảo dấu (khi lắp cảm biến không đúng hướng).
	//Ví dụ : nếu gắn nghiêng 90°, có thể đổi trục để kết quả đúng.

	BNO055_IT_Write(P_BNO055, AXIS_MAP_CONFIG_ADDR, &remap, 1);
 800166e:	1dfa      	adds	r2, r7, #7
 8001670:	2301      	movs	r3, #1
 8001672:	2141      	movs	r1, #65	@ 0x41
 8001674:	2050      	movs	r0, #80	@ 0x50
 8001676:	f7ff fc7b 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(20);
 800167a:	2014      	movs	r0, #20
 800167c:	f003 feae 	bl	80053dc <HAL_Delay>
	BNO055_IT_Write(P_BNO055, AXIS_MAP_SIGN_ADDR, &sign, 1);
 8001680:	1dba      	adds	r2, r7, #6
 8001682:	2301      	movs	r3, #1
 8001684:	2142      	movs	r1, #66	@ 0x42
 8001686:	2050      	movs	r0, #80	@ 0x50
 8001688:	f7ff fc72 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(100);
 800168c:	2064      	movs	r0, #100	@ 0x64
 800168e:	f003 fea5 	bl	80053dc <HAL_Delay>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	4603      	mov	r3, r0
 80016a2:	71fb      	strb	r3, [r7, #7]

	BNO055_IT_Write(P_BNO055, ACC_CONFIG_ADDR, &range, 1);
 80016a4:	1dfa      	adds	r2, r7, #7
 80016a6:	2301      	movs	r3, #1
 80016a8:	2108      	movs	r1, #8
 80016aa:	2050      	movs	r0, #80	@ 0x50
 80016ac:	f7ff fc60 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(100);
 80016b0:	2064      	movs	r0, #100	@ 0x64
 80016b2:	f003 fe93 	bl	80053dc <HAL_Delay>
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(void){  //Khởi tạo toàn bộ cảm biến
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
	//Đặt page = 0, chọn clock, map trục, chọn đơn vị(m / s² hay g…)
	//Đặt chế độ nguồn
	//Đặt chế độ hoạt động chính(ví dụ NDOF)
    BNO055_Init_t Init;

    Init.Unit_Sel     = UNIT_ORI_WINDOWS | UNIT_TEMP_CELCIUS | UNIT_EUL_DEG | UNIT_GYRO_DPS | UNIT_ACC_MS2;
 80016c6:	2300      	movs	r3, #0
 80016c8:	723b      	strb	r3, [r7, #8]
    Init.Axis         = DEFAULT_AXIS_REMAP;
 80016ca:	2324      	movs	r3, #36	@ 0x24
 80016cc:	727b      	strb	r3, [r7, #9]
    Init.Axis_sign    = DEFAULT_AXIS_SIGN;
 80016ce:	2300      	movs	r3, #0
 80016d0:	72bb      	strb	r3, [r7, #10]
    Init.Mode         = BNO055_NORMAL_MODE;
 80016d2:	2300      	movs	r3, #0
 80016d4:	72fb      	strb	r3, [r7, #11]
    Init.OP_Modes     = NDOF;
 80016d6:	230c      	movs	r3, #12
 80016d8:	733b      	strb	r3, [r7, #12]
    Init.Clock_Source = CLOCK_INTERNAL;
 80016da:	2300      	movs	r3, #0
 80016dc:	737b      	strb	r3, [r7, #13]
    Init.ACC_Range    = Range_2G;
 80016de:	2300      	movs	r3, #0
 80016e0:	73bb      	strb	r3, [r7, #14]

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE); // cấu hình
 80016e2:	2000      	movs	r0, #0
 80016e4:	f7ff ff62 	bl	80015ac <Set_Operation_Mode>
	HAL_Delay(50);
 80016e8:	2032      	movs	r0, #50	@ 0x32
 80016ea:	f003 fe77 	bl	80053dc <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 80016ee:	2001      	movs	r0, #1
 80016f0:	f7ff fcd8 	bl	80010a4 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 80016f4:	7bbb      	ldrb	r3, [r7, #14]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff ffcf 	bl	800169a <SET_Accel_Range>
	HAL_Delay(50);
 80016fc:	2032      	movs	r0, #50	@ 0x32
 80016fe:	f003 fe6d 	bl	80053dc <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 8001702:	2000      	movs	r0, #0
 8001704:	f7ff fcce 	bl	80010a4 <SelectPage>
	HAL_Delay(50);
 8001708:	2032      	movs	r0, #50	@ 0x32
 800170a:	f003 fe67 	bl	80053dc <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	BNO055_IT_Read(P_BNO055, SYS_CLK_STATUS_ADDR, &status, 1);
 800170e:	1dfa      	adds	r2, r7, #7
 8001710:	2301      	movs	r3, #1
 8001712:	2138      	movs	r1, #56	@ 0x38
 8001714:	2050      	movs	r0, #80	@ 0x50
 8001716:	f7ff fbdd 	bl	8000ed4 <BNO055_IT_Read>
	HAL_Delay(50);
 800171a:	2032      	movs	r0, #50	@ 0x32
 800171c:	f003 fe5e 	bl	80053dc <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d106      	bne.n	8001734 <BNO055_Init+0x74>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 8001726:	7b7b      	ldrb	r3, [r7, #13]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff89 	bl	8001640 <Clock_Source>
		HAL_Delay(100);
 800172e:	2064      	movs	r0, #100	@ 0x64
 8001730:	f003 fe54 	bl	80053dc <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 8001734:	7a7b      	ldrb	r3, [r7, #9]
 8001736:	7aba      	ldrb	r2, [r7, #10]
 8001738:	4611      	mov	r1, r2
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff8f 	bl	800165e <BNO055_Axis>
	HAL_Delay(100);
 8001740:	2064      	movs	r0, #100	@ 0x64
 8001742:	f003 fe4b 	bl	80053dc <HAL_Delay>

	//Configure data output format and the measurement unit
	BNO055_IT_Write(P_BNO055, UNIT_SEL_ADDR, &Init.Unit_Sel, 1);
 8001746:	f107 0208 	add.w	r2, r7, #8
 800174a:	2301      	movs	r3, #1
 800174c:	213b      	movs	r1, #59	@ 0x3b
 800174e:	2050      	movs	r0, #80	@ 0x50
 8001750:	f7ff fc0e 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(100);
 8001754:	2064      	movs	r0, #100	@ 0x64
 8001756:	f003 fe41 	bl	80053dc <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 800175a:	7afb      	ldrb	r3, [r7, #11]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ff4f 	bl	8001600 <SetPowerMODE>
	HAL_Delay(100);
 8001762:	2064      	movs	r0, #100	@ 0x64
 8001764:	f003 fe3a 	bl	80053dc <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 8001768:	7b3b      	ldrb	r3, [r7, #12]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff1e 	bl	80015ac <Set_Operation_Mode>
	HAL_Delay(100);
 8001770:	2064      	movs	r0, #100	@ 0x64
 8001772:	f003 fe33 	bl	80053dc <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 8001776:	4803      	ldr	r0, [pc, #12]	@ (8001784 <BNO055_Init+0xc4>)
 8001778:	f00c feda 	bl	800e530 <puts>
}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	08011254 	.word	0x08011254

08001788 <BNO055_SendEulerCAN>:

    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_SendEulerCAN(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b09a      	sub	sp, #104	@ 0x68
 800178c:	af00      	add	r7, sp, #0
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 800178e:	f107 0308 	add.w	r3, r7, #8
 8001792:	2140      	movs	r1, #64	@ 0x40
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fc9f 	bl	80010d8 <ReadData>

    // Giữ 2 chữ số thập phân
    int16_t roll  = (int16_t)(sensorData.Euler.Z * 100);
 800179a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800179e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800183c <BNO055_SendEulerCAN+0xb4>
 80017a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017aa:	ee17 3a90 	vmov	r3, s15
 80017ae:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    int16_t pitch = (int16_t)(sensorData.Euler.Y * 100);
 80017b2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80017b6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800183c <BNO055_SendEulerCAN+0xb4>
 80017ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c2:	ee17 3a90 	vmov	r3, s15
 80017c6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    int16_t yaw   = (int16_t)(sensorData.Euler.X * 100);
 80017ca:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017ce:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800183c <BNO055_SendEulerCAN+0xb4>
 80017d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017da:	ee17 3a90 	vmov	r3, s15
 80017de:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Frame 8 byte: [rollH,rollL, pitchH,pitchL, yawH,yawL, 0x00,0x00]
    uint8_t data[8] = {
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 80017e2:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 80017e6:	121b      	asrs	r3, r3, #8
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 80017ec:	703b      	strb	r3, [r7, #0]
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 80017ee:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80017f2:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 80017f4:	707b      	strb	r3, [r7, #1]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 80017f6:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 80017fa:	121b      	asrs	r3, r3, #8
 80017fc:	b21b      	sxth	r3, r3
 80017fe:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001800:	70bb      	strb	r3, [r7, #2]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001802:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001806:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001808:	70fb      	strb	r3, [r7, #3]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 800180a:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 800180e:	121b      	asrs	r3, r3, #8
 8001810:	b21b      	sxth	r3, r3
 8001812:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001814:	713b      	strb	r3, [r7, #4]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 8001816:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800181a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 800181c:	717b      	strb	r3, [r7, #5]
 800181e:	2300      	movs	r3, #0
 8001820:	71bb      	strb	r3, [r7, #6]
 8001822:	2300      	movs	r3, #0
 8001824:	71fb      	strb	r3, [r7, #7]
        0x00, 0x00
    };
    CAN_SendTopicData(TOPIC_ID_IMU_EULER, data, 8);
 8001826:	463b      	mov	r3, r7
 8001828:	2208      	movs	r2, #8
 800182a:	4619      	mov	r1, r3
 800182c:	2012      	movs	r0, #18
 800182e:	f000 fce9 	bl	8002204 <CAN_SendTopicData>
}
 8001832:	bf00      	nop
 8001834:	3768      	adds	r7, #104	@ 0x68
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	42c80000 	.word	0x42c80000

08001840 <BNO055_PrintEulerDebug>:
            sensorData.Gyro.X, sensorData.Gyro.Y, sensorData.Gyro.Z);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_PrintEulerDebug(void)
{
 8001840:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001844:	b0be      	sub	sp, #248	@ 0xf8
 8001846:	af04      	add	r7, sp, #16
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 8001848:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800184c:	2140      	movs	r1, #64	@ 0x40
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fc42 	bl	80010d8 <ReadData>

    float roll  = sensorData.Euler.Z;
 8001854:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    float pitch = sensorData.Euler.Y;
 800185c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001860:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    float yaw   = sensorData.Euler.X;
 8001864:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001868:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
//        yaw -= 360.0f;
//    else if (yaw < -180.0f)
//        yaw += 360.0f;

    char msg[128];
    sprintf(msg, "DEBUG: Roll=%.2f°, Pitch=%.2f°, Yaw=%.2f°\r\n", roll, pitch, yaw);
 800186c:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8001870:	f7fe fe6a 	bl	8000548 <__aeabi_f2d>
 8001874:	4680      	mov	r8, r0
 8001876:	4689      	mov	r9, r1
 8001878:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 800187c:	f7fe fe64 	bl	8000548 <__aeabi_f2d>
 8001880:	4604      	mov	r4, r0
 8001882:	460d      	mov	r5, r1
 8001884:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8001888:	f7fe fe5e 	bl	8000548 <__aeabi_f2d>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	1d38      	adds	r0, r7, #4
 8001892:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001896:	e9cd 4500 	strd	r4, r5, [sp]
 800189a:	4642      	mov	r2, r8
 800189c:	464b      	mov	r3, r9
 800189e:	490a      	ldr	r1, [pc, #40]	@ (80018c8 <BNO055_PrintEulerDebug+0x88>)
 80018a0:	f00c fe84 	bl	800e5ac <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80018a4:	1d3b      	adds	r3, r7, #4
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fce2 	bl	8000270 <strlen>
 80018ac:	4603      	mov	r3, r0
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	1d39      	adds	r1, r7, #4
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	4805      	ldr	r0, [pc, #20]	@ (80018cc <BNO055_PrintEulerDebug+0x8c>)
 80018b8:	f00b f904 	bl	800cac4 <HAL_UART_Transmit>
}
 80018bc:	bf00      	nop
 80018be:	37e8      	adds	r7, #232	@ 0xe8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018c6:	bf00      	nop
 80018c8:	080115dc 	.word	0x080115dc
 80018cc:	200006d8 	.word	0x200006d8

080018d0 <CAN_DebugStatus>:
#include "display.h"
#include "rfid.h"
extern UART_HandleTypeDef huart1;
extern CAN_HandleTypeDef hcan1;
void CAN_DebugStatus(void)
{
 80018d0:	b5b0      	push	{r4, r5, r7, lr}
 80018d2:	b0b2      	sub	sp, #200	@ 0xc8
 80018d4:	af04      	add	r7, sp, #16
    char msg[128];
    uint32_t msr = hcan1.Instance->MSR;
 80018d6:	4b49      	ldr	r3, [pc, #292]	@ (80019fc <CAN_DebugStatus+0x12c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint32_t esr = hcan1.Instance->ESR;
 80018e0:	4b46      	ldr	r3, [pc, #280]	@ (80019fc <CAN_DebugStatus+0x12c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	699b      	ldr	r3, [r3, #24]
 80018e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    // In trạng thái FIFO
    uint32_t fifo0_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 80018ea:	2100      	movs	r1, #0
 80018ec:	4843      	ldr	r0, [pc, #268]	@ (80019fc <CAN_DebugStatus+0x12c>)
 80018ee:	f004 ff46 	bl	800677e <HAL_CAN_GetRxFifoFillLevel>
 80018f2:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    uint32_t fifo1_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1);
 80018f6:	2101      	movs	r1, #1
 80018f8:	4840      	ldr	r0, [pc, #256]	@ (80019fc <CAN_DebugStatus+0x12c>)
 80018fa:	f004 ff40 	bl	800677e <HAL_CAN_GetRxFifoFillLevel>
 80018fe:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

    snprintf(msg, sizeof(msg),
 8001902:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001906:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800190a:	9302      	str	r3, [sp, #8]
 800190c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001910:	9301      	str	r3, [sp, #4]
 8001912:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800191c:	4a38      	ldr	r2, [pc, #224]	@ (8001a00 <CAN_DebugStatus+0x130>)
 800191e:	2180      	movs	r1, #128	@ 0x80
 8001920:	f00c fe0e 	bl	800e540 <sniprintf>
             "\r\n[CAN DEBUG]\r\nMSR=0x%08lX\r\nESR=0x%08lX\r\nFIFO0=%lu, FIFO1=%lu\r\n",
             msr, esr, fifo0_level, fifo1_level);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fca1 	bl	8000270 <strlen>
 800192e:	4603      	mov	r3, r0
 8001930:	b29a      	uxth	r2, r3
 8001932:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001936:	f04f 33ff 	mov.w	r3, #4294967295
 800193a:	4832      	ldr	r0, [pc, #200]	@ (8001a04 <CAN_DebugStatus+0x134>)
 800193c:	f00b f8c2 	bl	800cac4 <HAL_UART_Transmit>

    // Giải thích các trạng thái nếu cần
    if (esr & CAN_ESR_BOFF) {
 8001940:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d006      	beq.n	800195a <CAN_DebugStatus+0x8a>
        HAL_UART_Transmit(&huart1, (uint8_t*)"⚠️ CAN BUS-OFF\r\n", 17, HAL_MAX_DELAY);
 800194c:	f04f 33ff 	mov.w	r3, #4294967295
 8001950:	2211      	movs	r2, #17
 8001952:	492d      	ldr	r1, [pc, #180]	@ (8001a08 <CAN_DebugStatus+0x138>)
 8001954:	482b      	ldr	r0, [pc, #172]	@ (8001a04 <CAN_DebugStatus+0x134>)
 8001956:	f00b f8b5 	bl	800cac4 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EPVF) {
 800195a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d006      	beq.n	8001974 <CAN_DebugStatus+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)"⚠️ Error Passive\r\n", 19, HAL_MAX_DELAY);
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
 800196a:	2213      	movs	r2, #19
 800196c:	4927      	ldr	r1, [pc, #156]	@ (8001a0c <CAN_DebugStatus+0x13c>)
 800196e:	4825      	ldr	r0, [pc, #148]	@ (8001a04 <CAN_DebugStatus+0x134>)
 8001970:	f00b f8a8 	bl	800cac4 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EWGF) {
 8001974:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b00      	cmp	r3, #0
 800197e:	d006      	beq.n	800198e <CAN_DebugStatus+0xbe>
        HAL_UART_Transmit(&huart1, (uint8_t*)"⚠️ Error Warning\r\n", 19, HAL_MAX_DELAY);
 8001980:	f04f 33ff 	mov.w	r3, #4294967295
 8001984:	2213      	movs	r2, #19
 8001986:	4922      	ldr	r1, [pc, #136]	@ (8001a10 <CAN_DebugStatus+0x140>)
 8001988:	481e      	ldr	r0, [pc, #120]	@ (8001a04 <CAN_DebugStatus+0x134>)
 800198a:	f00b f89b 	bl	800cac4 <HAL_UART_Transmit>
    }

    if ((esr & CAN_ESR_LEC_Msk) != 0) {
 800198e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001992:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001996:	2b00      	cmp	r3, #0
 8001998:	d02b      	beq.n	80019f2 <CAN_DebugStatus+0x122>
        const char* lec_msgs[] = {
 800199a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a14 <CAN_DebugStatus+0x144>)
 800199c:	1d3c      	adds	r4, r7, #4
 800199e:	461d      	mov	r5, r3
 80019a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80019a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "No Error", "Stuff Error", "Form Error", "Ack Error",
            "Bit recessive Error", "Bit dominant Error", "CRC Error", "Unknown"
        };
        uint8_t lec = (esr & CAN_ESR_LEC_Msk) >> CAN_ESR_LEC_Pos;
 80019ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80019b0:	091b      	lsrs	r3, r3, #4
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        snprintf(msg, sizeof(msg), "❌ Last Error Code (LEC): %s\r\n", lec_msgs[lec]);
 80019bc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	33b8      	adds	r3, #184	@ 0xb8
 80019c4:	443b      	add	r3, r7
 80019c6:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 80019ca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80019ce:	4a12      	ldr	r2, [pc, #72]	@ (8001a18 <CAN_DebugStatus+0x148>)
 80019d0:	2180      	movs	r1, #128	@ 0x80
 80019d2:	f00c fdb5 	bl	800e540 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80019d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fc48 	bl	8000270 <strlen>
 80019e0:	4603      	mov	r3, r0
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80019e8:	f04f 33ff 	mov.w	r3, #4294967295
 80019ec:	4805      	ldr	r0, [pc, #20]	@ (8001a04 <CAN_DebugStatus+0x134>)
 80019ee:	f00b f869 	bl	800cac4 <HAL_UART_Transmit>
    }
}
 80019f2:	bf00      	nop
 80019f4:	37b8      	adds	r7, #184	@ 0xb8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bdb0      	pop	{r4, r5, r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200003dc 	.word	0x200003dc
 8001a00:	0801160c 	.word	0x0801160c
 8001a04:	200006d8 	.word	0x200006d8
 8001a08:	0801164c 	.word	0x0801164c
 8001a0c:	08011664 	.word	0x08011664
 8001a10:	0801167c 	.word	0x0801167c
 8001a14:	08011720 	.word	0x08011720
 8001a18:	08011694 	.word	0x08011694

08001a1c <MQ135_Config>:
// Biến bên ngoài dùng cho lấy mẫu ADC qua ngắt
extern uint32_t ADC_SAMPLES[1000];
extern uint32_t NUM_SAMPLES;
extern volatile uint8_t mq135_done;

void MQ135_Config(MQ135_HandleTypeDef *mq, ADC_HandleTypeDef *hadc) {
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
    mq->hadc = hadc;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	601a      	str	r2, [r3, #0]
    mq->rl_value = 10.0f;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a60 <MQ135_Config+0x44>)
 8001a30:	605a      	str	r2, [r3, #4]
    mq->ro_clean_air = 10.0f;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a0a      	ldr	r2, [pc, #40]	@ (8001a60 <MQ135_Config+0x44>)
 8001a36:	609a      	str	r2, [r3, #8]
    mq->a = 116.6020682f;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <MQ135_Config+0x48>)
 8001a3c:	60da      	str	r2, [r3, #12]
    mq->b = -2.769034857f;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a09      	ldr	r2, [pc, #36]	@ (8001a68 <MQ135_Config+0x4c>)
 8001a42:	611a      	str	r2, [r3, #16]
    mq->vref = 3.3f;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4a09      	ldr	r2, [pc, #36]	@ (8001a6c <MQ135_Config+0x50>)
 8001a48:	615a      	str	r2, [r3, #20]
    mq->resolution = 4096.0f;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8001a50:	619a      	str	r2, [r3, #24]
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	41200000 	.word	0x41200000
 8001a64:	42e93442 	.word	0x42e93442
 8001a68:	c03137de 	.word	0xc03137de
 8001a6c:	40533333 	.word	0x40533333

08001a70 <MQ135_CorrectionFactor>:

float MQ135_CorrectionFactor(float temp, float hum) {
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a7a:	edc7 0a00 	vstr	s1, [r7]
    return MQ135_CORA * temp * temp
 8001a7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a82:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001ad0 <MQ135_CorrectionFactor+0x60>
 8001a86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a8e:	ee27 7a27 	vmul.f32	s14, s14, s15
         - MQ135_CORB * temp
 8001a92:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a96:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001ad4 <MQ135_CorrectionFactor+0x64>
 8001a9a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
         + MQ135_CORC
 8001aa2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001ad8 <MQ135_CorrectionFactor+0x68>
 8001aa6:	ee37 7a87 	vadd.f32	s14, s15, s14
         - (hum - 33.0f) * MQ135_CORD;
 8001aaa:	edd7 7a00 	vldr	s15, [r7]
 8001aae:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001adc <MQ135_CorrectionFactor+0x6c>
 8001ab2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001ab6:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001ae0 <MQ135_CorrectionFactor+0x70>
 8001aba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001abe:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	39b78034 	.word	0x39b78034
 8001ad4:	3cdea897 	.word	0x3cdea897
 8001ad8:	3fb29bd0 	.word	0x3fb29bd0
 8001adc:	42040000 	.word	0x42040000
 8001ae0:	3aebedfa 	.word	0x3aebedfa

08001ae4 <MQ135_ReadRs>:

float MQ135_ReadRs(MQ135_HandleTypeDef *mq) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
    float rs = 0.0f;
 8001aec:	f04f 0300 	mov.w	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
    mq135_done = 0;
 8001af2:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba0 <MQ135_ReadRs+0xbc>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
    NUM_SAMPLES = MQ135_READ_SAMPLES;
 8001af8:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba4 <MQ135_ReadRs+0xc0>)
 8001afa:	2264      	movs	r2, #100	@ 0x64
 8001afc:	601a      	str	r2, [r3, #0]
    HAL_ADC_Start_IT(mq->hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f003 fcd2 	bl	80054ac <HAL_ADC_Start_IT>
    while (!mq135_done);  // đợi hoàn tất lấy mẫu
 8001b08:	bf00      	nop
 8001b0a:	4b25      	ldr	r3, [pc, #148]	@ (8001ba0 <MQ135_ReadRs+0xbc>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0fa      	beq.n	8001b0a <MQ135_ReadRs+0x26>

    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001b14:	2300      	movs	r3, #0
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	e02c      	b.n	8001b74 <MQ135_ReadRs+0x90>
        float v = ADC_SAMPLES[j] * mq->vref / mq->resolution;
 8001b1a:	4a23      	ldr	r2, [pc, #140]	@ (8001ba8 <MQ135_ReadRs+0xc4>)
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b22:	ee07 3a90 	vmov	s15, r3
 8001b26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b30:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	ed93 7a06 	vldr	s14, [r3, #24]
 8001b3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b3e:	edc7 7a03 	vstr	s15, [r7, #12]
        rs += ((mq->vref - v) * mq->rl_value) / v;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b48:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b56:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001b5a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b62:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b6a:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	3301      	adds	r3, #1
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <MQ135_ReadRs+0xc0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d3cd      	bcc.n	8001b1a <MQ135_ReadRs+0x36>
    }

    return rs / NUM_SAMPLES;
 8001b7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MQ135_ReadRs+0xc0>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	ee07 3a90 	vmov	s15, r3
 8001b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b8e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001b92:	eef0 7a66 	vmov.f32	s15, s13
}
 8001b96:	eeb0 0a67 	vmov.f32	s0, s15
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20001770 	.word	0x20001770
 8001ba4:	2000176c 	.word	0x2000176c
 8001ba8:	200007cc 	.word	0x200007cc

08001bac <MQ135_ReadCorrectedPPM>:

float MQ135_ReadCorrectedPPM(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	ed2d 8b02 	vpush	{d8}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001bbc:	edc7 0a01 	vstr	s1, [r7, #4]
    float rs = MQ135_ReadRs(mq);
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f7ff ff8f 	bl	8001ae4 <MQ135_ReadRs>
 8001bc6:	ed87 0a07 	vstr	s0, [r7, #28]
    float corr = MQ135_CorrectionFactor(temp, hum);
 8001bca:	edd7 0a01 	vldr	s1, [r7, #4]
 8001bce:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bd2:	f7ff ff4d 	bl	8001a70 <MQ135_CorrectionFactor>
 8001bd6:	ed87 0a06 	vstr	s0, [r7, #24]
    float rsc = rs / corr;
 8001bda:	edd7 6a07 	vldr	s13, [r7, #28]
 8001bde:	ed97 7a06 	vldr	s14, [r7, #24]
 8001be2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001be6:	edc7 7a05 	vstr	s15, [r7, #20]
    return mq->a * powf(rsc / mq->ro_clean_air, mq->b);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	ed93 8a03 	vldr	s16, [r3, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bf6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bfa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c04:	eef0 0a67 	vmov.f32	s1, s15
 8001c08:	eeb0 0a66 	vmov.f32	s0, s13
 8001c0c:	f00e fe14 	bl	8010838 <powf>
 8001c10:	eef0 7a40 	vmov.f32	s15, s0
 8001c14:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001c18:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1c:	3720      	adds	r7, #32
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	ecbd 8b02 	vpop	{d8}
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <MQ135_CalibrateRo>:

void MQ135_CalibrateRo(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	ed2d 8b02 	vpush	{d8}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c38:	edc7 0a01 	vstr	s1, [r7, #4]
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f7ff ff51 	bl	8001ae4 <MQ135_ReadRs>
 8001c42:	eeb0 8a40 	vmov.f32	s16, s0
        powf((MQ135_ATMOCO2 / mq->a), (1.0f / mq->b));
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c4c:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001c88 <MQ135_CalibrateRo+0x60>
 8001c50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c5a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001c5e:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001c62:	eef0 0a66 	vmov.f32	s1, s13
 8001c66:	eeb0 0a47 	vmov.f32	s0, s14
 8001c6a:	f00e fde5 	bl	8010838 <powf>
 8001c6e:	eef0 7a40 	vmov.f32	s15, s0
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001c72:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001c7c:	bf00      	nop
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	ecbd 8b02 	vpop	{d8}
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	43c80000 	.word	0x43c80000

08001c8c <MQ135_Send_CAN>:

void MQ135_Send_CAN(MQ135_HandleTypeDef *mq, float temp, float hum, UART_HandleTypeDef *huart, uint16_t topic) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b09e      	sub	sp, #120	@ 0x78
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6178      	str	r0, [r7, #20]
 8001c94:	ed87 0a04 	vstr	s0, [r7, #16]
 8001c98:	edc7 0a03 	vstr	s1, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	80fb      	strh	r3, [r7, #6]
    float ppm = MQ135_ReadCorrectedPPM(mq, temp, hum);
 8001ca2:	edd7 0a03 	vldr	s1, [r7, #12]
 8001ca6:	ed97 0a04 	vldr	s0, [r7, #16]
 8001caa:	6978      	ldr	r0, [r7, #20]
 8001cac:	f7ff ff7e 	bl	8001bac <MQ135_ReadCorrectedPPM>
 8001cb0:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
    uint16_t v = (uint16_t)ppm;
 8001cb4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001cb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cbc:	ee17 3a90 	vmov	r3, s15
 8001cc0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    char buf[80];
    sprintf(buf, "PPM: %.1f\r\n", ppm);
 8001cc4:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001cc6:	f7fe fc3f 	bl	8000548 <__aeabi_f2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	f107 0020 	add.w	r0, r7, #32
 8001cd2:	4913      	ldr	r1, [pc, #76]	@ (8001d20 <MQ135_Send_CAN+0x94>)
 8001cd4:	f00c fc6a 	bl	800e5ac <siprintf>
    HAL_UART_Transmit(huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8001cd8:	f107 0320 	add.w	r3, r7, #32
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fac7 	bl	8000270 <strlen>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	f107 0120 	add.w	r1, r7, #32
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	68b8      	ldr	r0, [r7, #8]
 8001cf0:	f00a fee8 	bl	800cac4 <HAL_UART_Transmit>

    uint8_t payload[2] = { (v >> 8) & 0xFF, v & 0xFF };
 8001cf4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001cf8:	0a1b      	lsrs	r3, r3, #8
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	773b      	strb	r3, [r7, #28]
 8001d00:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	777b      	strb	r3, [r7, #29]
    CAN_SendTopicData(topic, payload, 2);
 8001d08:	f107 011c 	add.w	r1, r7, #28
 8001d0c:	88fb      	ldrh	r3, [r7, #6]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 fa77 	bl	8002204 <CAN_SendTopicData>
}
 8001d16:	bf00      	nop
 8001d18:	3778      	adds	r7, #120	@ 0x78
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	08011740 	.word	0x08011740

08001d24 <RC522_SPI_Transfer>:
 * Des		cription: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b096      	sub	sp, #88	@ 0x58
 8001d28:	af02      	add	r7, sp, #8
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8001d2e:	f107 024f 	add.w	r2, r7, #79	@ 0x4f
 8001d32:	1df9      	adds	r1, r7, #7
 8001d34:	2364      	movs	r3, #100	@ 0x64
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4804      	ldr	r0, [pc, #16]	@ (8001d4c <RC522_SPI_Transfer+0x28>)
 8001d3c:	f008 ff7b 	bl	800ac36 <HAL_SPI_TransmitReceive>
	 char debug[64];

	return rx_data;
 8001d40:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3750      	adds	r7, #80	@ 0x50
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000488 	.word	0x20000488

08001d50 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	460a      	mov	r2, r1
 8001d5a:	71fb      	strb	r3, [r7, #7]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001d60:	2200      	movs	r2, #0
 8001d62:	2180      	movs	r1, #128	@ 0x80
 8001d64:	480c      	ldr	r0, [pc, #48]	@ (8001d98 <Write_MFRC522+0x48>)
 8001d66:	f005 ff09 	bl	8007b7c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff ffd4 	bl	8001d24 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001d7c:	79bb      	ldrb	r3, [r7, #6]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff ffd0 	bl	8001d24 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001d84:	2201      	movs	r2, #1
 8001d86:	2180      	movs	r1, #128	@ 0x80
 8001d88:	4803      	ldr	r0, [pc, #12]	@ (8001d98 <Write_MFRC522+0x48>)
 8001d8a:	f005 fef7 	bl	8007b7c <HAL_GPIO_WritePin>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40020800 	.word	0x40020800

08001d9c <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2180      	movs	r1, #128	@ 0x80
 8001daa:	4810      	ldr	r0, [pc, #64]	@ (8001dec <Read_MFRC522+0x50>)
 8001dac:	f005 fee6 	bl	8007b7c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8001db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001dbc:	b25b      	sxtb	r3, r3
 8001dbe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001dc2:	b25b      	sxtb	r3, r3
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ffac 	bl	8001d24 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7ff ffa9 	bl	8001d24 <RC522_SPI_Transfer>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2180      	movs	r1, #128	@ 0x80
 8001dda:	4804      	ldr	r0, [pc, #16]	@ (8001dec <Read_MFRC522+0x50>)
 8001ddc:	f005 fece 	bl	8007b7c <HAL_GPIO_WritePin>
	
	return val;	
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40020800 	.word	0x40020800

08001df0 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	460a      	mov	r2, r1
 8001dfa:	71fb      	strb	r3, [r7, #7]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff ffca 	bl	8001d9c <Read_MFRC522>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001e0c:	7bfa      	ldrb	r2, [r7, #15]
 8001e0e:	79bb      	ldrb	r3, [r7, #6]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff99 	bl	8001d50 <Write_MFRC522>
}
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b084      	sub	sp, #16
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	460a      	mov	r2, r1
 8001e30:	71fb      	strb	r3, [r7, #7]
 8001e32:	4613      	mov	r3, r2
 8001e34:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ffaf 	bl	8001d9c <Read_MFRC522>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8001e42:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	b25a      	sxtb	r2, r3
 8001e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	b25b      	sxtb	r3, r3
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	4611      	mov	r1, r2
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff79 	bl	8001d50 <Write_MFRC522>
} 
 8001e5e:	bf00      	nop
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8001e6a:	2014      	movs	r0, #20
 8001e6c:	f7ff ff96 	bl	8001d9c <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001e70:	2103      	movs	r1, #3
 8001e72:	2014      	movs	r0, #20
 8001e74:	f7ff ffbc 	bl	8001df0 <SetBitMask>
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001e80:	210f      	movs	r1, #15
 8001e82:	2001      	movs	r0, #1
 8001e84:	f7ff ff64 	bl	8001d50 <Write_MFRC522>
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001e90:	2201      	movs	r2, #1
 8001e92:	2180      	movs	r1, #128	@ 0x80
 8001e94:	4812      	ldr	r0, [pc, #72]	@ (8001ee0 <MFRC522_Init+0x54>)
 8001e96:	f005 fe71 	bl	8007b7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	4811      	ldr	r0, [pc, #68]	@ (8001ee4 <MFRC522_Init+0x58>)
 8001ea0:	f005 fe6c 	bl	8007b7c <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8001ea4:	f7ff ffea 	bl	8001e7c <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8001ea8:	218d      	movs	r1, #141	@ 0x8d
 8001eaa:	202a      	movs	r0, #42	@ 0x2a
 8001eac:	f7ff ff50 	bl	8001d50 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8001eb0:	213e      	movs	r1, #62	@ 0x3e
 8001eb2:	202b      	movs	r0, #43	@ 0x2b
 8001eb4:	f7ff ff4c 	bl	8001d50 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8001eb8:	211e      	movs	r1, #30
 8001eba:	202d      	movs	r0, #45	@ 0x2d
 8001ebc:	f7ff ff48 	bl	8001d50 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	202c      	movs	r0, #44	@ 0x2c
 8001ec4:	f7ff ff44 	bl	8001d50 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8001ec8:	2140      	movs	r1, #64	@ 0x40
 8001eca:	2015      	movs	r0, #21
 8001ecc:	f7ff ff40 	bl	8001d50 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8001ed0:	213d      	movs	r1, #61	@ 0x3d
 8001ed2:	2011      	movs	r0, #17
 8001ed4:	f7ff ff3c 	bl	8001d50 <Write_MFRC522>

	AntennaOn();
 8001ed8:	f7ff ffc5 	bl	8001e66 <AntennaOn>
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40020800 	.word	0x40020800
 8001ee4:	40020400 	.word	0x40020400

08001ee8 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8001ee8:	b590      	push	{r4, r7, lr}
 8001eea:	b089      	sub	sp, #36	@ 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60b9      	str	r1, [r7, #8]
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	73fb      	strb	r3, [r7, #15]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 8001efa:	2302      	movs	r3, #2
 8001efc:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8001efe:	2300      	movs	r3, #0
 8001f00:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8001f02:	2300      	movs	r3, #0
 8001f04:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	2b0c      	cmp	r3, #12
 8001f0a:	d006      	beq.n	8001f1a <MFRC522_ToCard+0x32>
 8001f0c:	2b0e      	cmp	r3, #14
 8001f0e:	d109      	bne.n	8001f24 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8001f10:	2312      	movs	r3, #18
 8001f12:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 8001f14:	2310      	movs	r3, #16
 8001f16:	777b      	strb	r3, [r7, #29]
			break;
 8001f18:	e005      	b.n	8001f26 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 8001f1a:	2377      	movs	r3, #119	@ 0x77
 8001f1c:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8001f1e:	2330      	movs	r3, #48	@ 0x30
 8001f20:	777b      	strb	r3, [r7, #29]
			break;
 8001f22:	e000      	b.n	8001f26 <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8001f24:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 8001f26:	7fbb      	ldrb	r3, [r7, #30]
 8001f28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4619      	mov	r1, r3
 8001f30:	2002      	movs	r0, #2
 8001f32:	f7ff ff0d 	bl	8001d50 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 8001f36:	2180      	movs	r1, #128	@ 0x80
 8001f38:	2004      	movs	r0, #4
 8001f3a:	f7ff ff74 	bl	8001e26 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8001f3e:	2180      	movs	r1, #128	@ 0x80
 8001f40:	200a      	movs	r0, #10
 8001f42:	f7ff ff55 	bl	8001df0 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 8001f46:	2100      	movs	r1, #0
 8001f48:	2001      	movs	r0, #1
 8001f4a:	f7ff ff01 	bl	8001d50 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
 8001f52:	e00a      	b.n	8001f6a <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	4413      	add	r3, r2
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	2009      	movs	r0, #9
 8001f60:	f7ff fef6 	bl	8001d50 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	3301      	adds	r3, #1
 8001f68:	61bb      	str	r3, [r7, #24]
 8001f6a:	7bbb      	ldrb	r3, [r7, #14]
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d3f0      	bcc.n	8001f54 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8001f72:	7bfb      	ldrb	r3, [r7, #15]
 8001f74:	4619      	mov	r1, r3
 8001f76:	2001      	movs	r0, #1
 8001f78:	f7ff feea 	bl	8001d50 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
 8001f7e:	2b0c      	cmp	r3, #12
 8001f80:	d103      	bne.n	8001f8a <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8001f82:	2180      	movs	r1, #128	@ 0x80
 8001f84:	200d      	movs	r0, #13
 8001f86:	f7ff ff33 	bl	8001df0 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8001f8a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001f8e:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8001f90:	2004      	movs	r0, #4
 8001f92:	f7ff ff03 	bl	8001d9c <Read_MFRC522>
 8001f96:	4603      	mov	r3, r0
 8001f98:	773b      	strb	r3, [r7, #28]
        i--;
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00a      	beq.n	8001fbc <MFRC522_ToCard+0xd4>
 8001fa6:	7f3b      	ldrb	r3, [r7, #28]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d105      	bne.n	8001fbc <MFRC522_ToCard+0xd4>
 8001fb0:	7f3a      	ldrb	r2, [r7, #28]
 8001fb2:	7f7b      	ldrb	r3, [r7, #29]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0e9      	beq.n	8001f90 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8001fbc:	2180      	movs	r1, #128	@ 0x80
 8001fbe:	200d      	movs	r0, #13
 8001fc0:	f7ff ff31 	bl	8001e26 <ClearBitMask>
	
    if (i != 0)
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d052      	beq.n	8002070 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 8001fca:	2006      	movs	r0, #6
 8001fcc:	f7ff fee6 	bl	8001d9c <Read_MFRC522>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	f003 031b 	and.w	r3, r3, #27
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d148      	bne.n	800206c <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 8001fde:	7f3a      	ldrb	r2, [r7, #28]
 8001fe0:	7fbb      	ldrb	r3, [r7, #30]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	2b0c      	cmp	r3, #12
 8001ff6:	d13b      	bne.n	8002070 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8001ff8:	200a      	movs	r0, #10
 8001ffa:	f7ff fecf 	bl	8001d9c <Read_MFRC522>
 8001ffe:	4603      	mov	r3, r0
 8002000:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8002002:	200c      	movs	r0, #12
 8002004:	f7ff feca 	bl	8001d9c <Read_MFRC522>
 8002008:	4603      	mov	r3, r0
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8002010:	7dfb      	ldrb	r3, [r7, #23]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d008      	beq.n	8002028 <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 8002016:	7f3b      	ldrb	r3, [r7, #28]
 8002018:	3b01      	subs	r3, #1
 800201a:	00da      	lsls	r2, r3, #3
 800201c:	7dfb      	ldrb	r3, [r7, #23]
 800201e:	4413      	add	r3, r2
 8002020:	461a      	mov	r2, r3
 8002022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	e004      	b.n	8002032 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 8002028:	7f3b      	ldrb	r3, [r7, #28]
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	461a      	mov	r2, r3
 800202e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002030:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8002032:	7f3b      	ldrb	r3, [r7, #28]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 8002038:	2301      	movs	r3, #1
 800203a:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 800203c:	7f3b      	ldrb	r3, [r7, #28]
 800203e:	2b10      	cmp	r3, #16
 8002040:	d901      	bls.n	8002046 <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 8002042:	2310      	movs	r3, #16
 8002044:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	e00a      	b.n	8002062 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	18d4      	adds	r4, r2, r3
 8002052:	2009      	movs	r0, #9
 8002054:	f7ff fea2 	bl	8001d9c <Read_MFRC522>
 8002058:	4603      	mov	r3, r0
 800205a:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	3301      	adds	r3, #1
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	7f3b      	ldrb	r3, [r7, #28]
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	429a      	cmp	r2, r3
 8002068:	d3f0      	bcc.n	800204c <MFRC522_ToCard+0x164>
 800206a:	e001      	b.n	8002070 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 800206c:	2302      	movs	r3, #2
 800206e:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 8002070:	7ffb      	ldrb	r3, [r7, #31]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	@ 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd90      	pop	{r4, r7, pc}

0800207a <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af02      	add	r7, sp, #8
 8002080:	4603      	mov	r3, r0
 8002082:	6039      	str	r1, [r7, #0]
 8002084:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8002086:	2107      	movs	r1, #7
 8002088:	200d      	movs	r0, #13
 800208a:	f7ff fe61 	bl	8001d50 <Write_MFRC522>
	
	TagType[0] = reqMode;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	79fa      	ldrb	r2, [r7, #7]
 8002092:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002094:	f107 0308 	add.w	r3, r7, #8
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	2201      	movs	r2, #1
 800209e:	6839      	ldr	r1, [r7, #0]
 80020a0:	200c      	movs	r0, #12
 80020a2:	f7ff ff21 	bl	8001ee8 <MFRC522_ToCard>
 80020a6:	4603      	mov	r3, r0
 80020a8:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d102      	bne.n	80020b6 <MFRC522_Request+0x3c>
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	2b10      	cmp	r3, #16
 80020b4:	d001      	beq.n	80020ba <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 80020b6:	2302      	movs	r3, #2
 80020b8:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80020d0:	2100      	movs	r1, #0
 80020d2:	200d      	movs	r0, #13
 80020d4:	f7ff fe3c 	bl	8001d50 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2293      	movs	r2, #147	@ 0x93
 80020dc:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3301      	adds	r3, #1
 80020e2:	2220      	movs	r2, #32
 80020e4:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80020e6:	f107 0308 	add.w	r3, r7, #8
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2202      	movs	r2, #2
 80020f0:	6879      	ldr	r1, [r7, #4]
 80020f2:	200c      	movs	r0, #12
 80020f4:	f7ff fef8 	bl	8001ee8 <MFRC522_ToCard>
 80020f8:	4603      	mov	r3, r0
 80020fa:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d118      	bne.n	8002134 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8002102:	2300      	movs	r3, #0
 8002104:	73bb      	strb	r3, [r7, #14]
 8002106:	e009      	b.n	800211c <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 8002108:	7bbb      	ldrb	r3, [r7, #14]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	781a      	ldrb	r2, [r3, #0]
 8002110:	7b7b      	ldrb	r3, [r7, #13]
 8002112:	4053      	eors	r3, r2
 8002114:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 8002116:	7bbb      	ldrb	r3, [r7, #14]
 8002118:	3301      	adds	r3, #1
 800211a:	73bb      	strb	r3, [r7, #14]
 800211c:	7bbb      	ldrb	r3, [r7, #14]
 800211e:	2b03      	cmp	r3, #3
 8002120:	d9f2      	bls.n	8002108 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8002122:	7bbb      	ldrb	r3, [r7, #14]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	7b7a      	ldrb	r2, [r7, #13]
 800212c:	429a      	cmp	r2, r3
 800212e:	d001      	beq.n	8002134 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8002130:	2302      	movs	r3, #2
 8002132:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
} 
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <HAL_CAN_RxFifo0MsgPendingCallback>:
extern volatile uint8_t can_rx_flag;
extern volatile uint32_t can_rx_count ;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
//    HAL_UART_Transmit(&huart1, (uint8_t*)"INTERRUPT OK\r\n", 15, HAL_MAX_DELAY);
        HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, rxData) ;
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800214a:	4a09      	ldr	r2, [pc, #36]	@ (8002170 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800214c:	2100      	movs	r1, #0
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f004 f9f3 	bl	800653a <HAL_CAN_GetRxMessage>
                  can_rx_flag = 1;  // báo về main xử lý
 8002154:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002156:	2201      	movs	r2, #1
 8002158:	701a      	strb	r2, [r3, #0]
                  can_rx_count++;  // tăng biến đếm khi nhận
 800215a:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	3301      	adds	r3, #1
 8002160:	4a05      	ldr	r2, [pc, #20]	@ (8002178 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002162:	6013      	str	r3, [r2, #0]
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	200007ac 	.word	0x200007ac
 8002170:	20000790 	.word	0x20000790
 8002174:	200007b4 	.word	0x200007b4
 8002178:	200007c0 	.word	0x200007c0

0800217c <CAN_SendNonBlocking>:

HAL_StatusTypeDef CAN_SendNonBlocking(CAN_HandleTypeDef *hcan,
                                      CAN_TxHeaderTypeDef *header,
                                      uint8_t *data,
                                      uint32_t *mailbox)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
 8002188:	603b      	str	r3, [r7, #0]
    // 1. Nếu còn slot trống → gửi luôn
    if (HAL_CAN_GetTxMailboxesFreeLevel(hcan) > 0) {
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f004 f9a0 	bl	80064d0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d007      	beq.n	80021a6 <CAN_SendNonBlocking+0x2a>
        return HAL_CAN_AddTxMessage(hcan, header, data, mailbox);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f004 f882 	bl	80062a6 <HAL_CAN_AddTxMessage>
 80021a2:	4603      	mov	r3, r0
 80021a4:	e018      	b.n	80021d8 <CAN_SendNonBlocking+0x5c>
    }

    // 2. Nếu đầy → hủy hết pending để tránh nghẽn
    HAL_CAN_AbortTxRequest(hcan, 0x7);  // 0x7 = abort mailbox 0,1,2
 80021a6:	2107      	movs	r1, #7
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f004 f94c 	bl	8006446 <HAL_CAN_AbortTxRequest>

    // 3. Thử gửi lại frame mới (retry tối đa 3 lần)
    for (int retry = 0; retry < 3; retry++) {
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	e00d      	b.n	80021d0 <CAN_SendNonBlocking+0x54>
        if (HAL_CAN_AddTxMessage(hcan, header, data, mailbox) == HAL_OK) {
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f004 f873 	bl	80062a6 <HAL_CAN_AddTxMessage>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <CAN_SendNonBlocking+0x4e>
            return HAL_OK;
 80021c6:	2300      	movs	r3, #0
 80021c8:	e006      	b.n	80021d8 <CAN_SendNonBlocking+0x5c>
    for (int retry = 0; retry < 3; retry++) {
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	3301      	adds	r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	ddee      	ble.n	80021b4 <CAN_SendNonBlocking+0x38>
        }
    }

    // Nếu sau retry vẫn lỗi thì trả về HAL_ERROR
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <BNO055_IsStable>:
    }
}


bool BNO055_IsStable(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
    return (HAL_GetTick() - imu_reset_time > 600);  // chờ 1 giây
 80021e4:	f003 f8ee 	bl	80053c4 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <BNO055_IsStable+0x20>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80021f4:	bf8c      	ite	hi
 80021f6:	2301      	movhi	r3, #1
 80021f8:	2300      	movls	r3, #0
 80021fa:	b2db      	uxtb	r3, r3
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	2000031c 	.word	0x2000031c

08002204 <CAN_SendTopicData>:
    }

    return status;
}
HAL_StatusTypeDef CAN_SendTopicData(uint16_t topic_id, uint8_t *data, uint8_t len)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	6039      	str	r1, [r7, #0]
 800220e:	80fb      	strh	r3, [r7, #6]
 8002210:	4613      	mov	r3, r2
 8002212:	717b      	strb	r3, [r7, #5]
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;
    uint32_t start = HAL_GetTick();
 8002214:	f003 f8d6 	bl	80053c4 <HAL_GetTick>
 8002218:	6178      	str	r0, [r7, #20]
    const uint32_t timeout_ms = 3;   // thời gian retry tối đa (5ms)
 800221a:	2303      	movs	r3, #3
 800221c:	613b      	str	r3, [r7, #16]

    if (len > 8) len = 8;
 800221e:	797b      	ldrb	r3, [r7, #5]
 8002220:	2b08      	cmp	r3, #8
 8002222:	d901      	bls.n	8002228 <CAN_SendTopicData+0x24>
 8002224:	2308      	movs	r3, #8
 8002226:	717b      	strb	r3, [r7, #5]

    TxHeader.StdId = topic_id;
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	4a1a      	ldr	r2, [pc, #104]	@ (8002294 <CAN_SendTopicData+0x90>)
 800222c:	6013      	str	r3, [r2, #0]
    TxHeader.IDE = CAN_ID_STD;
 800222e:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <CAN_SendTopicData+0x90>)
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 8002234:	4b17      	ldr	r3, [pc, #92]	@ (8002294 <CAN_SendTopicData+0x90>)
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = len;
 800223a:	797b      	ldrb	r3, [r7, #5]
 800223c:	4a15      	ldr	r2, [pc, #84]	@ (8002294 <CAN_SendTopicData+0x90>)
 800223e:	6113      	str	r3, [r2, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 8002240:	4b14      	ldr	r3, [pc, #80]	@ (8002294 <CAN_SendTopicData+0x90>)
 8002242:	2200      	movs	r2, #0
 8002244:	751a      	strb	r2, [r3, #20]
    }
    snprintf(log + offset, sizeof(log) - offset, "\r\n");
    HAL_UART_Transmit(&huart1, (uint8_t*)log, strlen(log), 1);
#endif

    can_tx_count++;
 8002246:	4b14      	ldr	r3, [pc, #80]	@ (8002298 <CAN_SendTopicData+0x94>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	4a12      	ldr	r2, [pc, #72]	@ (8002298 <CAN_SendTopicData+0x94>)
 800224e:	6013      	str	r3, [r2, #0]

    // --- Retry loop ---
    do {
        if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 8002250:	4812      	ldr	r0, [pc, #72]	@ (800229c <CAN_SendTopicData+0x98>)
 8002252:	f004 f93d 	bl	80064d0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00d      	beq.n	8002278 <CAN_SendTopicData+0x74>
            status = CAN_SendNonBlocking(&hcan1, &TxHeader, data, &TxMailbox);
 800225c:	f107 0308 	add.w	r3, r7, #8
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	490c      	ldr	r1, [pc, #48]	@ (8002294 <CAN_SendTopicData+0x90>)
 8002264:	480d      	ldr	r0, [pc, #52]	@ (800229c <CAN_SendTopicData+0x98>)
 8002266:	f7ff ff89 	bl	800217c <CAN_SendNonBlocking>
 800226a:	4603      	mov	r3, r0
 800226c:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) {
 800226e:	7bfb      	ldrb	r3, [r7, #15]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <CAN_SendTopicData+0x74>
                return HAL_OK;  // gửi thành công
 8002274:	2300      	movs	r3, #0
 8002276:	e008      	b.n	800228a <CAN_SendTopicData+0x86>
            }
        }
        // Nếu mailbox vẫn bận, chờ 1 tick rồi thử lại
    } while ((HAL_GetTick() - start) < timeout_ms);
 8002278:	f003 f8a4 	bl	80053c4 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d8e3      	bhi.n	8002250 <CAN_SendTopicData+0x4c>

    // Nếu hết thời gian vẫn không gửi được
    return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
//            CAN_IT_LAST_ERROR_CODE |
//            CAN_IT_ERROR);
        NVIC_SystemReset();

    }
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20000778 	.word	0x20000778
 8002298:	200007bc 	.word	0x200007bc
 800229c:	200003dc 	.word	0x200003dc

080022a0 <Send_All_SensorData_CAN>:
extern uint32_t imu_timer;
extern volatile uint8_t timer10ms_flag ;


void Send_All_SensorData_CAN(void)
{
 80022a0:	b5b0      	push	{r4, r5, r7, lr}
 80022a2:	b08c      	sub	sp, #48	@ 0x30
 80022a4:	af00      	add	r7, sp, #0
	static uint32_t last_us_trigger_time ;

    if (timer10ms_flag) {
 80022a6:	4b58      	ldr	r3, [pc, #352]	@ (8002408 <Send_All_SensorData_CAN+0x168>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d013      	beq.n	80022d8 <Send_All_SensorData_CAN+0x38>
        timer10ms_flag = 0;
 80022b0:	4b55      	ldr	r3, [pc, #340]	@ (8002408 <Send_All_SensorData_CAN+0x168>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
//        BNO055_SendEulerCAN();
        if (BNO055_IsStable()) {
 80022b6:	f7ff ff93 	bl	80021e0 <BNO055_IsStable>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <Send_All_SensorData_CAN+0x26>
              BNO055_SendEulerCAN();
 80022c0:	f7ff fa62 	bl	8001788 <BNO055_SendEulerCAN>
 80022c4:	e008      	b.n	80022d8 <Send_All_SensorData_CAN+0x38>
          } else {
              // bỏ qua dữ liệu trong lúc IMU đang ổn định lại
              HAL_I2C_DeInit(&bno_i2c);
 80022c6:	4851      	ldr	r0, [pc, #324]	@ (800240c <Send_All_SensorData_CAN+0x16c>)
 80022c8:	f005 fdb6 	bl	8007e38 <HAL_I2C_DeInit>
              HAL_Delay(5);
 80022cc:	2005      	movs	r0, #5
 80022ce:	f003 f885 	bl	80053dc <HAL_Delay>
              HAL_I2C_Init(&bno_i2c);
 80022d2:	484e      	ldr	r0, [pc, #312]	@ (800240c <Send_All_SensorData_CAN+0x16c>)
 80022d4:	f005 fc6c 	bl	8007bb0 <HAL_I2C_Init>

          }
    }

    if (HAL_GetTick() - debug_timer >= 20) {
 80022d8:	f003 f874 	bl	80053c4 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	4b4c      	ldr	r3, [pc, #304]	@ (8002410 <Send_All_SensorData_CAN+0x170>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b13      	cmp	r3, #19
 80022e6:	d906      	bls.n	80022f6 <Send_All_SensorData_CAN+0x56>
        BNO055_PrintEulerDebug();
 80022e8:	f7ff faaa 	bl	8001840 <BNO055_PrintEulerDebug>
        debug_timer = HAL_GetTick();
 80022ec:	f003 f86a 	bl	80053c4 <HAL_GetTick>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4a47      	ldr	r2, [pc, #284]	@ (8002410 <Send_All_SensorData_CAN+0x170>)
 80022f4:	6013      	str	r3, [r2, #0]
    }

    if (HAL_GetTick() - last_us_trigger_time >= 400) {
 80022f6:	f003 f865 	bl	80053c4 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	4b45      	ldr	r3, [pc, #276]	@ (8002414 <Send_All_SensorData_CAN+0x174>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002306:	d30a      	bcc.n	800231e <Send_All_SensorData_CAN+0x7e>
            US01_TriggerAll_Sequential();      // Blocking đo 4 cảm biến
 8002308:	f002 ff93 	bl	8005232 <US01_TriggerAll_Sequential>
            PrintAllDistances();               // UART in khoảng cách
 800230c:	f002 ffaa 	bl	8005264 <PrintAllDistances>
            US01_SendAllDistances_CAN();       // Gửi qua CAN
 8002310:	f002 ff56 	bl	80051c0 <US01_SendAllDistances_CAN>
            last_us_trigger_time = HAL_GetTick();
 8002314:	f003 f856 	bl	80053c4 <HAL_GetTick>
 8002318:	4603      	mov	r3, r0
 800231a:	4a3e      	ldr	r2, [pc, #248]	@ (8002414 <Send_All_SensorData_CAN+0x174>)
 800231c:	6013      	str	r3, [r2, #0]
        }



    static uint32_t last_mq135_time = 0;
    if (HAL_GetTick() - last_mq135_time >= 1000) {
 800231e:	f003 f851 	bl	80053c4 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	4b3c      	ldr	r3, [pc, #240]	@ (8002418 <Send_All_SensorData_CAN+0x178>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800232e:	d30d      	bcc.n	800234c <Send_All_SensorData_CAN+0xac>
        MQ135_Send_CAN(&mq135, 25.0f, 50.0f, &huart1, TOPIC_ID_MQ135);  // Dùng hàm DMA mới
 8002330:	2211      	movs	r2, #17
 8002332:	493a      	ldr	r1, [pc, #232]	@ (800241c <Send_All_SensorData_CAN+0x17c>)
 8002334:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8002420 <Send_All_SensorData_CAN+0x180>
 8002338:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800233c:	4839      	ldr	r0, [pc, #228]	@ (8002424 <Send_All_SensorData_CAN+0x184>)
 800233e:	f7ff fca5 	bl	8001c8c <MQ135_Send_CAN>
        last_mq135_time = HAL_GetTick();
 8002342:	f003 f83f 	bl	80053c4 <HAL_GetTick>
 8002346:	4603      	mov	r3, r0
 8002348:	4a33      	ldr	r2, [pc, #204]	@ (8002418 <Send_All_SensorData_CAN+0x178>)
 800234a:	6013      	str	r3, [r2, #0]
    }
    checkRFIDAndControlRelay();
 800234c:	f001 fc96 	bl	8003c7c <checkRFIDAndControlRelay>
    static uint32_t last_can_tx = 0;
    static uint8_t can_fail_count = 0;

    if (HAL_GetTick() - last_can_tx >= 300) { // kiểm tra mỗi giây
 8002350:	f003 f838 	bl	80053c4 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	4b34      	ldr	r3, [pc, #208]	@ (8002428 <Send_All_SensorData_CAN+0x188>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002360:	d34e      	bcc.n	8002400 <Send_All_SensorData_CAN+0x160>
        if (can_tx_count == 0 && can_rx_count == 0) {
 8002362:	4b32      	ldr	r3, [pc, #200]	@ (800242c <Send_All_SensorData_CAN+0x18c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10a      	bne.n	8002380 <Send_All_SensorData_CAN+0xe0>
 800236a:	4b31      	ldr	r3, [pc, #196]	@ (8002430 <Send_All_SensorData_CAN+0x190>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d106      	bne.n	8002380 <Send_All_SensorData_CAN+0xe0>
            can_fail_count++;
 8002372:	4b30      	ldr	r3, [pc, #192]	@ (8002434 <Send_All_SensorData_CAN+0x194>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	3301      	adds	r3, #1
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4b2e      	ldr	r3, [pc, #184]	@ (8002434 <Send_All_SensorData_CAN+0x194>)
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e002      	b.n	8002386 <Send_All_SensorData_CAN+0xe6>
        } else {
            can_fail_count = 0;
 8002380:	4b2c      	ldr	r3, [pc, #176]	@ (8002434 <Send_All_SensorData_CAN+0x194>)
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
        }

        if (can_fail_count >= 3) { // 3 giây không có hoạt động
 8002386:	4b2b      	ldr	r3, [pc, #172]	@ (8002434 <Send_All_SensorData_CAN+0x194>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b02      	cmp	r3, #2
 800238c:	d92d      	bls.n	80023ea <Send_All_SensorData_CAN+0x14a>
            char msg[] = "⚠️ CAN watchdog triggered, reinit...\r\n";
 800238e:	4b2a      	ldr	r3, [pc, #168]	@ (8002438 <Send_All_SensorData_CAN+0x198>)
 8002390:	1d3c      	adds	r4, r7, #4
 8002392:	461d      	mov	r5, r3
 8002394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800239a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800239c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023a0:	c403      	stmia	r4!, {r0, r1}
 80023a2:	8022      	strh	r2, [r4, #0]
 80023a4:	3402      	adds	r4, #2
 80023a6:	0c13      	lsrs	r3, r2, #16
 80023a8:	7023      	strb	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fd ff5f 	bl	8000270 <strlen>
 80023b2:	4603      	mov	r3, r0
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	1d39      	adds	r1, r7, #4
 80023b8:	f04f 33ff 	mov.w	r3, #4294967295
 80023bc:	4817      	ldr	r0, [pc, #92]	@ (800241c <Send_All_SensorData_CAN+0x17c>)
 80023be:	f00a fb81 	bl	800cac4 <HAL_UART_Transmit>

            // Reset lại CAN1 hoàn chỉnh
            HAL_CAN_Stop(&hcan1);
 80023c2:	481e      	ldr	r0, [pc, #120]	@ (800243c <Send_All_SensorData_CAN+0x19c>)
 80023c4:	f003 ff26 	bl	8006214 <HAL_CAN_Stop>
            HAL_CAN_DeInit(&hcan1);
 80023c8:	481c      	ldr	r0, [pc, #112]	@ (800243c <Send_All_SensorData_CAN+0x19c>)
 80023ca:	f003 fdde 	bl	8005f8a <HAL_CAN_DeInit>
            HAL_CAN_Init(&hcan1);
 80023ce:	481b      	ldr	r0, [pc, #108]	@ (800243c <Send_All_SensorData_CAN+0x19c>)
 80023d0:	f003 fce0 	bl	8005d94 <HAL_CAN_Init>
            HAL_CAN_Start(&hcan1);
 80023d4:	4819      	ldr	r0, [pc, #100]	@ (800243c <Send_All_SensorData_CAN+0x19c>)
 80023d6:	f003 fed9 	bl	800618c <HAL_CAN_Start>


            // Bật lại interrupt
            HAL_CAN_ActivateNotification(&hcan1,
 80023da:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 80023de:	4817      	ldr	r0, [pc, #92]	@ (800243c <Send_All_SensorData_CAN+0x19c>)
 80023e0:	f004 f9f5 	bl	80067ce <HAL_CAN_ActivateNotification>
                CAN_IT_BUSOFF |
                CAN_IT_LAST_ERROR_CODE |
                CAN_IT_ERROR);


            can_fail_count = 0;
 80023e4:	4b13      	ldr	r3, [pc, #76]	@ (8002434 <Send_All_SensorData_CAN+0x194>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
        }

        can_tx_count = 0;
 80023ea:	4b10      	ldr	r3, [pc, #64]	@ (800242c <Send_All_SensorData_CAN+0x18c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
        can_rx_count = 0;
 80023f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002430 <Send_All_SensorData_CAN+0x190>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
        last_can_tx = HAL_GetTick();
 80023f6:	f002 ffe5 	bl	80053c4 <HAL_GetTick>
 80023fa:	4603      	mov	r3, r0
 80023fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <Send_All_SensorData_CAN+0x188>)
 80023fe:	6013      	str	r3, [r2, #0]
    }

}
 8002400:	bf00      	nop
 8002402:	3730      	adds	r7, #48	@ 0x30
 8002404:	46bd      	mov	sp, r7
 8002406:	bdb0      	pop	{r4, r5, r7, pc}
 8002408:	200007c8 	.word	0x200007c8
 800240c:	20000434 	.word	0x20000434
 8002410:	200007b8 	.word	0x200007b8
 8002414:	20000320 	.word	0x20000320
 8002418:	20000324 	.word	0x20000324
 800241c:	200006d8 	.word	0x200006d8
 8002420:	42480000 	.word	0x42480000
 8002424:	2000075c 	.word	0x2000075c
 8002428:	20000328 	.word	0x20000328
 800242c:	200007bc 	.word	0x200007bc
 8002430:	200007c0 	.word	0x200007c0
 8002434:	2000032c 	.word	0x2000032c
 8002438:	0801187c 	.word	0x0801187c
 800243c:	200003dc 	.word	0x200003dc

08002440 <check_it>:
    char adc[32];
    sprintf(adc, "ADC VALUE: %d\r\n", adc_value);
    HAL_UART_Transmit(&huart1, (uint8_t*)adc, strlen(adc), HAL_MAX_DELAY);
}

void check_it(TIM_HandleTypeDef *htimx) {
 8002440:	b580      	push	{r7, lr}
 8002442:	b094      	sub	sp, #80	@ 0x50
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
    char *timer_name = "UNKNOWN";
 8002448:	4b1c      	ldr	r3, [pc, #112]	@ (80024bc <check_it+0x7c>)
 800244a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (htimx->Instance == TIM1) timer_name = "TIM1";
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a1b      	ldr	r2, [pc, #108]	@ (80024c0 <check_it+0x80>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d102      	bne.n	800245c <check_it+0x1c>
 8002456:	4b1b      	ldr	r3, [pc, #108]	@ (80024c4 <check_it+0x84>)
 8002458:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800245a:	e016      	b.n	800248a <check_it+0x4a>
    else if (htimx->Instance == TIM2) timer_name = "TIM2";
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002464:	d102      	bne.n	800246c <check_it+0x2c>
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <check_it+0x88>)
 8002468:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800246a:	e00e      	b.n	800248a <check_it+0x4a>
    else if (htimx->Instance == TIM4) timer_name = "TIM4";
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a16      	ldr	r2, [pc, #88]	@ (80024cc <check_it+0x8c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d102      	bne.n	800247c <check_it+0x3c>
 8002476:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <check_it+0x90>)
 8002478:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800247a:	e006      	b.n	800248a <check_it+0x4a>
    else if (htimx->Instance == TIM8) timer_name = "TIM8";
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a14      	ldr	r2, [pc, #80]	@ (80024d4 <check_it+0x94>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d101      	bne.n	800248a <check_it+0x4a>
 8002486:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <check_it+0x98>)
 8002488:	64fb      	str	r3, [r7, #76]	@ 0x4c

    char msg[64];
    snprintf(msg, sizeof(msg), ">> [INTERRUPT] Callback from %s\r\n", timer_name);
 800248a:	f107 000c 	add.w	r0, r7, #12
 800248e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002490:	4a12      	ldr	r2, [pc, #72]	@ (80024dc <check_it+0x9c>)
 8002492:	2140      	movs	r1, #64	@ 0x40
 8002494:	f00c f854 	bl	800e540 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002498:	f107 030c 	add.w	r3, r7, #12
 800249c:	4618      	mov	r0, r3
 800249e:	f7fd fee7 	bl	8000270 <strlen>
 80024a2:	4603      	mov	r3, r0
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	f107 010c 	add.w	r1, r7, #12
 80024aa:	f04f 33ff 	mov.w	r3, #4294967295
 80024ae:	480c      	ldr	r0, [pc, #48]	@ (80024e0 <check_it+0xa0>)
 80024b0:	f00a fb08 	bl	800cac4 <HAL_UART_Transmit>
}
 80024b4:	bf00      	nop
 80024b6:	3750      	adds	r7, #80	@ 0x50
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	08011904 	.word	0x08011904
 80024c0:	40010000 	.word	0x40010000
 80024c4:	0801190c 	.word	0x0801190c
 80024c8:	08011914 	.word	0x08011914
 80024cc:	40000800 	.word	0x40000800
 80024d0:	0801191c 	.word	0x0801191c
 80024d4:	40010400 	.word	0x40010400
 80024d8:	08011924 	.word	0x08011924
 80024dc:	0801192c 	.word	0x0801192c
 80024e0:	200006d8 	.word	0x200006d8

080024e4 <Process_Ultrasonic_And_Control_Relay>:
#include "led_control.h"

extern CAN_HandleTypeDef hcan1;

void Process_Ultrasonic_And_Control_Relay(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b088      	sub	sp, #32
 80024e8:	af00      	add	r7, sp, #0
    static uint8_t initialized = 0;

    uint32_t Truoc2 = US01_GetDistance(0);
 80024ea:	2000      	movs	r0, #0
 80024ec:	f002 fe3c 	bl	8005168 <US01_GetDistance>
 80024f0:	61b8      	str	r0, [r7, #24]
    uint32_t Truoc1 = US01_GetDistance(2);
 80024f2:	2002      	movs	r0, #2
 80024f4:	f002 fe38 	bl	8005168 <US01_GetDistance>
 80024f8:	6178      	str	r0, [r7, #20]
    uint32_t Trai   = US01_GetDistance(1);
 80024fa:	2001      	movs	r0, #1
 80024fc:	f002 fe34 	bl	8005168 <US01_GetDistance>
 8002500:	6138      	str	r0, [r7, #16]
    uint32_t Phai   = US01_GetDistance(3);
 8002502:	2003      	movs	r0, #3
 8002504:	f002 fe30 	bl	8005168 <US01_GetDistance>
 8002508:	60f8      	str	r0, [r7, #12]

    if (!initialized) {
 800250a:	4b5d      	ldr	r3, [pc, #372]	@ (8002680 <Process_Ultrasonic_And_Control_Relay+0x19c>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10d      	bne.n	800252e <Process_Ultrasonic_And_Control_Relay+0x4a>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   // Đỏ OFF
 8002512:	2200      	movs	r2, #0
 8002514:	2104      	movs	r1, #4
 8002516:	485b      	ldr	r0, [pc, #364]	@ (8002684 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002518:	f005 fb30 	bl	8007b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 800251c:	2201      	movs	r2, #1
 800251e:	2108      	movs	r1, #8
 8002520:	4858      	ldr	r0, [pc, #352]	@ (8002684 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002522:	f005 fb2b 	bl	8007b7c <HAL_GPIO_WritePin>
        initialized = 1;
 8002526:	4b56      	ldr	r3, [pc, #344]	@ (8002680 <Process_Ultrasonic_And_Control_Relay+0x19c>)
 8002528:	2201      	movs	r2, #1
 800252a:	701a      	strb	r2, [r3, #0]
 800252c:	e0a4      	b.n	8002678 <Process_Ultrasonic_And_Control_Relay+0x194>
        return;
    }

    // Kiểm tra các vùng
    bool Truoc_OK  = (Truoc1 < 30 && Truoc1 != 0) || (Truoc2 < 30 && Truoc2 != 0);
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b1d      	cmp	r3, #29
 8002532:	d802      	bhi.n	800253a <Process_Ultrasonic_And_Control_Relay+0x56>
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d105      	bne.n	8002546 <Process_Ultrasonic_And_Control_Relay+0x62>
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	2b1d      	cmp	r3, #29
 800253e:	d804      	bhi.n	800254a <Process_Ultrasonic_And_Control_Relay+0x66>
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <Process_Ultrasonic_And_Control_Relay+0x66>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <Process_Ultrasonic_And_Control_Relay+0x68>
 800254a:	2300      	movs	r3, #0
 800254c:	72fb      	strb	r3, [r7, #11]
 800254e:	7afb      	ldrb	r3, [r7, #11]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	72fb      	strb	r3, [r7, #11]
    bool HaiBen_OK = (Trai   < 25 && Trai   != 0) || (Phai   < 25 && Phai   != 0);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	2b18      	cmp	r3, #24
 800255a:	d802      	bhi.n	8002562 <Process_Ultrasonic_And_Control_Relay+0x7e>
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d105      	bne.n	800256e <Process_Ultrasonic_And_Control_Relay+0x8a>
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2b18      	cmp	r3, #24
 8002566:	d804      	bhi.n	8002572 <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <Process_Ultrasonic_And_Control_Relay+0x8e>
 800256e:	2301      	movs	r3, #1
 8002570:	e000      	b.n	8002574 <Process_Ultrasonic_And_Control_Relay+0x90>
 8002572:	2300      	movs	r3, #0
 8002574:	72bb      	strb	r3, [r7, #10]
 8002576:	7abb      	ldrb	r3, [r7, #10]
 8002578:	f003 0301 	and.w	r3, r3, #1
 800257c:	72bb      	strb	r3, [r7, #10]
    bool BaBen_OK  = Truoc_OK && HaiBen_OK;
 800257e:	7afb      	ldrb	r3, [r7, #11]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d004      	beq.n	800258e <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002584:	7abb      	ldrb	r3, [r7, #10]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <Process_Ultrasonic_And_Control_Relay+0xaa>
 800258a:	2301      	movs	r3, #1
 800258c:	e000      	b.n	8002590 <Process_Ultrasonic_And_Control_Relay+0xac>
 800258e:	2300      	movs	r3, #0
 8002590:	727b      	strb	r3, [r7, #9]
 8002592:	7a7b      	ldrb	r3, [r7, #9]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	727b      	strb	r3, [r7, #9]
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
                     (Truoc2 < 25 && Truoc2 != 0) &&
                     (Trai   < 20 && Trai   != 0) &&
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	2b18      	cmp	r3, #24
 800259e:	d816      	bhi.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d013      	beq.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	2b18      	cmp	r3, #24
 80025aa:	d810      	bhi.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Truoc2 < 25 && Truoc2 != 0) &&
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00d      	beq.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	2b13      	cmp	r3, #19
 80025b6:	d80a      	bhi.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d007      	beq.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2b13      	cmp	r3, #19
 80025c2:	d804      	bhi.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Phai   < 20 && Phai   != 0);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <Process_Ultrasonic_And_Control_Relay+0xec>
 80025ce:	2300      	movs	r3, #0
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 80025d0:	723b      	strb	r3, [r7, #8]
 80025d2:	7a3b      	ldrb	r3, [r7, #8]
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	723b      	strb	r3, [r7, #8]

    uint8_t signal = 0x00;
 80025da:	2300      	movs	r3, #0
 80025dc:	77fb      	strb	r3, [r7, #31]

    // Xác định giá trị gửi
    if (TatCa_OK) {
 80025de:	7a3b      	ldrb	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <Process_Ultrasonic_And_Control_Relay+0x106>
        signal = 0x03;
 80025e4:	2303      	movs	r3, #3
 80025e6:	77fb      	strb	r3, [r7, #31]
 80025e8:	e00d      	b.n	8002606 <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (BaBen_OK) {
 80025ea:	7a7b      	ldrb	r3, [r7, #9]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <Process_Ultrasonic_And_Control_Relay+0x112>
        signal = 0x02;
 80025f0:	2302      	movs	r3, #2
 80025f2:	77fb      	strb	r3, [r7, #31]
 80025f4:	e007      	b.n	8002606 <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (Truoc_OK) {
 80025f6:	7afb      	ldrb	r3, [r7, #11]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <Process_Ultrasonic_And_Control_Relay+0x11e>
        signal = 0x01;
 80025fc:	2301      	movs	r3, #1
 80025fe:	77fb      	strb	r3, [r7, #31]
 8002600:	e001      	b.n	8002606 <Process_Ultrasonic_And_Control_Relay+0x122>
    } else {
        signal = 0x00; // Ra khỏi 3 trường hợp trên
 8002602:	2300      	movs	r3, #0
 8002604:	77fb      	strb	r3, [r7, #31]
    }

    // Điều khiển đèn
    if (TatCa_OK || BaBen_OK || Truoc_OK || HaiBen_OK) {
 8002606:	7a3b      	ldrb	r3, [r7, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d108      	bne.n	800261e <Process_Ultrasonic_And_Control_Relay+0x13a>
 800260c:	7a7b      	ldrb	r3, [r7, #9]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d105      	bne.n	800261e <Process_Ultrasonic_And_Control_Relay+0x13a>
 8002612:	7afb      	ldrb	r3, [r7, #11]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d102      	bne.n	800261e <Process_Ultrasonic_And_Control_Relay+0x13a>
 8002618:	7abb      	ldrb	r3, [r7, #10]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00a      	beq.n	8002634 <Process_Ultrasonic_And_Control_Relay+0x150>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); // Đỏ ON
 800261e:	2201      	movs	r2, #1
 8002620:	2104      	movs	r1, #4
 8002622:	4818      	ldr	r0, [pc, #96]	@ (8002684 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002624:	f005 faaa 	bl	8007b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   // Xanh OFF
 8002628:	2200      	movs	r2, #0
 800262a:	2108      	movs	r1, #8
 800262c:	4815      	ldr	r0, [pc, #84]	@ (8002684 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 800262e:	f005 faa5 	bl	8007b7c <HAL_GPIO_WritePin>
 8002632:	e009      	b.n	8002648 <Process_Ultrasonic_And_Control_Relay+0x164>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   // Đỏ OFF
 8002634:	2200      	movs	r2, #0
 8002636:	2104      	movs	r1, #4
 8002638:	4812      	ldr	r0, [pc, #72]	@ (8002684 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 800263a:	f005 fa9f 	bl	8007b7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 800263e:	2201      	movs	r2, #1
 8002640:	2108      	movs	r1, #8
 8002642:	4810      	ldr	r0, [pc, #64]	@ (8002684 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002644:	f005 fa9a 	bl	8007b7c <HAL_GPIO_WritePin>
    }

    // Luôn gửi giá trị hiện tại nhưng không để LED bị treo nếu CAN lỗi
    uint8_t data[8] = {0};
 8002648:	463b      	mov	r3, r7
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	605a      	str	r2, [r3, #4]
    data[0] = signal;
 8002650:	7ffb      	ldrb	r3, [r7, #31]
 8002652:	703b      	strb	r3, [r7, #0]
    if (HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_READY ||
 8002654:	480c      	ldr	r0, [pc, #48]	@ (8002688 <Process_Ultrasonic_And_Control_Relay+0x1a4>)
 8002656:	f004 fae7 	bl	8006c28 <HAL_CAN_GetState>
 800265a:	4603      	mov	r3, r0
 800265c:	2b01      	cmp	r3, #1
 800265e:	d005      	beq.n	800266c <Process_Ultrasonic_And_Control_Relay+0x188>
        HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_LISTENING)
 8002660:	4809      	ldr	r0, [pc, #36]	@ (8002688 <Process_Ultrasonic_And_Control_Relay+0x1a4>)
 8002662:	f004 fae1 	bl	8006c28 <HAL_CAN_GetState>
 8002666:	4603      	mov	r3, r0
    if (HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_READY ||
 8002668:	2b02      	cmp	r3, #2
 800266a:	d105      	bne.n	8002678 <Process_Ultrasonic_And_Control_Relay+0x194>
    {
        if (CAN_SendTopicData(TOPIC_ID_SENSOR, data, 8) != HAL_OK) {
 800266c:	463b      	mov	r3, r7
 800266e:	2208      	movs	r2, #8
 8002670:	4619      	mov	r1, r3
 8002672:	2024      	movs	r0, #36	@ 0x24
 8002674:	f7ff fdc6 	bl	8002204 <CAN_SendTopicData>
            // Bỏ qua lỗi CAN, LED vẫn hoạt động
        }
    }

}
 8002678:	3720      	adds	r7, #32
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	2000032d 	.word	0x2000032d
 8002684:	40020000 	.word	0x40020000
 8002688:	200003dc 	.word	0x200003dc

0800268c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8002696:	4a38      	ldr	r2, [pc, #224]	@ (8002778 <HD44780_Init+0xec>)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800269c:	4b37      	ldr	r3, [pc, #220]	@ (800277c <HD44780_Init+0xf0>)
 800269e:	2208      	movs	r2, #8
 80026a0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80026a2:	4b37      	ldr	r3, [pc, #220]	@ (8002780 <HD44780_Init+0xf4>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80026a8:	4b33      	ldr	r3, [pc, #204]	@ (8002778 <HD44780_Init+0xec>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d907      	bls.n	80026c0 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80026b0:	4b33      	ldr	r3, [pc, #204]	@ (8002780 <HD44780_Init+0xf4>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	f043 0308 	orr.w	r3, r3, #8
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	4b31      	ldr	r3, [pc, #196]	@ (8002780 <HD44780_Init+0xf4>)
 80026bc:	701a      	strb	r2, [r3, #0]
 80026be:	e006      	b.n	80026ce <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80026c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002780 <HD44780_Init+0xf4>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	f043 0304 	orr.w	r3, r3, #4
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002780 <HD44780_Init+0xf4>)
 80026cc:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80026ce:	f000 f94b 	bl	8002968 <DelayInit>
  HAL_Delay(50);
 80026d2:	2032      	movs	r0, #50	@ 0x32
 80026d4:	f002 fe82 	bl	80053dc <HAL_Delay>

  ExpanderWrite(dpBacklight);
 80026d8:	4b28      	ldr	r3, [pc, #160]	@ (800277c <HD44780_Init+0xf0>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 f909 	bl	80028f4 <ExpanderWrite>
  HAL_Delay(1000);
 80026e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026e6:	f002 fe79 	bl	80053dc <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 80026ea:	2030      	movs	r0, #48	@ 0x30
 80026ec:	f000 f8f1 	bl	80028d2 <Write4Bits>
  DelayUS(4500);
 80026f0:	f241 1094 	movw	r0, #4500	@ 0x1194
 80026f4:	f000 f962 	bl	80029bc <DelayUS>

  Write4Bits(0x03 << 4);
 80026f8:	2030      	movs	r0, #48	@ 0x30
 80026fa:	f000 f8ea 	bl	80028d2 <Write4Bits>
  DelayUS(4500);
 80026fe:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002702:	f000 f95b 	bl	80029bc <DelayUS>

  Write4Bits(0x03 << 4);
 8002706:	2030      	movs	r0, #48	@ 0x30
 8002708:	f000 f8e3 	bl	80028d2 <Write4Bits>
  DelayUS(4500);
 800270c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002710:	f000 f954 	bl	80029bc <DelayUS>

  Write4Bits(0x02 << 4);
 8002714:	2020      	movs	r0, #32
 8002716:	f000 f8dc 	bl	80028d2 <Write4Bits>
  DelayUS(100);
 800271a:	2064      	movs	r0, #100	@ 0x64
 800271c:	f000 f94e 	bl	80029bc <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8002720:	4b17      	ldr	r3, [pc, #92]	@ (8002780 <HD44780_Init+0xf4>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	f043 0320 	orr.w	r3, r3, #32
 8002728:	b2db      	uxtb	r3, r3
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f894 	bl	8002858 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8002730:	4b14      	ldr	r3, [pc, #80]	@ (8002784 <HD44780_Init+0xf8>)
 8002732:	2204      	movs	r2, #4
 8002734:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8002736:	f000 f843 	bl	80027c0 <HD44780_Display>
  HD44780_Clear();
 800273a:	f000 f82b 	bl	8002794 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800273e:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <HD44780_Init+0xfc>)
 8002740:	2202      	movs	r2, #2
 8002742:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8002744:	4b10      	ldr	r3, [pc, #64]	@ (8002788 <HD44780_Init+0xfc>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	f043 0304 	orr.w	r3, r3, #4
 800274c:	b2db      	uxtb	r3, r3
 800274e:	4618      	mov	r0, r3
 8002750:	f000 f882 	bl	8002858 <SendCommand>
  DelayUS(4500);
 8002754:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002758:	f000 f930 	bl	80029bc <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 800275c:	490b      	ldr	r1, [pc, #44]	@ (800278c <HD44780_Init+0x100>)
 800275e:	2000      	movs	r0, #0
 8002760:	f000 f844 	bl	80027ec <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8002764:	490a      	ldr	r1, [pc, #40]	@ (8002790 <HD44780_Init+0x104>)
 8002766:	2001      	movs	r0, #1
 8002768:	f000 f840 	bl	80027ec <HD44780_CreateSpecialChar>

  HD44780_Home();
 800276c:	f000 f81d 	bl	80027aa <HD44780_Home>
}
 8002770:	bf00      	nop
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20000331 	.word	0x20000331
 800277c:	20000332 	.word	0x20000332
 8002780:	2000032e 	.word	0x2000032e
 8002784:	2000032f 	.word	0x2000032f
 8002788:	20000330 	.word	0x20000330
 800278c:	20000000 	.word	0x20000000
 8002790:	20000008 	.word	0x20000008

08002794 <HD44780_Clear>:

void HD44780_Clear()
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8002798:	2001      	movs	r0, #1
 800279a:	f000 f85d 	bl	8002858 <SendCommand>
  DelayUS(2000);
 800279e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80027a2:	f000 f90b 	bl	80029bc <DelayUS>
}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}

080027aa <HD44780_Home>:

void HD44780_Home()
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80027ae:	2002      	movs	r0, #2
 80027b0:	f000 f852 	bl	8002858 <SendCommand>
  DelayUS(2000);
 80027b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80027b8:	f000 f900 	bl	80029bc <DelayUS>
}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 80027c4:	4b08      	ldr	r3, [pc, #32]	@ (80027e8 <HD44780_Display+0x28>)
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	f043 0304 	orr.w	r3, r3, #4
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <HD44780_Display+0x28>)
 80027d0:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80027d2:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <HD44780_Display+0x28>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	f043 0308 	orr.w	r3, r3, #8
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	4618      	mov	r0, r3
 80027de:	f000 f83b 	bl	8002858 <SendCommand>
}
 80027e2:	bf00      	nop
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	2000032f 	.word	0x2000032f

080027ec <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	6039      	str	r1, [r7, #0]
 80027f6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80027f8:	79fb      	ldrb	r3, [r7, #7]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8002800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	b25b      	sxtb	r3, r3
 8002808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800280c:	b25b      	sxtb	r3, r3
 800280e:	b2db      	uxtb	r3, r3
 8002810:	4618      	mov	r0, r3
 8002812:	f000 f821 	bl	8002858 <SendCommand>
  for (int i=0; i<8; i++)
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	e009      	b.n	8002830 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	4413      	add	r3, r2
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f000 f825 	bl	8002874 <SendChar>
  for (int i=0; i<8; i++)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	3301      	adds	r3, #1
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2b07      	cmp	r3, #7
 8002834:	ddf2      	ble.n	800281c <HD44780_CreateSpecialChar+0x30>
  }
}
 8002836:	bf00      	nop
 8002838:	bf00      	nop
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8002844:	4b03      	ldr	r3, [pc, #12]	@ (8002854 <HD44780_Backlight+0x14>)
 8002846:	2208      	movs	r2, #8
 8002848:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 800284a:	2000      	movs	r0, #0
 800284c:	f000 f852 	bl	80028f4 <ExpanderWrite>
}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20000332 	.word	0x20000332

08002858 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	2100      	movs	r1, #0
 8002866:	4618      	mov	r0, r3
 8002868:	f000 f812 	bl	8002890 <Send>
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <SendChar>:

static void SendChar(uint8_t ch)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	2101      	movs	r1, #1
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f804 	bl	8002890 <Send>
}
 8002888:	bf00      	nop
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	460a      	mov	r2, r1
 800289a:	71fb      	strb	r3, [r7, #7]
 800289c:	4613      	mov	r3, r2
 800289e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 80028a0:	79fb      	ldrb	r3, [r7, #7]
 80028a2:	f023 030f 	bic.w	r3, r3, #15
 80028a6:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 80028ae:	7bfa      	ldrb	r2, [r7, #15]
 80028b0:	79bb      	ldrb	r3, [r7, #6]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 f80b 	bl	80028d2 <Write4Bits>
  Write4Bits((lownib)|mode);
 80028bc:	7bba      	ldrb	r2, [r7, #14]
 80028be:	79bb      	ldrb	r3, [r7, #6]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 f804 	bl	80028d2 <Write4Bits>
}
 80028ca:	bf00      	nop
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	4603      	mov	r3, r0
 80028da:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 f808 	bl	80028f4 <ExpanderWrite>
  PulseEnable(value);
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 f820 	bl	800292c <PulseEnable>
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80028fe:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <ExpanderWrite+0x30>)
 8002900:	781a      	ldrb	r2, [r3, #0]
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	4313      	orrs	r3, r2
 8002906:	b2db      	uxtb	r3, r3
 8002908:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c3, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800290a:	f107 020f 	add.w	r2, r7, #15
 800290e:	230a      	movs	r3, #10
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2301      	movs	r3, #1
 8002914:	214e      	movs	r1, #78	@ 0x4e
 8002916:	4804      	ldr	r0, [pc, #16]	@ (8002928 <ExpanderWrite+0x34>)
 8002918:	f005 fad2 	bl	8007ec0 <HAL_I2C_Master_Transmit>
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20000332 	.word	0x20000332
 8002928:	20000434 	.word	0x20000434

0800292c <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	f043 0304 	orr.w	r3, r3, #4
 800293c:	b2db      	uxtb	r3, r3
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff ffd8 	bl	80028f4 <ExpanderWrite>
  DelayUS(20);
 8002944:	2014      	movs	r0, #20
 8002946:	f000 f839 	bl	80029bc <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	f023 0304 	bic.w	r3, r3, #4
 8002950:	b2db      	uxtb	r3, r3
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff ffce 	bl	80028f4 <ExpanderWrite>
  DelayUS(20);
 8002958:	2014      	movs	r0, #20
 800295a:	f000 f82f 	bl	80029bc <DelayUS>
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
	...

08002968 <DelayInit>:

static void DelayInit(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800296c:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <DelayInit+0x4c>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	4a10      	ldr	r2, [pc, #64]	@ (80029b4 <DelayInit+0x4c>)
 8002972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002976:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8002978:	4b0e      	ldr	r3, [pc, #56]	@ (80029b4 <DelayInit+0x4c>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	4a0d      	ldr	r2, [pc, #52]	@ (80029b4 <DelayInit+0x4c>)
 800297e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002982:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002984:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <DelayInit+0x50>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0b      	ldr	r2, [pc, #44]	@ (80029b8 <DelayInit+0x50>)
 800298a:	f023 0301 	bic.w	r3, r3, #1
 800298e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <DelayInit+0x50>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a08      	ldr	r2, [pc, #32]	@ (80029b8 <DelayInit+0x50>)
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800299c:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <DelayInit+0x50>)
 800299e:	2200      	movs	r2, #0
 80029a0:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 80029a2:	bf00      	nop
  __ASM volatile ("NOP");
 80029a4:	bf00      	nop
  __ASM volatile ("NOP");
 80029a6:	bf00      	nop
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	e000edf0 	.word	0xe000edf0
 80029b8:	e0001000 	.word	0xe0001000

080029bc <DelayUS>:

static void DelayUS(uint32_t us) {
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80029c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a00 <DelayUS+0x44>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002a04 <DelayUS+0x48>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	0c9a      	lsrs	r2, r3, #18
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	fb02 f303 	mul.w	r3, r2, r3
 80029d6:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80029d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a08 <DelayUS+0x4c>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80029de:	4b0a      	ldr	r3, [pc, #40]	@ (8002a08 <DelayUS+0x4c>)
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d8f6      	bhi.n	80029de <DelayUS+0x22>
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	371c      	adds	r7, #28
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	200000f0 	.word	0x200000f0
 8002a04:	431bde83 	.word	0x431bde83
 8002a08:	e0001000 	.word	0xe0001000

08002a0c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a10:	f3bf 8f4f 	dsb	sy
}
 8002a14:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <__NVIC_SystemReset+0x24>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a1e:	4904      	ldr	r1, [pc, #16]	@ (8002a30 <__NVIC_SystemReset+0x24>)
 8002a20:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <__NVIC_SystemReset+0x28>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a26:	f3bf 8f4f 	dsb	sy
}
 8002a2a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002a2c:	bf00      	nop
 8002a2e:	e7fd      	b.n	8002a2c <__NVIC_SystemReset+0x20>
 8002a30:	e000ed00 	.word	0xe000ed00
 8002a34:	05fa0004 	.word	0x05fa0004

08002a38 <HAL_TIM_PeriodElapsedCallback>:
volatile uint32_t can1_rx_success = 0;   // số gói nhận thành công



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a05      	ldr	r2, [pc, #20]	@ (8002a5c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d102      	bne.n	8002a50 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer10ms_flag = 1;
 8002a4a:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	701a      	strb	r2, [r3, #0]
    }
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	40001400 	.word	0x40001400
 8002a60:	200007c8 	.word	0x200007c8

08002a64 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002a64:	b590      	push	{r4, r7, lr}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
    static uint32_t idx = 0;
    ADC_SAMPLES[idx++] = HAL_ADC_GetValue(hadc);
 8002a6c:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <HAL_ADC_ConvCpltCallback+0x50>)
 8002a6e:	681c      	ldr	r4, [r3, #0]
 8002a70:	1c63      	adds	r3, r4, #1
 8002a72:	4a10      	ldr	r2, [pc, #64]	@ (8002ab4 <HAL_ADC_ConvCpltCallback+0x50>)
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f002 ff43 	bl	8005902 <HAL_ADC_GetValue>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <HAL_ADC_ConvCpltCallback+0x54>)
 8002a80:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

    if (idx < NUM_SAMPLES) {
 8002a84:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <HAL_ADC_ConvCpltCallback+0x50>)
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	4b0c      	ldr	r3, [pc, #48]	@ (8002abc <HAL_ADC_ConvCpltCallback+0x58>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d203      	bcs.n	8002a98 <HAL_ADC_ConvCpltCallback+0x34>
        HAL_ADC_Start_IT(hadc);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f002 fd0b 	bl	80054ac <HAL_ADC_Start_IT>
    } else {
        HAL_ADC_Stop_IT(hadc);
        mq135_done = 1;
        idx = 0;
    }
}
 8002a96:	e008      	b.n	8002aaa <HAL_ADC_ConvCpltCallback+0x46>
        HAL_ADC_Stop_IT(hadc);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f002 fde5 	bl	8005668 <HAL_ADC_Stop_IT>
        mq135_done = 1;
 8002a9e:	4b08      	ldr	r3, [pc, #32]	@ (8002ac0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	701a      	strb	r2, [r3, #0]
        idx = 0;
 8002aa4:	4b03      	ldr	r3, [pc, #12]	@ (8002ab4 <HAL_ADC_ConvCpltCallback+0x50>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd90      	pop	{r4, r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	2000177c 	.word	0x2000177c
 8002ab8:	200007cc 	.word	0x200007cc
 8002abc:	2000176c 	.word	0x2000176c
 8002ac0:	20001770 	.word	0x20001770

08002ac4 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a06      	ldr	r2, [pc, #24]	@ (8002aec <HAL_CAN_TxMailbox0CompleteCallback+0x28>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d104      	bne.n	8002ae0 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>
        can1_tx_success++;
 8002ad6:	4b06      	ldr	r3, [pc, #24]	@ (8002af0 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	4a04      	ldr	r2, [pc, #16]	@ (8002af0 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002ade:	6013      	str	r3, [r2, #0]
    }
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	40006400 	.word	0x40006400
 8002af0:	20001774 	.word	0x20001774

08002af4 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a06      	ldr	r2, [pc, #24]	@ (8002b1c <HAL_CAN_TxMailbox1CompleteCallback+0x28>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d104      	bne.n	8002b10 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>
        can1_tx_success++;
 8002b06:	4b06      	ldr	r3, [pc, #24]	@ (8002b20 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	4a04      	ldr	r2, [pc, #16]	@ (8002b20 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8002b0e:	6013      	str	r3, [r2, #0]
    }
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	40006400 	.word	0x40006400
 8002b20:	20001774 	.word	0x20001774

08002b24 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a06      	ldr	r2, [pc, #24]	@ (8002b4c <HAL_CAN_TxMailbox2CompleteCallback+0x28>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d104      	bne.n	8002b40 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>
        can1_tx_success++;
 8002b36:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	4a04      	ldr	r2, [pc, #16]	@ (8002b50 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8002b3e:	6013      	str	r3, [r2, #0]
    }
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	40006400 	.word	0x40006400
 8002b50:	20001774 	.word	0x20001774

08002b54 <HAL_CAN_ErrorCallback>:

static uint8_t can_recover_attempts = 0;

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8002b54:	b5b0      	push	{r4, r5, r7, lr}
 8002b56:	b0ac      	sub	sp, #176	@ 0xb0
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
    uint32_t err = hcan->ErrorCode;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    if (err == HAL_CAN_ERROR_NONE) return;
 8002b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80d9 	beq.w	8002d20 <HAL_CAN_ErrorCallback+0x1cc>

    char msg[128];
    sprintf(msg, "⚠️ CAN Error: 0x%08lX\r\n", err);
 8002b6e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b72:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b76:	496c      	ldr	r1, [pc, #432]	@ (8002d28 <HAL_CAN_ErrorCallback+0x1d4>)
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f00b fd17 	bl	800e5ac <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002b7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7fd fb74 	bl	8000270 <strlen>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	b29a      	uxth	r2, r3
 8002b8c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002b90:	f04f 33ff 	mov.w	r3, #4294967295
 8002b94:	4865      	ldr	r0, [pc, #404]	@ (8002d2c <HAL_CAN_ErrorCallback+0x1d8>)
 8002b96:	f009 ff95 	bl	800cac4 <HAL_UART_Transmit>

    // --- Nhóm lỗi nghiêm trọng cần reset CAN ---
    if (err & (HAL_CAN_ERROR_BOF |
 8002b9a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b9e:	4b64      	ldr	r3, [pc, #400]	@ (8002d30 <HAL_CAN_ErrorCallback+0x1dc>)
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d04f      	beq.n	8002c46 <HAL_CAN_ErrorCallback+0xf2>
               HAL_CAN_ERROR_ACK |
               HAL_CAN_ERROR_TX_TERR0 | HAL_CAN_ERROR_TX_TERR1 | HAL_CAN_ERROR_TX_TERR2 |
               HAL_CAN_ERROR_RX_FOV0 | HAL_CAN_ERROR_RX_FOV1))
    {
        can_recover_attempts++;
 8002ba6:	4b63      	ldr	r3, [pc, #396]	@ (8002d34 <HAL_CAN_ErrorCallback+0x1e0>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	3301      	adds	r3, #1
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4b61      	ldr	r3, [pc, #388]	@ (8002d34 <HAL_CAN_ErrorCallback+0x1e0>)
 8002bb0:	701a      	strb	r2, [r3, #0]

        HAL_CAN_Stop(hcan);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f003 fb2e 	bl	8006214 <HAL_CAN_Stop>
        HAL_CAN_DeInit(hcan);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f003 f9e6 	bl	8005f8a <HAL_CAN_DeInit>
        HAL_CAN_Init(hcan);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f003 f8e8 	bl	8005d94 <HAL_CAN_Init>
        HAL_CAN_Start(hcan);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f003 fae1 	bl	800618c <HAL_CAN_Start>

        HAL_CAN_ConfigFilter(hcan, &canfilterconfig);
 8002bca:	495b      	ldr	r1, [pc, #364]	@ (8002d38 <HAL_CAN_ErrorCallback+0x1e4>)
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f003 f9ff 	bl	8005fd0 <HAL_CAN_ConfigFilter>
        HAL_CAN_ActivateNotification(hcan,
 8002bd2:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f003 fdf9 	bl	80067ce <HAL_CAN_ActivateNotification>
            CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE |
            CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR);

        sprintf(msg, "🔄 CAN recovered, attempt %d\r\n", can_recover_attempts);
 8002bdc:	4b55      	ldr	r3, [pc, #340]	@ (8002d34 <HAL_CAN_ErrorCallback+0x1e0>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	461a      	mov	r2, r3
 8002be2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002be6:	4955      	ldr	r1, [pc, #340]	@ (8002d3c <HAL_CAN_ErrorCallback+0x1e8>)
 8002be8:	4618      	mov	r0, r3
 8002bea:	f00b fcdf 	bl	800e5ac <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002bee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fd fb3c 	bl	8000270 <strlen>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
 8002c04:	4849      	ldr	r0, [pc, #292]	@ (8002d2c <HAL_CAN_ErrorCallback+0x1d8>)
 8002c06:	f009 ff5d 	bl	800cac4 <HAL_UART_Transmit>

        if (can_recover_attempts >= 5) {
 8002c0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002d34 <HAL_CAN_ErrorCallback+0x1e0>)
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d919      	bls.n	8002c46 <HAL_CAN_ErrorCallback+0xf2>
            char resetmsg[] = "❌ CAN stuck, resetting MCU...\r\n";
 8002c12:	4b4b      	ldr	r3, [pc, #300]	@ (8002d40 <HAL_CAN_ErrorCallback+0x1ec>)
 8002c14:	f107 0408 	add.w	r4, r7, #8
 8002c18:	461d      	mov	r5, r3
 8002c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c22:	682b      	ldr	r3, [r5, #0]
 8002c24:	8023      	strh	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, (uint8_t*)resetmsg, strlen(resetmsg), HAL_MAX_DELAY);
 8002c26:	f107 0308 	add.w	r3, r7, #8
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fd fb20 	bl	8000270 <strlen>
 8002c30:	4603      	mov	r3, r0
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	f107 0108 	add.w	r1, r7, #8
 8002c38:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3c:	483b      	ldr	r0, [pc, #236]	@ (8002d2c <HAL_CAN_ErrorCallback+0x1d8>)
 8002c3e:	f009 ff41 	bl	800cac4 <HAL_UART_Transmit>
            NVIC_SystemReset();
 8002c42:	f7ff fee3 	bl	8002a0c <__NVIC_SystemReset>
        }
    }

    // --- Các lỗi nhẹ: chỉ log ---
    if (err & HAL_CAN_ERROR_EWG)  printf("CAN Warning Error\r\n");
 8002c46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <HAL_CAN_ErrorCallback+0x104>
 8002c52:	483c      	ldr	r0, [pc, #240]	@ (8002d44 <HAL_CAN_ErrorCallback+0x1f0>)
 8002c54:	f00b fc6c 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_EPV)  printf("CAN Passive Error\r\n");
 8002c58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <HAL_CAN_ErrorCallback+0x116>
 8002c64:	4838      	ldr	r0, [pc, #224]	@ (8002d48 <HAL_CAN_ErrorCallback+0x1f4>)
 8002c66:	f00b fc63 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_STF)  printf("CAN Stuff Error\r\n");
 8002c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <HAL_CAN_ErrorCallback+0x128>
 8002c76:	4835      	ldr	r0, [pc, #212]	@ (8002d4c <HAL_CAN_ErrorCallback+0x1f8>)
 8002c78:	f00b fc5a 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_FOR)  printf("CAN Form Error\r\n");
 8002c7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c80:	f003 0310 	and.w	r3, r3, #16
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <HAL_CAN_ErrorCallback+0x13a>
 8002c88:	4831      	ldr	r0, [pc, #196]	@ (8002d50 <HAL_CAN_ErrorCallback+0x1fc>)
 8002c8a:	f00b fc51 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_BR)   printf("CAN Bit Recessive Error\r\n");
 8002c8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <HAL_CAN_ErrorCallback+0x14c>
 8002c9a:	482e      	ldr	r0, [pc, #184]	@ (8002d54 <HAL_CAN_ErrorCallback+0x200>)
 8002c9c:	f00b fc48 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_BD)   printf("CAN Bit Dominant Error\r\n");
 8002ca0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ca4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <HAL_CAN_ErrorCallback+0x15e>
 8002cac:	482a      	ldr	r0, [pc, #168]	@ (8002d58 <HAL_CAN_ErrorCallback+0x204>)
 8002cae:	f00b fc3f 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_CRC)  printf("CAN CRC Error\r\n");
 8002cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_CAN_ErrorCallback+0x170>
 8002cbe:	4827      	ldr	r0, [pc, #156]	@ (8002d5c <HAL_CAN_ErrorCallback+0x208>)
 8002cc0:	f00b fc36 	bl	800e530 <puts>

    // --- Timeout & init errors ---
    if (err & HAL_CAN_ERROR_TIMEOUT)        printf("CAN Timeout Error\r\n");
 8002cc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <HAL_CAN_ErrorCallback+0x182>
 8002cd0:	4823      	ldr	r0, [pc, #140]	@ (8002d60 <HAL_CAN_ErrorCallback+0x20c>)
 8002cd2:	f00b fc2d 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_NOT_INITIALIZED)printf("CAN Not Init Error\r\n");
 8002cd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_CAN_ErrorCallback+0x194>
 8002ce2:	4820      	ldr	r0, [pc, #128]	@ (8002d64 <HAL_CAN_ErrorCallback+0x210>)
 8002ce4:	f00b fc24 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_NOT_READY)      printf("CAN Not Ready Error\r\n");
 8002ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d002      	beq.n	8002cfa <HAL_CAN_ErrorCallback+0x1a6>
 8002cf4:	481c      	ldr	r0, [pc, #112]	@ (8002d68 <HAL_CAN_ErrorCallback+0x214>)
 8002cf6:	f00b fc1b 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_NOT_STARTED)    printf("CAN Not Started Error\r\n");
 8002cfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d002      	beq.n	8002d0c <HAL_CAN_ErrorCallback+0x1b8>
 8002d06:	4819      	ldr	r0, [pc, #100]	@ (8002d6c <HAL_CAN_ErrorCallback+0x218>)
 8002d08:	f00b fc12 	bl	800e530 <puts>
    if (err & HAL_CAN_ERROR_PARAM)          printf("CAN Parameter Error\r\n");
 8002d0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d004      	beq.n	8002d22 <HAL_CAN_ErrorCallback+0x1ce>
 8002d18:	4815      	ldr	r0, [pc, #84]	@ (8002d70 <HAL_CAN_ErrorCallback+0x21c>)
 8002d1a:	f00b fc09 	bl	800e530 <puts>
 8002d1e:	e000      	b.n	8002d22 <HAL_CAN_ErrorCallback+0x1ce>
    if (err == HAL_CAN_ERROR_NONE) return;
 8002d20:	bf00      	nop
}
 8002d22:	37b0      	adds	r7, #176	@ 0xb0
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bdb0      	pop	{r4, r5, r7, pc}
 8002d28:	08011950 	.word	0x08011950
 8002d2c:	200006d8 	.word	0x200006d8
 8002d30:	00015624 	.word	0x00015624
 8002d34:	20001778 	.word	0x20001778
 8002d38:	20000720 	.word	0x20000720
 8002d3c:	0801196c 	.word	0x0801196c
 8002d40:	08011a90 	.word	0x08011a90
 8002d44:	08011990 	.word	0x08011990
 8002d48:	080119a4 	.word	0x080119a4
 8002d4c:	080119b8 	.word	0x080119b8
 8002d50:	080119cc 	.word	0x080119cc
 8002d54:	080119dc 	.word	0x080119dc
 8002d58:	080119f8 	.word	0x080119f8
 8002d5c:	08011a10 	.word	0x08011a10
 8002d60:	08011a20 	.word	0x08011a20
 8002d64:	08011a34 	.word	0x08011a34
 8002d68:	08011a48 	.word	0x08011a48
 8002d6c:	08011a60 	.word	0x08011a60
 8002d70:	08011a78 	.word	0x08011a78

08002d74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b092      	sub	sp, #72	@ 0x48
 8002d78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d7a:	f002 fabd 	bl	80052f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d7e:	f000 f89f 	bl	8002ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d82:	f000 fd9b 	bl	80038bc <MX_GPIO_Init>
  MX_DMA_Init();
 8002d86:	f000 fd79 	bl	800387c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002d8a:	f000 fd4d 	bl	8003828 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002d8e:	f000 fa21 	bl	80031d4 <MX_SPI2_Init>
  MX_ADC1_Init();
 8002d92:	f000 f8ff 	bl	8002f94 <MX_ADC1_Init>
  MX_CAN1_Init();
 8002d96:	f000 f94f 	bl	8003038 <MX_CAN1_Init>
  MX_CRC_Init();
 8002d9a:	f000 f9d9 	bl	8003150 <MX_CRC_Init>
  MX_TIM8_Init();
 8002d9e:	f000 fccf 	bl	8003740 <MX_TIM8_Init>
  MX_CAN2_Init();
 8002da2:	f000 f99f 	bl	80030e4 <MX_CAN2_Init>
  MX_I2C3_Init();
 8002da6:	f000 f9e7 	bl	8003178 <MX_I2C3_Init>
  MX_TIM1_Init();
 8002daa:	f000 fa49 	bl	8003240 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002dae:	f000 fb0b 	bl	80033c8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002db2:	f000 fbe9 	bl	8003588 <MX_TIM4_Init>
  MX_TIM6_Init();
 8002db6:	f000 fc57 	bl	8003668 <MX_TIM6_Init>
  MX_TIM3_Init();
 8002dba:	f000 fb75 	bl	80034a8 <MX_TIM3_Init>
  MX_TIM7_Init();
 8002dbe:	f000 fc89 	bl	80036d4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 8002dc2:	f7ff f863 	bl	8001e8c <MFRC522_Init>
  BNO055_Init();
 8002dc6:	f7fe fc7b 	bl	80016c0 <BNO055_Init>
  HD44780_Init(2);       // LCD 2 dòng
 8002dca:	2002      	movs	r0, #2
 8002dcc:	f7ff fc5e 	bl	800268c <HD44780_Init>
  HD44780_Backlight();   // Bật đèn nền
 8002dd0:	f7ff fd36 	bl	8002840 <HD44780_Backlight>
  MQ135_Config(&mq135, &hadc1);
 8002dd4:	492e      	ldr	r1, [pc, #184]	@ (8002e90 <main+0x11c>)
 8002dd6:	482f      	ldr	r0, [pc, #188]	@ (8002e94 <main+0x120>)
 8002dd8:	f7fe fe20 	bl	8001a1c <MQ135_Config>
  HAL_CAN_Start(&hcan1);
 8002ddc:	482e      	ldr	r0, [pc, #184]	@ (8002e98 <main+0x124>)
 8002dde:	f003 f9d5 	bl	800618c <HAL_CAN_Start>
//  HAL_CAN_Start(&hcan2);
  CAN_DebugStatus();
 8002de2:	f7fe fd75 	bl	80018d0 <CAN_DebugStatus>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002de6:	492d      	ldr	r1, [pc, #180]	@ (8002e9c <main+0x128>)
 8002de8:	482b      	ldr	r0, [pc, #172]	@ (8002e98 <main+0x124>)
 8002dea:	f003 f8f1 	bl	8005fd0 <HAL_CAN_ConfigFilter>
//  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
	    // Cấu hình và hiệu chuẩn MQ135
	    MQ135_Config(&mq135, &hadc1);
 8002dee:	4928      	ldr	r1, [pc, #160]	@ (8002e90 <main+0x11c>)
 8002df0:	4828      	ldr	r0, [pc, #160]	@ (8002e94 <main+0x120>)
 8002df2:	f7fe fe13 	bl	8001a1c <MQ135_Config>
	    MQ135_CalibrateRo(&mq135, 25.0f, 50.0f);  // không khí sạch giả lập
 8002df6:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8002ea0 <main+0x12c>
 8002dfa:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8002dfe:	4825      	ldr	r0, [pc, #148]	@ (8002e94 <main+0x120>)
 8002e00:	f7fe ff12 	bl	8001c28 <MQ135_CalibrateRo>
// // Activate the notification
//  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
	    HAL_CAN_ActivateNotification(&hcan1,
 8002e04:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8002e08:	4823      	ldr	r0, [pc, #140]	@ (8002e98 <main+0x124>)
 8002e0a:	f003 fce0 	bl	80067ce <HAL_CAN_ActivateNotification>
	        CAN_IT_BUSOFF |
	        CAN_IT_LAST_ERROR_CODE |
	        CAN_IT_ERROR);
//  DisplayTopicMenuUART();
//  Send_All_SensorData_CAN();//  checkRFIDAndControlRelay();
	    HAL_TIM_Base_Start_IT(&htim7);
 8002e0e:	4825      	ldr	r0, [pc, #148]	@ (8002ea4 <main+0x130>)
 8002e10:	f008 fa76 	bl	800b300 <HAL_TIM_Base_Start_IT>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // PA2 = 0 → Relay đỏ kích → NC ngắt → Đèn đỏ tắt
 8002e14:	2200      	movs	r2, #0
 8002e16:	2104      	movs	r1, #4
 8002e18:	4823      	ldr	r0, [pc, #140]	@ (8002ea8 <main+0x134>)
 8002e1a:	f004 feaf 	bl	8007b7c <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   // PA3 = 1 → Relay xanh không kích → Đèn xanh sáng
 8002e1e:	2201      	movs	r2, #1
 8002e20:	2108      	movs	r1, #8
 8002e22:	4821      	ldr	r0, [pc, #132]	@ (8002ea8 <main+0x134>)
 8002e24:	f004 feaa 	bl	8007b7c <HAL_GPIO_WritePin>
         Send_All_SensorData_CAN();
 8002e28:	f7ff fa3a 	bl	80022a0 <Send_All_SensorData_CAN>
         Process_Ultrasonic_And_Control_Relay();
 8002e2c:	f7ff fb5a 	bl	80024e4 <Process_Ultrasonic_And_Control_Relay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
//	  HandleUARTChoice();
	  	Send_All_SensorData_CAN();
 8002e30:	f7ff fa36 	bl	80022a0 <Send_All_SensorData_CAN>
	    Process_Ultrasonic_And_Control_Relay();
 8002e34:	f7ff fb56 	bl	80024e4 <Process_Ultrasonic_And_Control_Relay>
//	  }

//	        BNO055_SendEulerCAN();


	    if (HAL_GetTick() - last_tick_can_stat >= 1000) {
 8002e38:	f002 fac4 	bl	80053c4 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002eac <main+0x138>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e48:	d3f2      	bcc.n	8002e30 <main+0xbc>
	           char msg[64];
	           snprintf(msg, sizeof(msg), "\r\nCAN TX/s: %lu | RX/s: %lu\r\n", can_tx_count, can_rx_count);
 8002e4a:	4b19      	ldr	r3, [pc, #100]	@ (8002eb0 <main+0x13c>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <main+0x140>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4638      	mov	r0, r7
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	4613      	mov	r3, r2
 8002e58:	4a17      	ldr	r2, [pc, #92]	@ (8002eb8 <main+0x144>)
 8002e5a:	2140      	movs	r1, #64	@ 0x40
 8002e5c:	f00b fb70 	bl	800e540 <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002e60:	463b      	mov	r3, r7
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fd fa04 	bl	8000270 <strlen>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	4639      	mov	r1, r7
 8002e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e72:	4812      	ldr	r0, [pc, #72]	@ (8002ebc <main+0x148>)
 8002e74:	f009 fe26 	bl	800cac4 <HAL_UART_Transmit>

	           can_tx_count = 0;
 8002e78:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb0 <main+0x13c>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
	           can_rx_count = 0;
 8002e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb4 <main+0x140>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
	           last_tick_can_stat = HAL_GetTick();
 8002e84:	f002 fa9e 	bl	80053c4 <HAL_GetTick>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	4a08      	ldr	r2, [pc, #32]	@ (8002eac <main+0x138>)
 8002e8c:	6013      	str	r3, [r2, #0]
	  	Send_All_SensorData_CAN();
 8002e8e:	e7cf      	b.n	8002e30 <main+0xbc>
 8002e90:	20000334 	.word	0x20000334
 8002e94:	2000075c 	.word	0x2000075c
 8002e98:	200003dc 	.word	0x200003dc
 8002e9c:	20000720 	.word	0x20000720
 8002ea0:	42480000 	.word	0x42480000
 8002ea4:	20000648 	.word	0x20000648
 8002ea8:	40020000 	.word	0x40020000
 8002eac:	200007c4 	.word	0x200007c4
 8002eb0:	200007bc 	.word	0x200007bc
 8002eb4:	200007c0 	.word	0x200007c0
 8002eb8:	08011ab4 	.word	0x08011ab4
 8002ebc:	200006d8 	.word	0x200006d8

08002ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b094      	sub	sp, #80	@ 0x50
 8002ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ec6:	f107 0320 	add.w	r3, r7, #32
 8002eca:	2230      	movs	r2, #48	@ 0x30
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f00b fc76 	bl	800e7c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ed4:	f107 030c 	add.w	r3, r7, #12
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	4b28      	ldr	r3, [pc, #160]	@ (8002f8c <SystemClock_Config+0xcc>)
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	4a27      	ldr	r2, [pc, #156]	@ (8002f8c <SystemClock_Config+0xcc>)
 8002eee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef4:	4b25      	ldr	r3, [pc, #148]	@ (8002f8c <SystemClock_Config+0xcc>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f00:	2300      	movs	r3, #0
 8002f02:	607b      	str	r3, [r7, #4]
 8002f04:	4b22      	ldr	r3, [pc, #136]	@ (8002f90 <SystemClock_Config+0xd0>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a21      	ldr	r2, [pc, #132]	@ (8002f90 <SystemClock_Config+0xd0>)
 8002f0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f0e:	6013      	str	r3, [r2, #0]
 8002f10:	4b1f      	ldr	r3, [pc, #124]	@ (8002f90 <SystemClock_Config+0xd0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f18:	607b      	str	r3, [r7, #4]
 8002f1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f26:	2302      	movs	r3, #2
 8002f28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002f30:	2304      	movs	r3, #4
 8002f32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002f34:	23a8      	movs	r3, #168	@ 0xa8
 8002f36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f40:	f107 0320 	add.w	r3, r7, #32
 8002f44:	4618      	mov	r0, r3
 8002f46:	f007 f955 	bl	800a1f4 <HAL_RCC_OscConfig>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002f50:	f000 fda4 	bl	8003a9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f54:	230f      	movs	r3, #15
 8002f56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f60:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002f64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002f66:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002f6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f6c:	f107 030c 	add.w	r3, r7, #12
 8002f70:	2105      	movs	r1, #5
 8002f72:	4618      	mov	r0, r3
 8002f74:	f007 fbb6 	bl	800a6e4 <HAL_RCC_ClockConfig>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002f7e:	f000 fd8d 	bl	8003a9c <Error_Handler>
  }
}
 8002f82:	bf00      	nop
 8002f84:	3750      	adds	r7, #80	@ 0x50
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40007000 	.word	0x40007000

08002f94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f9a:	463b      	mov	r3, r7
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002fa6:	4b21      	ldr	r3, [pc, #132]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fa8:	4a21      	ldr	r2, [pc, #132]	@ (8003030 <MX_ADC1_Init+0x9c>)
 8002faa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002fac:	4b1f      	ldr	r3, [pc, #124]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002fb8:	4b1c      	ldr	r3, [pc, #112]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fba:	2204      	movs	r2, #4
 8002fbc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fc4:	4b19      	ldr	r3, [pc, #100]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fcc:	4b17      	ldr	r3, [pc, #92]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fd2:	4b16      	ldr	r3, [pc, #88]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fd4:	4a17      	ldr	r2, [pc, #92]	@ (8003034 <MX_ADC1_Init+0xa0>)
 8002fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fd8:	4b14      	ldr	r3, [pc, #80]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002fde:	4b13      	ldr	r3, [pc, #76]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fe4:	4b11      	ldr	r3, [pc, #68]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002fec:	4b0f      	ldr	r3, [pc, #60]	@ (800302c <MX_ADC1_Init+0x98>)
 8002fee:	2201      	movs	r2, #1
 8002ff0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ff2:	480e      	ldr	r0, [pc, #56]	@ (800302c <MX_ADC1_Init+0x98>)
 8002ff4:	f002 fa16 	bl	8005424 <HAL_ADC_Init>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002ffe:	f000 fd4d 	bl	8003a9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003002:	2300      	movs	r3, #0
 8003004:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003006:	2301      	movs	r3, #1
 8003008:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800300a:	2301      	movs	r3, #1
 800300c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800300e:	463b      	mov	r3, r7
 8003010:	4619      	mov	r1, r3
 8003012:	4806      	ldr	r0, [pc, #24]	@ (800302c <MX_ADC1_Init+0x98>)
 8003014:	f002 fc96 	bl	8005944 <HAL_ADC_ConfigChannel>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800301e:	f000 fd3d 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000334 	.word	0x20000334
 8003030:	40012000 	.word	0x40012000
 8003034:	0f000001 	.word	0x0f000001

08003038 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800303c:	4b26      	ldr	r3, [pc, #152]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 800303e:	4a27      	ldr	r2, [pc, #156]	@ (80030dc <MX_CAN1_Init+0xa4>)
 8003040:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8003042:	4b25      	ldr	r3, [pc, #148]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003044:	2203      	movs	r2, #3
 8003046:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003048:	4b23      	ldr	r3, [pc, #140]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800304e:	4b22      	ldr	r3, [pc, #136]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003050:	2200      	movs	r2, #0
 8003052:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8003054:	4b20      	ldr	r3, [pc, #128]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003056:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 800305a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800305c:	4b1e      	ldr	r3, [pc, #120]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 800305e:	2200      	movs	r2, #0
 8003060:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003062:	4b1d      	ldr	r3, [pc, #116]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003064:	2200      	movs	r2, #0
 8003066:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003068:	4b1b      	ldr	r3, [pc, #108]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 800306a:	2204      	movs	r2, #4
 800306c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 800306e:	4b1a      	ldr	r3, [pc, #104]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003070:	2204      	movs	r2, #4
 8003072:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003074:	4b18      	ldr	r3, [pc, #96]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003076:	2204      	movs	r2, #4
 8003078:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800307a:	4b17      	ldr	r3, [pc, #92]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 800307c:	2200      	movs	r2, #0
 800307e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003080:	4b15      	ldr	r3, [pc, #84]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003082:	2200      	movs	r2, #0
 8003084:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003086:	4814      	ldr	r0, [pc, #80]	@ (80030d8 <MX_CAN1_Init+0xa0>)
 8003088:	f002 fe84 	bl	8005d94 <HAL_CAN_Init>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8003092:	f000 fd03 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8003096:	4b12      	ldr	r3, [pc, #72]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 8003098:	2201      	movs	r2, #1
 800309a:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 14;  // hoặc bank khác chưa dùng
 800309c:	4b10      	ldr	r3, [pc, #64]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 800309e:	220e      	movs	r2, #14
 80030a0:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80030a2:	4b0f      	ldr	r3, [pc, #60]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x0000;       // 0x100 << 5 = 0x0800
 80030a8:	4b0d      	ldr	r3, [pc, #52]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0x0000;            // Không cần dùng
 80030ae:	4b0c      	ldr	r3, [pc, #48]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0x0000;   // 0x7FF << 5 = 0xFFE0
 80030b4:	4b0a      	ldr	r3, [pc, #40]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 80030ba:	4b09      	ldr	r3, [pc, #36]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030bc:	2200      	movs	r2, #0
 80030be:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80030c0:	4b07      	ldr	r3, [pc, #28]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80030c6:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030c8:	2201      	movs	r2, #1
 80030ca:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank =0;
 80030cc:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <MX_CAN1_Init+0xa8>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE END CAN1_Init 2 */

}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	200003dc 	.word	0x200003dc
 80030dc:	40006400 	.word	0x40006400
 80030e0:	20000720 	.word	0x20000720

080030e4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80030e8:	4b17      	ldr	r3, [pc, #92]	@ (8003148 <MX_CAN2_Init+0x64>)
 80030ea:	4a18      	ldr	r2, [pc, #96]	@ (800314c <MX_CAN2_Init+0x68>)
 80030ec:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 80030ee:	4b16      	ldr	r3, [pc, #88]	@ (8003148 <MX_CAN2_Init+0x64>)
 80030f0:	2203      	movs	r2, #3
 80030f2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80030f4:	4b14      	ldr	r3, [pc, #80]	@ (8003148 <MX_CAN2_Init+0x64>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80030fa:	4b13      	ldr	r3, [pc, #76]	@ (8003148 <MX_CAN2_Init+0x64>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_12TQ;
 8003100:	4b11      	ldr	r3, [pc, #68]	@ (8003148 <MX_CAN2_Init+0x64>)
 8003102:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8003106:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003108:	4b0f      	ldr	r3, [pc, #60]	@ (8003148 <MX_CAN2_Init+0x64>)
 800310a:	2200      	movs	r2, #0
 800310c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = ENABLE;
 800310e:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <MX_CAN2_Init+0x64>)
 8003110:	2204      	movs	r2, #4
 8003112:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8003114:	4b0c      	ldr	r3, [pc, #48]	@ (8003148 <MX_CAN2_Init+0x64>)
 8003116:	2204      	movs	r2, #4
 8003118:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <MX_CAN2_Init+0x64>)
 800311c:	2204      	movs	r2, #4
 800311e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8003120:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <MX_CAN2_Init+0x64>)
 8003122:	2204      	movs	r2, #4
 8003124:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003126:	4b08      	ldr	r3, [pc, #32]	@ (8003148 <MX_CAN2_Init+0x64>)
 8003128:	2200      	movs	r2, #0
 800312a:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800312c:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <MX_CAN2_Init+0x64>)
 800312e:	2204      	movs	r2, #4
 8003130:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8003132:	4805      	ldr	r0, [pc, #20]	@ (8003148 <MX_CAN2_Init+0x64>)
 8003134:	f002 fe2e 	bl	8005d94 <HAL_CAN_Init>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800313e:	f000 fcad 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000404 	.word	0x20000404
 800314c:	40006800 	.word	0x40006800

08003150 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8003154:	4b06      	ldr	r3, [pc, #24]	@ (8003170 <MX_CRC_Init+0x20>)
 8003156:	4a07      	ldr	r2, [pc, #28]	@ (8003174 <MX_CRC_Init+0x24>)
 8003158:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800315a:	4805      	ldr	r0, [pc, #20]	@ (8003170 <MX_CRC_Init+0x20>)
 800315c:	f003 fecf 	bl	8006efe <HAL_CRC_Init>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8003166:	f000 fc99 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	2000042c 	.word	0x2000042c
 8003174:	40023000 	.word	0x40023000

08003178 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800317c:	4b12      	ldr	r3, [pc, #72]	@ (80031c8 <MX_I2C3_Init+0x50>)
 800317e:	4a13      	ldr	r2, [pc, #76]	@ (80031cc <MX_I2C3_Init+0x54>)
 8003180:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003182:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <MX_I2C3_Init+0x50>)
 8003184:	4a12      	ldr	r2, [pc, #72]	@ (80031d0 <MX_I2C3_Init+0x58>)
 8003186:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003188:	4b0f      	ldr	r3, [pc, #60]	@ (80031c8 <MX_I2C3_Init+0x50>)
 800318a:	2200      	movs	r2, #0
 800318c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800318e:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <MX_I2C3_Init+0x50>)
 8003190:	2200      	movs	r2, #0
 8003192:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003194:	4b0c      	ldr	r3, [pc, #48]	@ (80031c8 <MX_I2C3_Init+0x50>)
 8003196:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800319a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800319c:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <MX_I2C3_Init+0x50>)
 800319e:	2200      	movs	r2, #0
 80031a0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80031a2:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <MX_I2C3_Init+0x50>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031a8:	4b07      	ldr	r3, [pc, #28]	@ (80031c8 <MX_I2C3_Init+0x50>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031ae:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <MX_I2C3_Init+0x50>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80031b4:	4804      	ldr	r0, [pc, #16]	@ (80031c8 <MX_I2C3_Init+0x50>)
 80031b6:	f004 fcfb 	bl	8007bb0 <HAL_I2C_Init>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80031c0:	f000 fc6c 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80031c4:	bf00      	nop
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	20000434 	.word	0x20000434
 80031cc:	40005c00 	.word	0x40005c00
 80031d0:	000186a0 	.word	0x000186a0

080031d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80031d8:	4b17      	ldr	r3, [pc, #92]	@ (8003238 <MX_SPI2_Init+0x64>)
 80031da:	4a18      	ldr	r2, [pc, #96]	@ (800323c <MX_SPI2_Init+0x68>)
 80031dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80031de:	4b16      	ldr	r3, [pc, #88]	@ (8003238 <MX_SPI2_Init+0x64>)
 80031e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80031e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80031e6:	4b14      	ldr	r3, [pc, #80]	@ (8003238 <MX_SPI2_Init+0x64>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80031ec:	4b12      	ldr	r3, [pc, #72]	@ (8003238 <MX_SPI2_Init+0x64>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80031f2:	4b11      	ldr	r3, [pc, #68]	@ (8003238 <MX_SPI2_Init+0x64>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003238 <MX_SPI2_Init+0x64>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80031fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003238 <MX_SPI2_Init+0x64>)
 8003200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003204:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003206:	4b0c      	ldr	r3, [pc, #48]	@ (8003238 <MX_SPI2_Init+0x64>)
 8003208:	2238      	movs	r2, #56	@ 0x38
 800320a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800320c:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <MX_SPI2_Init+0x64>)
 800320e:	2200      	movs	r2, #0
 8003210:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003212:	4b09      	ldr	r3, [pc, #36]	@ (8003238 <MX_SPI2_Init+0x64>)
 8003214:	2200      	movs	r2, #0
 8003216:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003218:	4b07      	ldr	r3, [pc, #28]	@ (8003238 <MX_SPI2_Init+0x64>)
 800321a:	2200      	movs	r2, #0
 800321c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800321e:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <MX_SPI2_Init+0x64>)
 8003220:	220a      	movs	r2, #10
 8003222:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003224:	4804      	ldr	r0, [pc, #16]	@ (8003238 <MX_SPI2_Init+0x64>)
 8003226:	f007 fc7d 	bl	800ab24 <HAL_SPI_Init>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003230:	f000 fc34 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003234:	bf00      	nop
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20000488 	.word	0x20000488
 800323c:	40003800 	.word	0x40003800

08003240 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b09a      	sub	sp, #104	@ 0x68
 8003244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003246:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800324a:	2200      	movs	r2, #0
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	605a      	str	r2, [r3, #4]
 8003250:	609a      	str	r2, [r3, #8]
 8003252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003254:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]
 800325c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800325e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003262:	2200      	movs	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	605a      	str	r2, [r3, #4]
 8003268:	609a      	str	r2, [r3, #8]
 800326a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800326c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
 800327c:	615a      	str	r2, [r3, #20]
 800327e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003280:	1d3b      	adds	r3, r7, #4
 8003282:	2220      	movs	r2, #32
 8003284:	2100      	movs	r1, #0
 8003286:	4618      	mov	r0, r3
 8003288:	f00b fa9a 	bl	800e7c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800328c:	4b4c      	ldr	r3, [pc, #304]	@ (80033c0 <MX_TIM1_Init+0x180>)
 800328e:	4a4d      	ldr	r2, [pc, #308]	@ (80033c4 <MX_TIM1_Init+0x184>)
 8003290:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8003292:	4b4b      	ldr	r3, [pc, #300]	@ (80033c0 <MX_TIM1_Init+0x180>)
 8003294:	2253      	movs	r2, #83	@ 0x53
 8003296:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003298:	4b49      	ldr	r3, [pc, #292]	@ (80033c0 <MX_TIM1_Init+0x180>)
 800329a:	2200      	movs	r2, #0
 800329c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 800329e:	4b48      	ldr	r3, [pc, #288]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032a0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80032a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032a6:	4b46      	ldr	r3, [pc, #280]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80032ac:	4b44      	ldr	r3, [pc, #272]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b2:	4b43      	ldr	r3, [pc, #268]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80032b8:	4841      	ldr	r0, [pc, #260]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032ba:	f007 ff41 	bl	800b140 <HAL_TIM_Base_Init>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80032c4:	f000 fbea 	bl	8003a9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80032d2:	4619      	mov	r1, r3
 80032d4:	483a      	ldr	r0, [pc, #232]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032d6:	f008 fd59 	bl	800bd8c <HAL_TIM_ConfigClockSource>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80032e0:	f000 fbdc 	bl	8003a9c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80032e4:	4836      	ldr	r0, [pc, #216]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032e6:	f008 f8d4 	bl	800b492 <HAL_TIM_IC_Init>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80032f0:	f000 fbd4 	bl	8003a9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80032f4:	4832      	ldr	r0, [pc, #200]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80032f6:	f008 f873 	bl	800b3e0 <HAL_TIM_PWM_Init>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003300:	f000 fbcc 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003304:	2300      	movs	r3, #0
 8003306:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003308:	2300      	movs	r3, #0
 800330a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800330c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003310:	4619      	mov	r1, r3
 8003312:	482b      	ldr	r0, [pc, #172]	@ (80033c0 <MX_TIM1_Init+0x180>)
 8003314:	f009 faa4 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 800331e:	f000 fbbd 	bl	8003a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003322:	2300      	movs	r3, #0
 8003324:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003326:	2301      	movs	r3, #1
 8003328:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800332a:	2300      	movs	r3, #0
 800332c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigIC.ICFilter = 0;
 800332e:	2300      	movs	r3, #0
 8003330:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003332:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003336:	2200      	movs	r2, #0
 8003338:	4619      	mov	r1, r3
 800333a:	4821      	ldr	r0, [pc, #132]	@ (80033c0 <MX_TIM1_Init+0x180>)
 800333c:	f008 fbc8 	bl	800bad0 <HAL_TIM_IC_ConfigChannel>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8003346:	f000 fba9 	bl	8003a9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800334a:	2360      	movs	r3, #96	@ 0x60
 800334c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800334e:	2300      	movs	r3, #0
 8003350:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003352:	2300      	movs	r3, #0
 8003354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003356:	2300      	movs	r3, #0
 8003358:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800335a:	2300      	movs	r3, #0
 800335c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800335e:	2300      	movs	r3, #0
 8003360:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003362:	2300      	movs	r3, #0
 8003364:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003366:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800336a:	2204      	movs	r2, #4
 800336c:	4619      	mov	r1, r3
 800336e:	4814      	ldr	r0, [pc, #80]	@ (80033c0 <MX_TIM1_Init+0x180>)
 8003370:	f008 fc4a 	bl	800bc08 <HAL_TIM_PWM_ConfigChannel>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 800337a:	f000 fb8f 	bl	8003a9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800337e:	2300      	movs	r3, #0
 8003380:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003382:	2300      	movs	r3, #0
 8003384:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800338a:	2300      	movs	r3, #0
 800338c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003392:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003396:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800339c:	1d3b      	adds	r3, r7, #4
 800339e:	4619      	mov	r1, r3
 80033a0:	4807      	ldr	r0, [pc, #28]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80033a2:	f009 fad9 	bl	800c958 <HAL_TIMEx_ConfigBreakDeadTime>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 80033ac:	f000 fb76 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80033b0:	4803      	ldr	r0, [pc, #12]	@ (80033c0 <MX_TIM1_Init+0x180>)
 80033b2:	f001 fa07 	bl	80047c4 <HAL_TIM_MspPostInit>

}
 80033b6:	bf00      	nop
 80033b8:	3768      	adds	r7, #104	@ 0x68
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	200004e0 	.word	0x200004e0
 80033c4:	40010000 	.word	0x40010000

080033c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08a      	sub	sp, #40	@ 0x28
 80033cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ce:	f107 0318 	add.w	r3, r7, #24
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033dc:	f107 0310 	add.w	r3, r7, #16
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80033e6:	463b      	mov	r3, r7
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80033f2:	4b2c      	ldr	r3, [pc, #176]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 80033f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80033f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80033fa:	4b2a      	ldr	r3, [pc, #168]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 80033fc:	2253      	movs	r2, #83	@ 0x53
 80033fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003400:	4b28      	ldr	r3, [pc, #160]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003402:	2200      	movs	r2, #0
 8003404:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 8003406:	4b27      	ldr	r3, [pc, #156]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003408:	f06f 0201 	mvn.w	r2, #1
 800340c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800340e:	4b25      	ldr	r3, [pc, #148]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003410:	2200      	movs	r2, #0
 8003412:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003414:	4b23      	ldr	r3, [pc, #140]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003416:	2200      	movs	r2, #0
 8003418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800341a:	4822      	ldr	r0, [pc, #136]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 800341c:	f007 fe90 	bl	800b140 <HAL_TIM_Base_Init>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003426:	f000 fb39 	bl	8003a9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800342a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800342e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003430:	f107 0318 	add.w	r3, r7, #24
 8003434:	4619      	mov	r1, r3
 8003436:	481b      	ldr	r0, [pc, #108]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003438:	f008 fca8 	bl	800bd8c <HAL_TIM_ConfigClockSource>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003442:	f000 fb2b 	bl	8003a9c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003446:	4817      	ldr	r0, [pc, #92]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003448:	f008 f823 	bl	800b492 <HAL_TIM_IC_Init>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003452:	f000 fb23 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800345a:	2300      	movs	r3, #0
 800345c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800345e:	f107 0310 	add.w	r3, r7, #16
 8003462:	4619      	mov	r1, r3
 8003464:	480f      	ldr	r0, [pc, #60]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 8003466:	f009 f9fb 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003470:	f000 fb14 	bl	8003a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003474:	2302      	movs	r3, #2
 8003476:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003478:	2301      	movs	r3, #1
 800347a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800347c:	2300      	movs	r3, #0
 800347e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003480:	2300      	movs	r3, #0
 8003482:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003484:	463b      	mov	r3, r7
 8003486:	2200      	movs	r2, #0
 8003488:	4619      	mov	r1, r3
 800348a:	4806      	ldr	r0, [pc, #24]	@ (80034a4 <MX_TIM2_Init+0xdc>)
 800348c:	f008 fb20 	bl	800bad0 <HAL_TIM_IC_ConfigChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003496:	f000 fb01 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800349a:	bf00      	nop
 800349c:	3728      	adds	r7, #40	@ 0x28
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000528 	.word	0x20000528

080034a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b08a      	sub	sp, #40	@ 0x28
 80034ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034ae:	f107 0318 	add.w	r3, r7, #24
 80034b2:	2200      	movs	r2, #0
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	605a      	str	r2, [r3, #4]
 80034b8:	609a      	str	r2, [r3, #8]
 80034ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034bc:	f107 0310 	add.w	r3, r7, #16
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80034c6:	463b      	mov	r3, r7
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	605a      	str	r2, [r3, #4]
 80034ce:	609a      	str	r2, [r3, #8]
 80034d0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80034d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034d4:	4a2b      	ldr	r2, [pc, #172]	@ (8003584 <MX_TIM3_Init+0xdc>)
 80034d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80034d8:	4b29      	ldr	r3, [pc, #164]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034da:	2253      	movs	r2, #83	@ 0x53
 80034dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034de:	4b28      	ldr	r3, [pc, #160]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 80034e4:	4b26      	ldr	r3, [pc, #152]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034e6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80034ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ec:	4b24      	ldr	r3, [pc, #144]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034f2:	4b23      	ldr	r3, [pc, #140]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034f8:	4821      	ldr	r0, [pc, #132]	@ (8003580 <MX_TIM3_Init+0xd8>)
 80034fa:	f007 fe21 	bl	800b140 <HAL_TIM_Base_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8003504:	f000 faca 	bl	8003a9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800350c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800350e:	f107 0318 	add.w	r3, r7, #24
 8003512:	4619      	mov	r1, r3
 8003514:	481a      	ldr	r0, [pc, #104]	@ (8003580 <MX_TIM3_Init+0xd8>)
 8003516:	f008 fc39 	bl	800bd8c <HAL_TIM_ConfigClockSource>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003520:	f000 fabc 	bl	8003a9c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003524:	4816      	ldr	r0, [pc, #88]	@ (8003580 <MX_TIM3_Init+0xd8>)
 8003526:	f007 ffb4 	bl	800b492 <HAL_TIM_IC_Init>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003530:	f000 fab4 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003534:	2300      	movs	r3, #0
 8003536:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800353c:	f107 0310 	add.w	r3, r7, #16
 8003540:	4619      	mov	r1, r3
 8003542:	480f      	ldr	r0, [pc, #60]	@ (8003580 <MX_TIM3_Init+0xd8>)
 8003544:	f009 f98c 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800354e:	f000 faa5 	bl	8003a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003552:	2300      	movs	r3, #0
 8003554:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003556:	2301      	movs	r3, #1
 8003558:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800355a:	2300      	movs	r3, #0
 800355c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003562:	463b      	mov	r3, r7
 8003564:	2200      	movs	r2, #0
 8003566:	4619      	mov	r1, r3
 8003568:	4805      	ldr	r0, [pc, #20]	@ (8003580 <MX_TIM3_Init+0xd8>)
 800356a:	f008 fab1 	bl	800bad0 <HAL_TIM_IC_ConfigChannel>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8003574:	f000 fa92 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003578:	bf00      	nop
 800357a:	3728      	adds	r7, #40	@ 0x28
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	20000570 	.word	0x20000570
 8003584:	40000400 	.word	0x40000400

08003588 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	@ 0x28
 800358c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800358e:	f107 0318 	add.w	r3, r7, #24
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	605a      	str	r2, [r3, #4]
 8003598:	609a      	str	r2, [r3, #8]
 800359a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800359c:	f107 0310 	add.w	r3, r7, #16
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80035a6:	463b      	mov	r3, r7
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	605a      	str	r2, [r3, #4]
 80035ae:	609a      	str	r2, [r3, #8]
 80035b0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80035b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003664 <MX_TIM4_Init+0xdc>)
 80035b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 80035b8:	4b29      	ldr	r3, [pc, #164]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035ba:	2253      	movs	r2, #83	@ 0x53
 80035bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035be:	4b28      	ldr	r3, [pc, #160]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 80035c4:	4b26      	ldr	r3, [pc, #152]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035c6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80035ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035cc:	4b24      	ldr	r3, [pc, #144]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035d2:	4b23      	ldr	r3, [pc, #140]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80035d8:	4821      	ldr	r0, [pc, #132]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035da:	f007 fdb1 	bl	800b140 <HAL_TIM_Base_Init>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 80035e4:	f000 fa5a 	bl	8003a9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035ec:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80035ee:	f107 0318 	add.w	r3, r7, #24
 80035f2:	4619      	mov	r1, r3
 80035f4:	481a      	ldr	r0, [pc, #104]	@ (8003660 <MX_TIM4_Init+0xd8>)
 80035f6:	f008 fbc9 	bl	800bd8c <HAL_TIM_ConfigClockSource>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003600:	f000 fa4c 	bl	8003a9c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003604:	4816      	ldr	r0, [pc, #88]	@ (8003660 <MX_TIM4_Init+0xd8>)
 8003606:	f007 ff44 	bl	800b492 <HAL_TIM_IC_Init>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003610:	f000 fa44 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003614:	2300      	movs	r3, #0
 8003616:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003618:	2300      	movs	r3, #0
 800361a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800361c:	f107 0310 	add.w	r3, r7, #16
 8003620:	4619      	mov	r1, r3
 8003622:	480f      	ldr	r0, [pc, #60]	@ (8003660 <MX_TIM4_Init+0xd8>)
 8003624:	f009 f91c 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 800362e:	f000 fa35 	bl	8003a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003632:	2300      	movs	r3, #0
 8003634:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003636:	2301      	movs	r3, #1
 8003638:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800363a:	2300      	movs	r3, #0
 800363c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003642:	463b      	mov	r3, r7
 8003644:	2200      	movs	r2, #0
 8003646:	4619      	mov	r1, r3
 8003648:	4805      	ldr	r0, [pc, #20]	@ (8003660 <MX_TIM4_Init+0xd8>)
 800364a:	f008 fa41 	bl	800bad0 <HAL_TIM_IC_ConfigChannel>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8003654:	f000 fa22 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003658:	bf00      	nop
 800365a:	3728      	adds	r7, #40	@ 0x28
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	200005b8 	.word	0x200005b8
 8003664:	40000800 	.word	0x40000800

08003668 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800366e:	463b      	mov	r3, r7
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003676:	4b15      	ldr	r3, [pc, #84]	@ (80036cc <MX_TIM6_Init+0x64>)
 8003678:	4a15      	ldr	r2, [pc, #84]	@ (80036d0 <MX_TIM6_Init+0x68>)
 800367a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 800367c:	4b13      	ldr	r3, [pc, #76]	@ (80036cc <MX_TIM6_Init+0x64>)
 800367e:	2253      	movs	r2, #83	@ 0x53
 8003680:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003682:	4b12      	ldr	r3, [pc, #72]	@ (80036cc <MX_TIM6_Init+0x64>)
 8003684:	2200      	movs	r2, #0
 8003686:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 8003688:	4b10      	ldr	r3, [pc, #64]	@ (80036cc <MX_TIM6_Init+0x64>)
 800368a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800368e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003690:	4b0e      	ldr	r3, [pc, #56]	@ (80036cc <MX_TIM6_Init+0x64>)
 8003692:	2200      	movs	r2, #0
 8003694:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003696:	480d      	ldr	r0, [pc, #52]	@ (80036cc <MX_TIM6_Init+0x64>)
 8003698:	f007 fd52 	bl	800b140 <HAL_TIM_Base_Init>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80036a2:	f000 f9fb 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036aa:	2300      	movs	r3, #0
 80036ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80036ae:	463b      	mov	r3, r7
 80036b0:	4619      	mov	r1, r3
 80036b2:	4806      	ldr	r0, [pc, #24]	@ (80036cc <MX_TIM6_Init+0x64>)
 80036b4:	f009 f8d4 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80036be:	f000 f9ed 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	20000600 	.word	0x20000600
 80036d0:	40001000 	.word	0x40001000

080036d4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036da:	463b      	mov	r3, r7
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80036e2:	4b15      	ldr	r3, [pc, #84]	@ (8003738 <MX_TIM7_Init+0x64>)
 80036e4:	4a15      	ldr	r2, [pc, #84]	@ (800373c <MX_TIM7_Init+0x68>)
 80036e6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80036e8:	4b13      	ldr	r3, [pc, #76]	@ (8003738 <MX_TIM7_Init+0x64>)
 80036ea:	2253      	movs	r2, #83	@ 0x53
 80036ec:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ee:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <MX_TIM7_Init+0x64>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80036f4:	4b10      	ldr	r3, [pc, #64]	@ (8003738 <MX_TIM7_Init+0x64>)
 80036f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80036fa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80036fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003738 <MX_TIM7_Init+0x64>)
 80036fe:	2280      	movs	r2, #128	@ 0x80
 8003700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003702:	480d      	ldr	r0, [pc, #52]	@ (8003738 <MX_TIM7_Init+0x64>)
 8003704:	f007 fd1c 	bl	800b140 <HAL_TIM_Base_Init>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800370e:	f000 f9c5 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003712:	2300      	movs	r3, #0
 8003714:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003716:	2300      	movs	r3, #0
 8003718:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800371a:	463b      	mov	r3, r7
 800371c:	4619      	mov	r1, r3
 800371e:	4806      	ldr	r0, [pc, #24]	@ (8003738 <MX_TIM7_Init+0x64>)
 8003720:	f009 f89e 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800372a:	f000 f9b7 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000648 	.word	0x20000648
 800373c:	40001400 	.word	0x40001400

08003740 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08a      	sub	sp, #40	@ 0x28
 8003744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003746:	f107 0318 	add.w	r3, r7, #24
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	605a      	str	r2, [r3, #4]
 8003750:	609a      	str	r2, [r3, #8]
 8003752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003754:	f107 0310 	add.w	r3, r7, #16
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800375e:	463b      	mov	r3, r7
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	609a      	str	r2, [r3, #8]
 8003768:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800376a:	4b2d      	ldr	r3, [pc, #180]	@ (8003820 <MX_TIM8_Init+0xe0>)
 800376c:	4a2d      	ldr	r2, [pc, #180]	@ (8003824 <MX_TIM8_Init+0xe4>)
 800376e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 8003770:	4b2b      	ldr	r3, [pc, #172]	@ (8003820 <MX_TIM8_Init+0xe0>)
 8003772:	2253      	movs	r2, #83	@ 0x53
 8003774:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003776:	4b2a      	ldr	r3, [pc, #168]	@ (8003820 <MX_TIM8_Init+0xe0>)
 8003778:	2200      	movs	r2, #0
 800377a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 800377c:	4b28      	ldr	r3, [pc, #160]	@ (8003820 <MX_TIM8_Init+0xe0>)
 800377e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003782:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003784:	4b26      	ldr	r3, [pc, #152]	@ (8003820 <MX_TIM8_Init+0xe0>)
 8003786:	2200      	movs	r2, #0
 8003788:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800378a:	4b25      	ldr	r3, [pc, #148]	@ (8003820 <MX_TIM8_Init+0xe0>)
 800378c:	2200      	movs	r2, #0
 800378e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003790:	4b23      	ldr	r3, [pc, #140]	@ (8003820 <MX_TIM8_Init+0xe0>)
 8003792:	2200      	movs	r2, #0
 8003794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003796:	4822      	ldr	r0, [pc, #136]	@ (8003820 <MX_TIM8_Init+0xe0>)
 8003798:	f007 fcd2 	bl	800b140 <HAL_TIM_Base_Init>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80037a2:	f000 f97b 	bl	8003a9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037aa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80037ac:	f107 0318 	add.w	r3, r7, #24
 80037b0:	4619      	mov	r1, r3
 80037b2:	481b      	ldr	r0, [pc, #108]	@ (8003820 <MX_TIM8_Init+0xe0>)
 80037b4:	f008 faea 	bl	800bd8c <HAL_TIM_ConfigClockSource>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80037be:	f000 f96d 	bl	8003a9c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80037c2:	4817      	ldr	r0, [pc, #92]	@ (8003820 <MX_TIM8_Init+0xe0>)
 80037c4:	f007 fe65 	bl	800b492 <HAL_TIM_IC_Init>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 80037ce:	f000 f965 	bl	8003a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037d2:	2300      	movs	r3, #0
 80037d4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80037da:	f107 0310 	add.w	r3, r7, #16
 80037de:	4619      	mov	r1, r3
 80037e0:	480f      	ldr	r0, [pc, #60]	@ (8003820 <MX_TIM8_Init+0xe0>)
 80037e2:	f009 f83d 	bl	800c860 <HAL_TIMEx_MasterConfigSynchronization>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 80037ec:	f000 f956 	bl	8003a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80037f0:	2300      	movs	r3, #0
 80037f2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80037f4:	2301      	movs	r3, #1
 80037f6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80037f8:	2300      	movs	r3, #0
 80037fa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80037fc:	2300      	movs	r3, #0
 80037fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003800:	463b      	mov	r3, r7
 8003802:	2200      	movs	r2, #0
 8003804:	4619      	mov	r1, r3
 8003806:	4806      	ldr	r0, [pc, #24]	@ (8003820 <MX_TIM8_Init+0xe0>)
 8003808:	f008 f962 	bl	800bad0 <HAL_TIM_IC_ConfigChannel>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8003812:	f000 f943 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003816:	bf00      	nop
 8003818:	3728      	adds	r7, #40	@ 0x28
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20000690 	.word	0x20000690
 8003824:	40010400 	.word	0x40010400

08003828 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800382c:	4b11      	ldr	r3, [pc, #68]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 800382e:	4a12      	ldr	r2, [pc, #72]	@ (8003878 <MX_USART1_UART_Init+0x50>)
 8003830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003832:	4b10      	ldr	r3, [pc, #64]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 8003834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800383a:	4b0e      	ldr	r3, [pc, #56]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 800383c:	2200      	movs	r2, #0
 800383e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003840:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 8003842:	2200      	movs	r2, #0
 8003844:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003846:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 8003848:	2200      	movs	r2, #0
 800384a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800384c:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 800384e:	220c      	movs	r2, #12
 8003850:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003852:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 8003854:	2200      	movs	r2, #0
 8003856:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003858:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 800385a:	2200      	movs	r2, #0
 800385c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800385e:	4805      	ldr	r0, [pc, #20]	@ (8003874 <MX_USART1_UART_Init+0x4c>)
 8003860:	f009 f8e0 	bl	800ca24 <HAL_UART_Init>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800386a:	f000 f917 	bl	8003a9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800386e:	bf00      	nop
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	200006d8 	.word	0x200006d8
 8003878:	40011000 	.word	0x40011000

0800387c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003882:	2300      	movs	r3, #0
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	4b0c      	ldr	r3, [pc, #48]	@ (80038b8 <MX_DMA_Init+0x3c>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	4a0b      	ldr	r2, [pc, #44]	@ (80038b8 <MX_DMA_Init+0x3c>)
 800388c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003890:	6313      	str	r3, [r2, #48]	@ 0x30
 8003892:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <MX_DMA_Init+0x3c>)
 8003894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800389a:	607b      	str	r3, [r7, #4]
 800389c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800389e:	2200      	movs	r2, #0
 80038a0:	2100      	movs	r1, #0
 80038a2:	2038      	movs	r0, #56	@ 0x38
 80038a4:	f003 fae7 	bl	8006e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80038a8:	2038      	movs	r0, #56	@ 0x38
 80038aa:	f003 fb00 	bl	8006eae <HAL_NVIC_EnableIRQ>

}
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800

080038bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08c      	sub	sp, #48	@ 0x30
 80038c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c2:	f107 031c 	add.w	r3, r7, #28
 80038c6:	2200      	movs	r2, #0
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	605a      	str	r2, [r3, #4]
 80038cc:	609a      	str	r2, [r3, #8]
 80038ce:	60da      	str	r2, [r3, #12]
 80038d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038d2:	2300      	movs	r3, #0
 80038d4:	61bb      	str	r3, [r7, #24]
 80038d6:	4b6b      	ldr	r3, [pc, #428]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038da:	4a6a      	ldr	r2, [pc, #424]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 80038dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038e2:	4b68      	ldr	r3, [pc, #416]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ea:	61bb      	str	r3, [r7, #24]
 80038ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]
 80038f2:	4b64      	ldr	r3, [pc, #400]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f6:	4a63      	ldr	r2, [pc, #396]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 80038f8:	f043 0304 	orr.w	r3, r3, #4
 80038fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80038fe:	4b61      	ldr	r3, [pc, #388]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	613b      	str	r3, [r7, #16]
 800390e:	4b5d      	ldr	r3, [pc, #372]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003912:	4a5c      	ldr	r2, [pc, #368]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003914:	f043 0301 	orr.w	r3, r3, #1
 8003918:	6313      	str	r3, [r2, #48]	@ 0x30
 800391a:	4b5a      	ldr	r3, [pc, #360]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 800391c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	613b      	str	r3, [r7, #16]
 8003924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]
 800392a:	4b56      	ldr	r3, [pc, #344]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392e:	4a55      	ldr	r2, [pc, #340]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	6313      	str	r3, [r2, #48]	@ 0x30
 8003936:	4b53      	ldr	r3, [pc, #332]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003942:	2300      	movs	r3, #0
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	4b4f      	ldr	r3, [pc, #316]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394a:	4a4e      	ldr	r2, [pc, #312]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 800394c:	f043 0310 	orr.w	r3, r3, #16
 8003950:	6313      	str	r3, [r2, #48]	@ 0x30
 8003952:	4b4c      	ldr	r3, [pc, #304]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	60bb      	str	r3, [r7, #8]
 800395c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	607b      	str	r3, [r7, #4]
 8003962:	4b48      	ldr	r3, [pc, #288]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003966:	4a47      	ldr	r2, [pc, #284]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003968:	f043 0308 	orr.w	r3, r3, #8
 800396c:	6313      	str	r3, [r2, #48]	@ 0x30
 800396e:	4b45      	ldr	r3, [pc, #276]	@ (8003a84 <MX_GPIO_Init+0x1c8>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	607b      	str	r3, [r7, #4]
 8003978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800397a:	2200      	movs	r2, #0
 800397c:	215c      	movs	r1, #92	@ 0x5c
 800397e:	4842      	ldr	r0, [pc, #264]	@ (8003a88 <MX_GPIO_Init+0x1cc>)
 8003980:	f004 f8fc 	bl	8007b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003984:	2200      	movs	r2, #0
 8003986:	2101      	movs	r1, #1
 8003988:	4840      	ldr	r0, [pc, #256]	@ (8003a8c <MX_GPIO_Init+0x1d0>)
 800398a:	f004 f8f7 	bl	8007b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 800398e:	2200      	movs	r2, #0
 8003990:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003994:	483e      	ldr	r0, [pc, #248]	@ (8003a90 <MX_GPIO_Init+0x1d4>)
 8003996:	f004 f8f1 	bl	8007b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 800399a:	2200      	movs	r2, #0
 800399c:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 80039a0:	483c      	ldr	r0, [pc, #240]	@ (8003a94 <MX_GPIO_Init+0x1d8>)
 80039a2:	f004 f8eb 	bl	8007b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80039a6:	2200      	movs	r2, #0
 80039a8:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 80039ac:	483a      	ldr	r0, [pc, #232]	@ (8003a98 <MX_GPIO_Init+0x1dc>)
 80039ae:	f004 f8e5 	bl	8007b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80039b2:	2302      	movs	r3, #2
 80039b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80039b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80039ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c0:	f107 031c 	add.w	r3, r7, #28
 80039c4:	4619      	mov	r1, r3
 80039c6:	4830      	ldr	r0, [pc, #192]	@ (8003a88 <MX_GPIO_Init+0x1cc>)
 80039c8:	f003 fe40 	bl	800764c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 80039cc:	2354      	movs	r3, #84	@ 0x54
 80039ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039d0:	2301      	movs	r3, #1
 80039d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80039d4:	2302      	movs	r3, #2
 80039d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d8:	2300      	movs	r3, #0
 80039da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039dc:	f107 031c 	add.w	r3, r7, #28
 80039e0:	4619      	mov	r1, r3
 80039e2:	4829      	ldr	r0, [pc, #164]	@ (8003a88 <MX_GPIO_Init+0x1cc>)
 80039e4:	f003 fe32 	bl	800764c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80039e8:	2308      	movs	r3, #8
 80039ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039ec:	2301      	movs	r3, #1
 80039ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039f0:	2301      	movs	r3, #1
 80039f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f4:	2300      	movs	r3, #0
 80039f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f8:	f107 031c 	add.w	r3, r7, #28
 80039fc:	4619      	mov	r1, r3
 80039fe:	4822      	ldr	r0, [pc, #136]	@ (8003a88 <MX_GPIO_Init+0x1cc>)
 8003a00:	f003 fe24 	bl	800764c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003a04:	2301      	movs	r3, #1
 8003a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a10:	2300      	movs	r3, #0
 8003a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a14:	f107 031c 	add.w	r3, r7, #28
 8003a18:	4619      	mov	r1, r3
 8003a1a:	481c      	ldr	r0, [pc, #112]	@ (8003a8c <MX_GPIO_Init+0x1d0>)
 8003a1c:	f003 fe16 	bl	800764c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a26:	2301      	movs	r3, #1
 8003a28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a32:	f107 031c 	add.w	r3, r7, #28
 8003a36:	4619      	mov	r1, r3
 8003a38:	4815      	ldr	r0, [pc, #84]	@ (8003a90 <MX_GPIO_Init+0x1d4>)
 8003a3a:	f003 fe07 	bl	800764c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_15;
 8003a3e:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8003a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a44:	2301      	movs	r3, #1
 8003a46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a48:	2302      	movs	r3, #2
 8003a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a50:	f107 031c 	add.w	r3, r7, #28
 8003a54:	4619      	mov	r1, r3
 8003a56:	480f      	ldr	r0, [pc, #60]	@ (8003a94 <MX_GPIO_Init+0x1d8>)
 8003a58:	f003 fdf8 	bl	800764c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 8003a5c:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8003a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a62:	2301      	movs	r3, #1
 8003a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a6e:	f107 031c 	add.w	r3, r7, #28
 8003a72:	4619      	mov	r1, r3
 8003a74:	4808      	ldr	r0, [pc, #32]	@ (8003a98 <MX_GPIO_Init+0x1dc>)
 8003a76:	f003 fde9 	bl	800764c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003a7a:	bf00      	nop
 8003a7c:	3730      	adds	r7, #48	@ 0x30
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40023800 	.word	0x40023800
 8003a88:	40020000 	.word	0x40020000
 8003a8c:	40020400 	.word	0x40020400
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40020c00 	.word	0x40020c00
 8003a98:	40020800 	.word	0x40020800

08003a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003aa0:	b672      	cpsid	i
}
 8003aa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003aa4:	bf00      	nop
 8003aa6:	e7fd      	b.n	8003aa4 <Error_Handler+0x8>

08003aa8 <printUserName>:
	    }
}


void printUserName(uint8_t *uid)
{
 8003aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aaa:	b099      	sub	sp, #100	@ 0x64
 8003aac:	af04      	add	r7, sp, #16
 8003aae:	6078      	str	r0, [r7, #4]
	   // Không có thẻ
	    if (uid == NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d111      	bne.n	8003ada <printUserName+0x32>
	    {
	        if (uidcheck)
 8003ab6:	4b56      	ldr	r3, [pc, #344]	@ (8003c10 <printUserName+0x168>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 80a2 	beq.w	8003c04 <printUserName+0x15c>
	        {
	            HAL_UART_Transmit(&huart1, (uint8_t*)"Please charge your ID CARD \r\n", 31, HAL_MAX_DELAY);
 8003ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac4:	221f      	movs	r2, #31
 8003ac6:	4953      	ldr	r1, [pc, #332]	@ (8003c14 <printUserName+0x16c>)
 8003ac8:	4853      	ldr	r0, [pc, #332]	@ (8003c18 <printUserName+0x170>)
 8003aca:	f008 fffb 	bl	800cac4 <HAL_UART_Transmit>
	            memset(lastUID, 0, UID_LEN); //Gán toàn bộ giá trị trong mảng lastUID về 0 (zero)
 8003ace:	2205      	movs	r2, #5
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4852      	ldr	r0, [pc, #328]	@ (8003c1c <printUserName+0x174>)
 8003ad4:	f00a fe74 	bl	800e7c0 <memset>
	        }
	        return;
 8003ad8:	e094      	b.n	8003c04 <printUserName+0x15c>
	    }

	    //  Nếu là UID giống lần trước thì không in lại
	    if (uidcheck && memcmp(uid, lastUID, UID_LEN) == 0)
 8003ada:	4b4d      	ldr	r3, [pc, #308]	@ (8003c10 <printUserName+0x168>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d008      	beq.n	8003af4 <printUserName+0x4c>
 8003ae2:	2205      	movs	r2, #5
 8003ae4:	494d      	ldr	r1, [pc, #308]	@ (8003c1c <printUserName+0x174>)
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f00a fe5a 	bl	800e7a0 <memcmp>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 808a 	beq.w	8003c08 <printUserName+0x160>
	        return;
	    if (uid!=NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 8087 	beq.w	8003c0a <printUserName+0x162>
	    {
	    //  UID mới thì cập nhật và xử lý
	    memcpy(lastUID, uid, UID_LEN);
 8003afc:	4b47      	ldr	r3, [pc, #284]	@ (8003c1c <printUserName+0x174>)
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6810      	ldr	r0, [r2, #0]
 8003b02:	6018      	str	r0, [r3, #0]
 8003b04:	7912      	ldrb	r2, [r2, #4]
 8003b06:	711a      	strb	r2, [r3, #4]
	    uidcheck = 1;
 8003b08:	4b41      	ldr	r3, [pc, #260]	@ (8003c10 <printUserName+0x168>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < userCount; i++)
 8003b0e:	2300      	movs	r3, #0
 8003b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b12:	e048      	b.n	8003ba6 <printUserName+0xfe>
    {
        if (memcmp(uid, userList[i].uid, UID_LEN) == 0)
 8003b14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b16:	4613      	mov	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	4413      	add	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	4a3f      	ldr	r2, [pc, #252]	@ (8003c20 <printUserName+0x178>)
 8003b22:	4413      	add	r3, r2
 8003b24:	2205      	movs	r2, #5
 8003b26:	4619      	mov	r1, r3
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f00a fe39 	bl	800e7a0 <memcmp>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d135      	bne.n	8003ba0 <printUserName+0xf8>
        {
            char msg[64];
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003b38:	461e      	mov	r6, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003b40:	469c      	mov	ip, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3302      	adds	r3, #2
 8003b46:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003b48:	4619      	mov	r1, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3303      	adds	r3, #3
 8003b4e:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003b50:	461c      	mov	r4, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3304      	adds	r3, #4
 8003b56:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003b58:	461d      	mov	r5, r3
                    userList[i].name);
 8003b5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4413      	add	r3, r2
 8003b66:	4a2e      	ldr	r2, [pc, #184]	@ (8003c20 <printUserName+0x178>)
 8003b68:	4413      	add	r3, r2
 8003b6a:	3305      	adds	r3, #5
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003b6c:	f107 000c 	add.w	r0, r7, #12
 8003b70:	9303      	str	r3, [sp, #12]
 8003b72:	9502      	str	r5, [sp, #8]
 8003b74:	9401      	str	r4, [sp, #4]
 8003b76:	9100      	str	r1, [sp, #0]
 8003b78:	4663      	mov	r3, ip
 8003b7a:	4632      	mov	r2, r6
 8003b7c:	4929      	ldr	r1, [pc, #164]	@ (8003c24 <printUserName+0x17c>)
 8003b7e:	f00a fd15 	bl	800e5ac <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003b82:	f107 030c 	add.w	r3, r7, #12
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fc fb72 	bl	8000270 <strlen>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	f107 010c 	add.w	r1, r7, #12
 8003b94:	f04f 33ff 	mov.w	r3, #4294967295
 8003b98:	481f      	ldr	r0, [pc, #124]	@ (8003c18 <printUserName+0x170>)
 8003b9a:	f008 ff93 	bl	800cac4 <HAL_UART_Transmit>
 8003b9e:	e034      	b.n	8003c0a <printUserName+0x162>
    for (int i = 0; i < userCount; i++)
 8003ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba6:	2206      	movs	r2, #6
 8003ba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003baa:	4293      	cmp	r3, r2
 8003bac:	dbb2      	blt.n	8003b14 <printUserName+0x6c>
        }
    }
    // Không tìm thấy trong danh sách
    char unknown[64];
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003bb2:	461c      	mov	r4, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003bba:	461d      	mov	r5, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3302      	adds	r3, #2
 8003bc0:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003bc2:	461a      	mov	r2, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3303      	adds	r3, #3
 8003bc8:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003bca:	4619      	mov	r1, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	3304      	adds	r3, #4
 8003bd0:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003bd2:	f107 000c 	add.w	r0, r7, #12
 8003bd6:	9302      	str	r3, [sp, #8]
 8003bd8:	9101      	str	r1, [sp, #4]
 8003bda:	9200      	str	r2, [sp, #0]
 8003bdc:	462b      	mov	r3, r5
 8003bde:	4622      	mov	r2, r4
 8003be0:	4911      	ldr	r1, [pc, #68]	@ (8003c28 <printUserName+0x180>)
 8003be2:	f00a fce3 	bl	800e5ac <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)unknown, strlen(unknown), HAL_MAX_DELAY);
 8003be6:	f107 030c 	add.w	r3, r7, #12
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fc fb40 	bl	8000270 <strlen>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	f107 010c 	add.w	r1, r7, #12
 8003bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfc:	4806      	ldr	r0, [pc, #24]	@ (8003c18 <printUserName+0x170>)
 8003bfe:	f008 ff61 	bl	800cac4 <HAL_UART_Transmit>
 8003c02:	e002      	b.n	8003c0a <printUserName+0x162>
	        return;
 8003c04:	bf00      	nop
 8003c06:	e000      	b.n	8003c0a <printUserName+0x162>
	        return;
 8003c08:	bf00      	nop
}
}
 8003c0a:	3754      	adds	r7, #84	@ 0x54
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c10:	20001798 	.word	0x20001798
 8003c14:	08011b64 	.word	0x08011b64
 8003c18:	200006d8 	.word	0x200006d8
 8003c1c:	20001788 	.word	0x20001788
 8003c20:	20000010 	.word	0x20000010
 8003c24:	08011b84 	.word	0x08011b84
 8003c28:	08011bb0 	.word	0x08011bb0

08003c2c <isAuthorizedUID>:


bool isAuthorizedUID(uint8_t *uid)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < userCount; i++)
 8003c34:	2300      	movs	r3, #0
 8003c36:	60fb      	str	r3, [r7, #12]
 8003c38:	e014      	b.n	8003c64 <isAuthorizedUID+0x38>
    {
        if (memcmp(uid, userList[i].uid, 5) == 0)
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	4413      	add	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	4a0c      	ldr	r2, [pc, #48]	@ (8003c78 <isAuthorizedUID+0x4c>)
 8003c48:	4413      	add	r3, r2
 8003c4a:	2205      	movs	r2, #5
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f00a fda6 	bl	800e7a0 <memcmp>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <isAuthorizedUID+0x32>
            return true;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e007      	b.n	8003c6e <isAuthorizedUID+0x42>
    for (int i = 0; i < userCount; i++)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	3301      	adds	r3, #1
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	2206      	movs	r2, #6
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	dbe6      	blt.n	8003c3a <isAuthorizedUID+0xe>
    }
    return false;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	20000010 	.word	0x20000010

08003c7c <checkRFIDAndControlRelay>:


void checkRFIDAndControlRelay(void)
{
 8003c7c:	b5b0      	push	{r4, r5, r7, lr}
 8003c7e:	b094      	sub	sp, #80	@ 0x50
 8003c80:	af04      	add	r7, sp, #16
    status = MFRC522_Request(PICC_REQIDL, str);
 8003c82:	4959      	ldr	r1, [pc, #356]	@ (8003de8 <checkRFIDAndControlRelay+0x16c>)
 8003c84:	2026      	movs	r0, #38	@ 0x26
 8003c86:	f7fe f9f8 	bl	800207a <MFRC522_Request>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	4b57      	ldr	r3, [pc, #348]	@ (8003dec <checkRFIDAndControlRelay+0x170>)
 8003c90:	701a      	strb	r2, [r3, #0]

    if (status == MI_OK && MFRC522_Anticoll(str) == MI_OK)
 8003c92:	4b56      	ldr	r3, [pc, #344]	@ (8003dec <checkRFIDAndControlRelay+0x170>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d175      	bne.n	8003d86 <checkRFIDAndControlRelay+0x10a>
 8003c9a:	4853      	ldr	r0, [pc, #332]	@ (8003de8 <checkRFIDAndControlRelay+0x16c>)
 8003c9c:	f7fe fa12 	bl	80020c4 <MFRC522_Anticoll>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d16f      	bne.n	8003d86 <checkRFIDAndControlRelay+0x10a>
    {
        memcpy(currentUID, str, UID_LEN);
 8003ca6:	4b52      	ldr	r3, [pc, #328]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003ca8:	4a4f      	ldr	r2, [pc, #316]	@ (8003de8 <checkRFIDAndControlRelay+0x16c>)
 8003caa:	6810      	ldr	r0, [r2, #0]
 8003cac:	6018      	str	r0, [r3, #0]
 8003cae:	7912      	ldrb	r2, [r2, #4]
 8003cb0:	711a      	strb	r2, [r3, #4]
        rfidDetected = 1;
 8003cb2:	4b50      	ldr	r3, [pc, #320]	@ (8003df4 <checkRFIDAndControlRelay+0x178>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
        rfidLostCounter = 0;
 8003cb8:	4b4f      	ldr	r3, [pc, #316]	@ (8003df8 <checkRFIDAndControlRelay+0x17c>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]

        // UART Debug
        char dbg[64];
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
                currentUID[0], currentUID[1], currentUID[2],
 8003cbe:	4b4c      	ldr	r3, [pc, #304]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003cc0:	781b      	ldrb	r3, [r3, #0]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003cc2:	461c      	mov	r4, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003cc4:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003cc6:	785b      	ldrb	r3, [r3, #1]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003cc8:	461d      	mov	r5, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003cca:	4b49      	ldr	r3, [pc, #292]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003ccc:	789b      	ldrb	r3, [r3, #2]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003cce:	461a      	mov	r2, r3
                currentUID[3], currentUID[4]);
 8003cd0:	4b47      	ldr	r3, [pc, #284]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003cd2:	78db      	ldrb	r3, [r3, #3]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003cd4:	4619      	mov	r1, r3
                currentUID[3], currentUID[4]);
 8003cd6:	4b46      	ldr	r3, [pc, #280]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003cd8:	791b      	ldrb	r3, [r3, #4]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003cda:	4638      	mov	r0, r7
 8003cdc:	9302      	str	r3, [sp, #8]
 8003cde:	9101      	str	r1, [sp, #4]
 8003ce0:	9200      	str	r2, [sp, #0]
 8003ce2:	462b      	mov	r3, r5
 8003ce4:	4622      	mov	r2, r4
 8003ce6:	4945      	ldr	r1, [pc, #276]	@ (8003dfc <checkRFIDAndControlRelay+0x180>)
 8003ce8:	f00a fc60 	bl	800e5ac <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 8003cec:	463b      	mov	r3, r7
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fc fabe 	bl	8000270 <strlen>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	4639      	mov	r1, r7
 8003cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfe:	4840      	ldr	r0, [pc, #256]	@ (8003e00 <checkRFIDAndControlRelay+0x184>)
 8003d00:	f008 fee0 	bl	800cac4 <HAL_UART_Transmit>

//        // ✅ Chỉ gửi CAN nếu là UID mới
        if (!uidcheck || memcmp(currentUID, lastUID, UID_LEN) != 0)
 8003d04:	4b3f      	ldr	r3, [pc, #252]	@ (8003e04 <checkRFIDAndControlRelay+0x188>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d007      	beq.n	8003d1c <checkRFIDAndControlRelay+0xa0>
 8003d0c:	2205      	movs	r2, #5
 8003d0e:	493e      	ldr	r1, [pc, #248]	@ (8003e08 <checkRFIDAndControlRelay+0x18c>)
 8003d10:	4837      	ldr	r0, [pc, #220]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003d12:	f00a fd45 	bl	800e7a0 <memcmp>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d011      	beq.n	8003d40 <checkRFIDAndControlRelay+0xc4>
        {
            printUserName(currentUID);
 8003d1c:	4834      	ldr	r0, [pc, #208]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003d1e:	f7ff fec3 	bl	8003aa8 <printUserName>
            memcpy(lastUID, currentUID, UID_LEN);
 8003d22:	4b39      	ldr	r3, [pc, #228]	@ (8003e08 <checkRFIDAndControlRelay+0x18c>)
 8003d24:	4a32      	ldr	r2, [pc, #200]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003d26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003d2a:	6018      	str	r0, [r3, #0]
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	7019      	strb	r1, [r3, #0]
            uidcheck = 1;
 8003d30:	4b34      	ldr	r3, [pc, #208]	@ (8003e04 <checkRFIDAndControlRelay+0x188>)
 8003d32:	2201      	movs	r2, #1
 8003d34:	601a      	str	r2, [r3, #0]

            // Gửi CAN
            CAN_SendTopicData(TOPIC_ID_RFID, currentUID, UID_LEN);
 8003d36:	2205      	movs	r2, #5
 8003d38:	492d      	ldr	r1, [pc, #180]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003d3a:	2010      	movs	r0, #16
 8003d3c:	f7fe fa62 	bl	8002204 <CAN_SendTopicData>
        }

        // ✅ Điều khiển Relay
        if (isAuthorizedUID(currentUID))
 8003d40:	482b      	ldr	r0, [pc, #172]	@ (8003df0 <checkRFIDAndControlRelay+0x174>)
 8003d42:	f7ff ff73 	bl	8003c2c <isAuthorizedUID>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00f      	beq.n	8003d6c <checkRFIDAndControlRelay+0xf0>
        {
            if (!relayOn)
 8003d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8003e0c <checkRFIDAndControlRelay+0x190>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	f083 0301 	eor.w	r3, r3, #1
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d042      	beq.n	8003de0 <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	2110      	movs	r1, #16
 8003d5e:	482c      	ldr	r0, [pc, #176]	@ (8003e10 <checkRFIDAndControlRelay+0x194>)
 8003d60:	f003 ff0c 	bl	8007b7c <HAL_GPIO_WritePin>
                relayOn = true;
 8003d64:	4b29      	ldr	r3, [pc, #164]	@ (8003e0c <checkRFIDAndControlRelay+0x190>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	701a      	strb	r2, [r3, #0]
 8003d6a:	e039      	b.n	8003de0 <checkRFIDAndControlRelay+0x164>
            }
        }
        else
        {
            if (relayOn)
 8003d6c:	4b27      	ldr	r3, [pc, #156]	@ (8003e0c <checkRFIDAndControlRelay+0x190>)
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d035      	beq.n	8003de0 <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d74:	2200      	movs	r2, #0
 8003d76:	2110      	movs	r1, #16
 8003d78:	4825      	ldr	r0, [pc, #148]	@ (8003e10 <checkRFIDAndControlRelay+0x194>)
 8003d7a:	f003 feff 	bl	8007b7c <HAL_GPIO_WritePin>
                relayOn = false;
 8003d7e:	4b23      	ldr	r3, [pc, #140]	@ (8003e0c <checkRFIDAndControlRelay+0x190>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]
 8003d84:	e02c      	b.n	8003de0 <checkRFIDAndControlRelay+0x164>

        return;
    }

    //  Không đọc được thẻ
    rfidLostCounter++;
 8003d86:	4b1c      	ldr	r3, [pc, #112]	@ (8003df8 <checkRFIDAndControlRelay+0x17c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	4a1a      	ldr	r2, [pc, #104]	@ (8003df8 <checkRFIDAndControlRelay+0x17c>)
 8003d8e:	6013      	str	r3, [r2, #0]
//    if (rfidLostCounter >= RFID_LOST_THRESHOLD)
//    {
        // Chỉ thực hiện reset khi thực sự không còn thẻ
        if (uidcheck)
 8003d90:	4b1c      	ldr	r3, [pc, #112]	@ (8003e04 <checkRFIDAndControlRelay+0x188>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d020      	beq.n	8003dda <checkRFIDAndControlRelay+0x15e>
        {
            printUserName(NULL);
 8003d98:	2000      	movs	r0, #0
 8003d9a:	f7ff fe85 	bl	8003aa8 <printUserName>
            uidcheck = 0;
 8003d9e:	4b19      	ldr	r3, [pc, #100]	@ (8003e04 <checkRFIDAndControlRelay+0x188>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
            memset(lastUID, 0, UID_LEN);
 8003da4:	2205      	movs	r2, #5
 8003da6:	2100      	movs	r1, #0
 8003da8:	4817      	ldr	r0, [pc, #92]	@ (8003e08 <checkRFIDAndControlRelay+0x18c>)
 8003daa:	f00a fd09 	bl	800e7c0 <memset>
            rfidDetected = 0;
 8003dae:	4b11      	ldr	r3, [pc, #68]	@ (8003df4 <checkRFIDAndControlRelay+0x178>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]

            HAL_UART_Transmit(&huart1,
 8003db4:	f04f 33ff 	mov.w	r3, #4294967295
 8003db8:	2222      	movs	r2, #34	@ 0x22
 8003dba:	4916      	ldr	r1, [pc, #88]	@ (8003e14 <checkRFIDAndControlRelay+0x198>)
 8003dbc:	4810      	ldr	r0, [pc, #64]	@ (8003e00 <checkRFIDAndControlRelay+0x184>)
 8003dbe:	f008 fe81 	bl	800cac4 <HAL_UART_Transmit>
                              (uint8_t*)"[RFID] Không phát hiện thẻ\r\n",
                              strlen("[RFID] Không phát hiện thẻ\r\n"),
                              HAL_MAX_DELAY);

            if (relayOn)
 8003dc2:	4b12      	ldr	r3, [pc, #72]	@ (8003e0c <checkRFIDAndControlRelay+0x190>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d007      	beq.n	8003dda <checkRFIDAndControlRelay+0x15e>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2110      	movs	r1, #16
 8003dce:	4810      	ldr	r0, [pc, #64]	@ (8003e10 <checkRFIDAndControlRelay+0x194>)
 8003dd0:	f003 fed4 	bl	8007b7c <HAL_GPIO_WritePin>
                relayOn = false;
 8003dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8003e0c <checkRFIDAndControlRelay+0x190>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
            }
        }

        rfidLostCounter = 0;
 8003dda:	4b07      	ldr	r3, [pc, #28]	@ (8003df8 <checkRFIDAndControlRelay+0x17c>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	601a      	str	r2, [r3, #0]
    }
 8003de0:	3740      	adds	r7, #64	@ 0x40
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bdb0      	pop	{r4, r5, r7, pc}
 8003de6:	bf00      	nop
 8003de8:	2000074c 	.word	0x2000074c
 8003dec:	20000748 	.word	0x20000748
 8003df0:	20001780 	.word	0x20001780
 8003df4:	20001794 	.word	0x20001794
 8003df8:	20001790 	.word	0x20001790
 8003dfc:	08011be4 	.word	0x08011be4
 8003e00:	200006d8 	.word	0x200006d8
 8003e04:	20001798 	.word	0x20001798
 8003e08:	20001788 	.word	0x20001788
 8003e0c:	2000178d 	.word	0x2000178d
 8003e10:	40020000 	.word	0x40020000
 8003e14:	08011c0c 	.word	0x08011c0c

08003e18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	607b      	str	r3, [r7, #4]
 8003e22:	4b14      	ldr	r3, [pc, #80]	@ (8003e74 <HAL_MspInit+0x5c>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	4a13      	ldr	r2, [pc, #76]	@ (8003e74 <HAL_MspInit+0x5c>)
 8003e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e2e:	4b11      	ldr	r3, [pc, #68]	@ (8003e74 <HAL_MspInit+0x5c>)
 8003e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e36:	607b      	str	r3, [r7, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	603b      	str	r3, [r7, #0]
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e74 <HAL_MspInit+0x5c>)
 8003e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e42:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <HAL_MspInit+0x5c>)
 8003e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e48:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <HAL_MspInit+0x5c>)
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e52:	603b      	str	r3, [r7, #0]
 8003e54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8003e56:	2005      	movs	r0, #5
 8003e58:	f003 f802 	bl	8006e60 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2100      	movs	r1, #0
 8003e60:	2005      	movs	r0, #5
 8003e62:	f003 f808 	bl	8006e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003e66:	2005      	movs	r0, #5
 8003e68:	f003 f821 	bl	8006eae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e6c:	bf00      	nop
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40023800 	.word	0x40023800

08003e78 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08a      	sub	sp, #40	@ 0x28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e80:	f107 0314 	add.w	r3, r7, #20
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	605a      	str	r2, [r3, #4]
 8003e8a:	609a      	str	r2, [r3, #8]
 8003e8c:	60da      	str	r2, [r3, #12]
 8003e8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a32      	ldr	r2, [pc, #200]	@ (8003f60 <HAL_ADC_MspInit+0xe8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d15e      	bne.n	8003f58 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	4b31      	ldr	r3, [pc, #196]	@ (8003f64 <HAL_ADC_MspInit+0xec>)
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	4a30      	ldr	r2, [pc, #192]	@ (8003f64 <HAL_ADC_MspInit+0xec>)
 8003ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eaa:	4b2e      	ldr	r3, [pc, #184]	@ (8003f64 <HAL_ADC_MspInit+0xec>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	4b2a      	ldr	r3, [pc, #168]	@ (8003f64 <HAL_ADC_MspInit+0xec>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	4a29      	ldr	r2, [pc, #164]	@ (8003f64 <HAL_ADC_MspInit+0xec>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ec6:	4b27      	ldr	r3, [pc, #156]	@ (8003f64 <HAL_ADC_MspInit+0xec>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eda:	2300      	movs	r3, #0
 8003edc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ede:	f107 0314 	add.w	r3, r7, #20
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4820      	ldr	r0, [pc, #128]	@ (8003f68 <HAL_ADC_MspInit+0xf0>)
 8003ee6:	f003 fbb1 	bl	800764c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003eea:	4b20      	ldr	r3, [pc, #128]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003eec:	4a20      	ldr	r2, [pc, #128]	@ (8003f70 <HAL_ADC_MspInit+0xf8>)
 8003eee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003efc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003f02:	4b1a      	ldr	r3, [pc, #104]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f08:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003f0a:	4b18      	ldr	r3, [pc, #96]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f10:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003f12:	4b16      	ldr	r3, [pc, #88]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f18:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003f1a:	4b14      	ldr	r3, [pc, #80]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003f20:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f26:	4b11      	ldr	r3, [pc, #68]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003f2c:	480f      	ldr	r0, [pc, #60]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f2e:	f003 f803 	bl	8006f38 <HAL_DMA_Init>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d001      	beq.n	8003f3c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8003f38:	f7ff fdb0 	bl	8003a9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a0b      	ldr	r2, [pc, #44]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f40:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f42:	4a0a      	ldr	r2, [pc, #40]	@ (8003f6c <HAL_ADC_MspInit+0xf4>)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	2012      	movs	r0, #18
 8003f4e:	f002 ff92 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003f52:	2012      	movs	r0, #18
 8003f54:	f002 ffab 	bl	8006eae <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003f58:	bf00      	nop
 8003f5a:	3728      	adds	r7, #40	@ 0x28
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40012000 	.word	0x40012000
 8003f64:	40023800 	.word	0x40023800
 8003f68:	40020000 	.word	0x40020000
 8003f6c:	2000037c 	.word	0x2000037c
 8003f70:	40026410 	.word	0x40026410

08003f74 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08c      	sub	sp, #48	@ 0x30
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7c:	f107 031c 	add.w	r3, r7, #28
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	605a      	str	r2, [r3, #4]
 8003f86:	609a      	str	r2, [r3, #8]
 8003f88:	60da      	str	r2, [r3, #12]
 8003f8a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a66      	ldr	r2, [pc, #408]	@ (800412c <HAL_CAN_MspInit+0x1b8>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d165      	bne.n	8004062 <HAL_CAN_MspInit+0xee>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003f96:	4b66      	ldr	r3, [pc, #408]	@ (8004130 <HAL_CAN_MspInit+0x1bc>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	4a64      	ldr	r2, [pc, #400]	@ (8004130 <HAL_CAN_MspInit+0x1bc>)
 8003f9e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003fa0:	4b63      	ldr	r3, [pc, #396]	@ (8004130 <HAL_CAN_MspInit+0x1bc>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d10d      	bne.n	8003fc4 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003fa8:	2300      	movs	r3, #0
 8003faa:	61bb      	str	r3, [r7, #24]
 8003fac:	4b61      	ldr	r3, [pc, #388]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	4a60      	ldr	r2, [pc, #384]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8003fb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003fb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fb8:	4b5e      	ldr	r3, [pc, #376]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8003fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc0:	61bb      	str	r3, [r7, #24]
 8003fc2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	4b5a      	ldr	r3, [pc, #360]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8003fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fcc:	4a59      	ldr	r2, [pc, #356]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8003fce:	f043 0308 	orr.w	r3, r3, #8
 8003fd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fd4:	4b57      	ldr	r3, [pc, #348]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	617b      	str	r3, [r7, #20]
 8003fde:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fec:	2303      	movs	r3, #3
 8003fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003ff0:	2309      	movs	r3, #9
 8003ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ff4:	f107 031c 	add.w	r3, r7, #28
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	484f      	ldr	r0, [pc, #316]	@ (8004138 <HAL_CAN_MspInit+0x1c4>)
 8003ffc:	f003 fb26 	bl	800764c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004000:	2302      	movs	r3, #2
 8004002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004004:	2302      	movs	r3, #2
 8004006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004008:	2300      	movs	r3, #0
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800400c:	2303      	movs	r3, #3
 800400e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004010:	2309      	movs	r3, #9
 8004012:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004014:	f107 031c 	add.w	r3, r7, #28
 8004018:	4619      	mov	r1, r3
 800401a:	4847      	ldr	r0, [pc, #284]	@ (8004138 <HAL_CAN_MspInit+0x1c4>)
 800401c:	f003 fb16 	bl	800764c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8004020:	2200      	movs	r2, #0
 8004022:	2100      	movs	r1, #0
 8004024:	2013      	movs	r0, #19
 8004026:	f002 ff26 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800402a:	2013      	movs	r0, #19
 800402c:	f002 ff3f 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004030:	2200      	movs	r2, #0
 8004032:	2100      	movs	r1, #0
 8004034:	2014      	movs	r0, #20
 8004036:	f002 ff1e 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800403a:	2014      	movs	r0, #20
 800403c:	f002 ff37 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004040:	2200      	movs	r2, #0
 8004042:	2100      	movs	r1, #0
 8004044:	2015      	movs	r0, #21
 8004046:	f002 ff16 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800404a:	2015      	movs	r0, #21
 800404c:	f002 ff2f 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8004050:	2200      	movs	r2, #0
 8004052:	2100      	movs	r1, #0
 8004054:	2016      	movs	r0, #22
 8004056:	f002 ff0e 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800405a:	2016      	movs	r0, #22
 800405c:	f002 ff27 	bl	8006eae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8004060:	e060      	b.n	8004124 <HAL_CAN_MspInit+0x1b0>
  else if(hcan->Instance==CAN2)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a35      	ldr	r2, [pc, #212]	@ (800413c <HAL_CAN_MspInit+0x1c8>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d15b      	bne.n	8004124 <HAL_CAN_MspInit+0x1b0>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800406c:	2300      	movs	r3, #0
 800406e:	613b      	str	r3, [r7, #16]
 8004070:	4b30      	ldr	r3, [pc, #192]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8004072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004074:	4a2f      	ldr	r2, [pc, #188]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 8004076:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800407a:	6413      	str	r3, [r2, #64]	@ 0x40
 800407c:	4b2d      	ldr	r3, [pc, #180]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 800407e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004080:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004084:	613b      	str	r3, [r7, #16]
 8004086:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004088:	4b29      	ldr	r3, [pc, #164]	@ (8004130 <HAL_CAN_MspInit+0x1bc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	3301      	adds	r3, #1
 800408e:	4a28      	ldr	r2, [pc, #160]	@ (8004130 <HAL_CAN_MspInit+0x1bc>)
 8004090:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004092:	4b27      	ldr	r3, [pc, #156]	@ (8004130 <HAL_CAN_MspInit+0x1bc>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d10d      	bne.n	80040b6 <HAL_CAN_MspInit+0x142>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800409a:	2300      	movs	r3, #0
 800409c:	60fb      	str	r3, [r7, #12]
 800409e:	4b25      	ldr	r3, [pc, #148]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 80040a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a2:	4a24      	ldr	r2, [pc, #144]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 80040a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80040aa:	4b22      	ldr	r3, [pc, #136]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040b6:	2300      	movs	r3, #0
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 80040bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040be:	4a1d      	ldr	r2, [pc, #116]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 80040c0:	f043 0302 	orr.w	r3, r3, #2
 80040c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <HAL_CAN_MspInit+0x1c0>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	60bb      	str	r3, [r7, #8]
 80040d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80040d2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80040d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040d8:	2302      	movs	r3, #2
 80040da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040dc:	2300      	movs	r3, #0
 80040de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040e0:	2303      	movs	r3, #3
 80040e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80040e4:	2309      	movs	r3, #9
 80040e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040e8:	f107 031c 	add.w	r3, r7, #28
 80040ec:	4619      	mov	r1, r3
 80040ee:	4814      	ldr	r0, [pc, #80]	@ (8004140 <HAL_CAN_MspInit+0x1cc>)
 80040f0:	f003 faac 	bl	800764c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 80040f4:	2200      	movs	r2, #0
 80040f6:	2100      	movs	r1, #0
 80040f8:	203f      	movs	r0, #63	@ 0x3f
 80040fa:	f002 febc 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 80040fe:	203f      	movs	r0, #63	@ 0x3f
 8004100:	f002 fed5 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004104:	2200      	movs	r2, #0
 8004106:	2100      	movs	r1, #0
 8004108:	2040      	movs	r0, #64	@ 0x40
 800410a:	f002 feb4 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800410e:	2040      	movs	r0, #64	@ 0x40
 8004110:	f002 fecd 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004114:	2200      	movs	r2, #0
 8004116:	2100      	movs	r1, #0
 8004118:	2041      	movs	r0, #65	@ 0x41
 800411a:	f002 feac 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800411e:	2041      	movs	r0, #65	@ 0x41
 8004120:	f002 fec5 	bl	8006eae <HAL_NVIC_EnableIRQ>
}
 8004124:	bf00      	nop
 8004126:	3730      	adds	r7, #48	@ 0x30
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	40006400 	.word	0x40006400
 8004130:	2000179c 	.word	0x2000179c
 8004134:	40023800 	.word	0x40023800
 8004138:	40020c00 	.word	0x40020c00
 800413c:	40006800 	.word	0x40006800
 8004140:	40020400 	.word	0x40020400

08004144 <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a27      	ldr	r2, [pc, #156]	@ (80041f0 <HAL_CAN_MspDeInit+0xac>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d11f      	bne.n	8004196 <HAL_CAN_MspDeInit+0x52>
  {
    /* USER CODE BEGIN CAN1_MspDeInit 0 */

    /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_CAN1_CLK_ENABLED--;
 8004156:	4b27      	ldr	r3, [pc, #156]	@ (80041f4 <HAL_CAN_MspDeInit+0xb0>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	3b01      	subs	r3, #1
 800415c:	4a25      	ldr	r2, [pc, #148]	@ (80041f4 <HAL_CAN_MspDeInit+0xb0>)
 800415e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 8004160:	4b24      	ldr	r3, [pc, #144]	@ (80041f4 <HAL_CAN_MspDeInit+0xb0>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d105      	bne.n	8004174 <HAL_CAN_MspDeInit+0x30>
      __HAL_RCC_CAN1_CLK_DISABLE();
 8004168:	4b23      	ldr	r3, [pc, #140]	@ (80041f8 <HAL_CAN_MspDeInit+0xb4>)
 800416a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416c:	4a22      	ldr	r2, [pc, #136]	@ (80041f8 <HAL_CAN_MspDeInit+0xb4>)
 800416e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004172:	6413      	str	r3, [r2, #64]	@ 0x40

    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 8004174:	2103      	movs	r1, #3
 8004176:	4821      	ldr	r0, [pc, #132]	@ (80041fc <HAL_CAN_MspDeInit+0xb8>)
 8004178:	f003 fc04 	bl	8007984 <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 800417c:	2013      	movs	r0, #19
 800417e:	f002 fea4 	bl	8006eca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8004182:	2014      	movs	r0, #20
 8004184:	f002 fea1 	bl	8006eca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 8004188:	2015      	movs	r0, #21
 800418a:	f002 fe9e 	bl	8006eca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 800418e:	2016      	movs	r0, #22
 8004190:	f002 fe9b 	bl	8006eca <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN CAN2_MspDeInit 1 */

    /* USER CODE END CAN2_MspDeInit 1 */
  }

}
 8004194:	e027      	b.n	80041e6 <HAL_CAN_MspDeInit+0xa2>
  else if(hcan->Instance==CAN2)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a19      	ldr	r2, [pc, #100]	@ (8004200 <HAL_CAN_MspDeInit+0xbc>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d122      	bne.n	80041e6 <HAL_CAN_MspDeInit+0xa2>
    __HAL_RCC_CAN2_CLK_DISABLE();
 80041a0:	4b15      	ldr	r3, [pc, #84]	@ (80041f8 <HAL_CAN_MspDeInit+0xb4>)
 80041a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a4:	4a14      	ldr	r2, [pc, #80]	@ (80041f8 <HAL_CAN_MspDeInit+0xb4>)
 80041a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041aa:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_RCC_CAN1_CLK_ENABLED--;
 80041ac:	4b11      	ldr	r3, [pc, #68]	@ (80041f4 <HAL_CAN_MspDeInit+0xb0>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	4a10      	ldr	r2, [pc, #64]	@ (80041f4 <HAL_CAN_MspDeInit+0xb0>)
 80041b4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 80041b6:	4b0f      	ldr	r3, [pc, #60]	@ (80041f4 <HAL_CAN_MspDeInit+0xb0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d105      	bne.n	80041ca <HAL_CAN_MspDeInit+0x86>
      __HAL_RCC_CAN1_CLK_DISABLE();
 80041be:	4b0e      	ldr	r3, [pc, #56]	@ (80041f8 <HAL_CAN_MspDeInit+0xb4>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	4a0d      	ldr	r2, [pc, #52]	@ (80041f8 <HAL_CAN_MspDeInit+0xb4>)
 80041c4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80041c8:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 80041ca:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80041ce:	480d      	ldr	r0, [pc, #52]	@ (8004204 <HAL_CAN_MspDeInit+0xc0>)
 80041d0:	f003 fbd8 	bl	8007984 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(CAN2_TX_IRQn);
 80041d4:	203f      	movs	r0, #63	@ 0x3f
 80041d6:	f002 fe78 	bl	8006eca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 80041da:	2040      	movs	r0, #64	@ 0x40
 80041dc:	f002 fe75 	bl	8006eca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 80041e0:	2041      	movs	r0, #65	@ 0x41
 80041e2:	f002 fe72 	bl	8006eca <HAL_NVIC_DisableIRQ>
}
 80041e6:	bf00      	nop
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40006400 	.word	0x40006400
 80041f4:	2000179c 	.word	0x2000179c
 80041f8:	40023800 	.word	0x40023800
 80041fc:	40020c00 	.word	0x40020c00
 8004200:	40006800 	.word	0x40006800
 8004204:	40020400 	.word	0x40020400

08004208 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a0b      	ldr	r2, [pc, #44]	@ (8004244 <HAL_CRC_MspInit+0x3c>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d10d      	bne.n	8004236 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800421a:	2300      	movs	r3, #0
 800421c:	60fb      	str	r3, [r7, #12]
 800421e:	4b0a      	ldr	r3, [pc, #40]	@ (8004248 <HAL_CRC_MspInit+0x40>)
 8004220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004222:	4a09      	ldr	r2, [pc, #36]	@ (8004248 <HAL_CRC_MspInit+0x40>)
 8004224:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004228:	6313      	str	r3, [r2, #48]	@ 0x30
 800422a:	4b07      	ldr	r3, [pc, #28]	@ (8004248 <HAL_CRC_MspInit+0x40>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8004236:	bf00      	nop
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40023000 	.word	0x40023000
 8004248:	40023800 	.word	0x40023800

0800424c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08a      	sub	sp, #40	@ 0x28
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004254:	f107 0314 	add.w	r3, r7, #20
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	605a      	str	r2, [r3, #4]
 800425e:	609a      	str	r2, [r3, #8]
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a31      	ldr	r2, [pc, #196]	@ (8004330 <HAL_I2C_MspInit+0xe4>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d15b      	bne.n	8004326 <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800426e:	2300      	movs	r3, #0
 8004270:	613b      	str	r3, [r7, #16]
 8004272:	4b30      	ldr	r3, [pc, #192]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 8004274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004276:	4a2f      	ldr	r2, [pc, #188]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 8004278:	f043 0304 	orr.w	r3, r3, #4
 800427c:	6313      	str	r3, [r2, #48]	@ 0x30
 800427e:	4b2d      	ldr	r3, [pc, #180]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 8004280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004282:	f003 0304 	and.w	r3, r3, #4
 8004286:	613b      	str	r3, [r7, #16]
 8004288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	4b29      	ldr	r3, [pc, #164]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 8004290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004292:	4a28      	ldr	r2, [pc, #160]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 8004294:	f043 0301 	orr.w	r3, r3, #1
 8004298:	6313      	str	r3, [r2, #48]	@ 0x30
 800429a:	4b26      	ldr	r3, [pc, #152]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 800429c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80042a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042ac:	2312      	movs	r3, #18
 80042ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042b0:	2301      	movs	r3, #1
 80042b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042b4:	2303      	movs	r3, #3
 80042b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80042b8:	2304      	movs	r3, #4
 80042ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042bc:	f107 0314 	add.w	r3, r7, #20
 80042c0:	4619      	mov	r1, r3
 80042c2:	481d      	ldr	r0, [pc, #116]	@ (8004338 <HAL_I2C_MspInit+0xec>)
 80042c4:	f003 f9c2 	bl	800764c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80042c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042ce:	2312      	movs	r3, #18
 80042d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042d2:	2301      	movs	r3, #1
 80042d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042d6:	2303      	movs	r3, #3
 80042d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80042da:	2304      	movs	r3, #4
 80042dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042de:	f107 0314 	add.w	r3, r7, #20
 80042e2:	4619      	mov	r1, r3
 80042e4:	4815      	ldr	r0, [pc, #84]	@ (800433c <HAL_I2C_MspInit+0xf0>)
 80042e6:	f003 f9b1 	bl	800764c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80042ea:	2300      	movs	r3, #0
 80042ec:	60bb      	str	r3, [r7, #8]
 80042ee:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	4a10      	ldr	r2, [pc, #64]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 80042f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80042fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <HAL_I2C_MspInit+0xe8>)
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004302:	60bb      	str	r3, [r7, #8]
 8004304:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 2, 0);
 8004306:	2200      	movs	r2, #0
 8004308:	2102      	movs	r1, #2
 800430a:	2048      	movs	r0, #72	@ 0x48
 800430c:	f002 fdb3 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8004310:	2048      	movs	r0, #72	@ 0x48
 8004312:	f002 fdcc 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 2, 1);
 8004316:	2201      	movs	r2, #1
 8004318:	2102      	movs	r1, #2
 800431a:	2049      	movs	r0, #73	@ 0x49
 800431c:	f002 fdab 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8004320:	2049      	movs	r0, #73	@ 0x49
 8004322:	f002 fdc4 	bl	8006eae <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8004326:	bf00      	nop
 8004328:	3728      	adds	r7, #40	@ 0x28
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	40005c00 	.word	0x40005c00
 8004334:	40023800 	.word	0x40023800
 8004338:	40020800 	.word	0x40020800
 800433c:	40020000 	.word	0x40020000

08004340 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0e      	ldr	r2, [pc, #56]	@ (8004388 <HAL_I2C_MspDeInit+0x48>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d115      	bne.n	800437e <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004352:	4b0e      	ldr	r3, [pc, #56]	@ (800438c <HAL_I2C_MspDeInit+0x4c>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	4a0d      	ldr	r2, [pc, #52]	@ (800438c <HAL_I2C_MspDeInit+0x4c>)
 8004358:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800435c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800435e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004362:	480b      	ldr	r0, [pc, #44]	@ (8004390 <HAL_I2C_MspDeInit+0x50>)
 8004364:	f003 fb0e 	bl	8007984 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8004368:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800436c:	4809      	ldr	r0, [pc, #36]	@ (8004394 <HAL_I2C_MspDeInit+0x54>)
 800436e:	f003 fb09 	bl	8007984 <HAL_GPIO_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8004372:	2048      	movs	r0, #72	@ 0x48
 8004374:	f002 fda9 	bl	8006eca <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8004378:	2049      	movs	r0, #73	@ 0x49
 800437a:	f002 fda6 	bl	8006eca <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800437e:	bf00      	nop
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40005c00 	.word	0x40005c00
 800438c:	40023800 	.word	0x40023800
 8004390:	40020800 	.word	0x40020800
 8004394:	40020000 	.word	0x40020000

08004398 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b08a      	sub	sp, #40	@ 0x28
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a0:	f107 0314 	add.w	r3, r7, #20
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	605a      	str	r2, [r3, #4]
 80043aa:	609a      	str	r2, [r3, #8]
 80043ac:	60da      	str	r2, [r3, #12]
 80043ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a28      	ldr	r2, [pc, #160]	@ (8004458 <HAL_SPI_MspInit+0xc0>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d14a      	bne.n	8004450 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80043ba:	2300      	movs	r3, #0
 80043bc:	613b      	str	r3, [r7, #16]
 80043be:	4b27      	ldr	r3, [pc, #156]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	4a26      	ldr	r2, [pc, #152]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043ca:	4b24      	ldr	r3, [pc, #144]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d2:	613b      	str	r3, [r7, #16]
 80043d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043d6:	2300      	movs	r3, #0
 80043d8:	60fb      	str	r3, [r7, #12]
 80043da:	4b20      	ldr	r3, [pc, #128]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043de:	4a1f      	ldr	r2, [pc, #124]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043e0:	f043 0304 	orr.w	r3, r3, #4
 80043e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043e6:	4b1d      	ldr	r3, [pc, #116]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043f2:	2300      	movs	r3, #0
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	4b19      	ldr	r3, [pc, #100]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fa:	4a18      	ldr	r2, [pc, #96]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 80043fc:	f043 0302 	orr.w	r3, r3, #2
 8004400:	6313      	str	r3, [r2, #48]	@ 0x30
 8004402:	4b16      	ldr	r3, [pc, #88]	@ (800445c <HAL_SPI_MspInit+0xc4>)
 8004404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	60bb      	str	r3, [r7, #8]
 800440c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800440e:	230c      	movs	r3, #12
 8004410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004412:	2302      	movs	r3, #2
 8004414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800441a:	2303      	movs	r3, #3
 800441c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800441e:	2305      	movs	r3, #5
 8004420:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004422:	f107 0314 	add.w	r3, r7, #20
 8004426:	4619      	mov	r1, r3
 8004428:	480d      	ldr	r0, [pc, #52]	@ (8004460 <HAL_SPI_MspInit+0xc8>)
 800442a:	f003 f90f 	bl	800764c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800442e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004434:	2302      	movs	r3, #2
 8004436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004438:	2300      	movs	r3, #0
 800443a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800443c:	2303      	movs	r3, #3
 800443e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004440:	2305      	movs	r3, #5
 8004442:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004444:	f107 0314 	add.w	r3, r7, #20
 8004448:	4619      	mov	r1, r3
 800444a:	4806      	ldr	r0, [pc, #24]	@ (8004464 <HAL_SPI_MspInit+0xcc>)
 800444c:	f003 f8fe 	bl	800764c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004450:	bf00      	nop
 8004452:	3728      	adds	r7, #40	@ 0x28
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40003800 	.word	0x40003800
 800445c:	40023800 	.word	0x40023800
 8004460:	40020800 	.word	0x40020800
 8004464:	40020400 	.word	0x40020400

08004468 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b094      	sub	sp, #80	@ 0x50
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004470:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	60da      	str	r2, [r3, #12]
 800447e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a97      	ldr	r2, [pc, #604]	@ (80046e4 <HAL_TIM_Base_MspInit+0x27c>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d14d      	bne.n	8004526 <HAL_TIM_Base_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800448a:	2300      	movs	r3, #0
 800448c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800448e:	4b96      	ldr	r3, [pc, #600]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	4a95      	ldr	r2, [pc, #596]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004494:	f043 0301 	orr.w	r3, r3, #1
 8004498:	6453      	str	r3, [r2, #68]	@ 0x44
 800449a:	4b93      	ldr	r3, [pc, #588]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80044a6:	2300      	movs	r3, #0
 80044a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80044aa:	4b8f      	ldr	r3, [pc, #572]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	4a8e      	ldr	r2, [pc, #568]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80044b0:	f043 0310 	orr.w	r3, r3, #16
 80044b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80044b6:	4b8c      	ldr	r3, [pc, #560]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80044b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	637b      	str	r3, [r7, #52]	@ 0x34
 80044c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80044c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c8:	2302      	movs	r3, #2
 80044ca:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044d0:	2300      	movs	r3, #0
 80044d2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044d4:	2301      	movs	r3, #1
 80044d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044d8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80044dc:	4619      	mov	r1, r3
 80044de:	4883      	ldr	r0, [pc, #524]	@ (80046ec <HAL_TIM_Base_MspInit+0x284>)
 80044e0:	f003 f8b4 	bl	800764c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80044e4:	2200      	movs	r2, #0
 80044e6:	2100      	movs	r1, #0
 80044e8:	2018      	movs	r0, #24
 80044ea:	f002 fcc4 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80044ee:	2018      	movs	r0, #24
 80044f0:	f002 fcdd 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80044f4:	2200      	movs	r2, #0
 80044f6:	2100      	movs	r1, #0
 80044f8:	2019      	movs	r0, #25
 80044fa:	f002 fcbc 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80044fe:	2019      	movs	r0, #25
 8004500:	f002 fcd5 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004504:	2200      	movs	r2, #0
 8004506:	2100      	movs	r1, #0
 8004508:	201a      	movs	r0, #26
 800450a:	f002 fcb4 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800450e:	201a      	movs	r0, #26
 8004510:	f002 fccd 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8004514:	2200      	movs	r2, #0
 8004516:	2101      	movs	r1, #1
 8004518:	201b      	movs	r0, #27
 800451a:	f002 fcac 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800451e:	201b      	movs	r0, #27
 8004520:	f002 fcc5 	bl	8006eae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004524:	e143      	b.n	80047ae <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM2)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800452e:	d134      	bne.n	800459a <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004530:	2300      	movs	r3, #0
 8004532:	633b      	str	r3, [r7, #48]	@ 0x30
 8004534:	4b6c      	ldr	r3, [pc, #432]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004538:	4a6b      	ldr	r2, [pc, #428]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800453a:	f043 0301 	orr.w	r3, r3, #1
 800453e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004540:	4b69      	ldr	r3, [pc, #420]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	633b      	str	r3, [r7, #48]	@ 0x30
 800454a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800454c:	2300      	movs	r3, #0
 800454e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004550:	4b65      	ldr	r3, [pc, #404]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004554:	4a64      	ldr	r2, [pc, #400]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	6313      	str	r3, [r2, #48]	@ 0x30
 800455c:	4b62      	ldr	r3, [pc, #392]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800455e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004568:	2320      	movs	r3, #32
 800456a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456c:	2302      	movs	r3, #2
 800456e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004570:	2300      	movs	r3, #0
 8004572:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004574:	2300      	movs	r3, #0
 8004576:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004578:	2301      	movs	r3, #1
 800457a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800457c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004580:	4619      	mov	r1, r3
 8004582:	485b      	ldr	r0, [pc, #364]	@ (80046f0 <HAL_TIM_Base_MspInit+0x288>)
 8004584:	f003 f862 	bl	800764c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004588:	2200      	movs	r2, #0
 800458a:	2101      	movs	r1, #1
 800458c:	201c      	movs	r0, #28
 800458e:	f002 fc72 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004592:	201c      	movs	r0, #28
 8004594:	f002 fc8b 	bl	8006eae <HAL_NVIC_EnableIRQ>
}
 8004598:	e109      	b.n	80047ae <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM3)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a55      	ldr	r2, [pc, #340]	@ (80046f4 <HAL_TIM_Base_MspInit+0x28c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d134      	bne.n	800460e <HAL_TIM_Base_MspInit+0x1a6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045a4:	2300      	movs	r3, #0
 80045a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045a8:	4b4f      	ldr	r3, [pc, #316]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80045aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ac:	4a4e      	ldr	r2, [pc, #312]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80045ae:	f043 0302 	orr.w	r3, r3, #2
 80045b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80045b4:	4b4c      	ldr	r3, [pc, #304]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80045b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045c0:	2300      	movs	r3, #0
 80045c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045c4:	4b48      	ldr	r3, [pc, #288]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80045c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c8:	4a47      	ldr	r2, [pc, #284]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80045ca:	f043 0302 	orr.w	r3, r3, #2
 80045ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80045d0:	4b45      	ldr	r3, [pc, #276]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80045d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80045dc:	2310      	movs	r3, #16
 80045de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e0:	2302      	movs	r3, #2
 80045e2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e4:	2300      	movs	r3, #0
 80045e6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e8:	2300      	movs	r3, #0
 80045ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045ec:	2302      	movs	r3, #2
 80045ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80045f4:	4619      	mov	r1, r3
 80045f6:	4840      	ldr	r0, [pc, #256]	@ (80046f8 <HAL_TIM_Base_MspInit+0x290>)
 80045f8:	f003 f828 	bl	800764c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045fc:	2200      	movs	r2, #0
 80045fe:	2100      	movs	r1, #0
 8004600:	201d      	movs	r0, #29
 8004602:	f002 fc38 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004606:	201d      	movs	r0, #29
 8004608:	f002 fc51 	bl	8006eae <HAL_NVIC_EnableIRQ>
}
 800460c:	e0cf      	b.n	80047ae <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM4)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a3a      	ldr	r2, [pc, #232]	@ (80046fc <HAL_TIM_Base_MspInit+0x294>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d135      	bne.n	8004684 <HAL_TIM_Base_MspInit+0x21c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004618:	2300      	movs	r3, #0
 800461a:	623b      	str	r3, [r7, #32]
 800461c:	4b32      	ldr	r3, [pc, #200]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800461e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004620:	4a31      	ldr	r2, [pc, #196]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004622:	f043 0304 	orr.w	r3, r3, #4
 8004626:	6413      	str	r3, [r2, #64]	@ 0x40
 8004628:	4b2f      	ldr	r3, [pc, #188]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800462a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	623b      	str	r3, [r7, #32]
 8004632:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004634:	2300      	movs	r3, #0
 8004636:	61fb      	str	r3, [r7, #28]
 8004638:	4b2b      	ldr	r3, [pc, #172]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800463a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463c:	4a2a      	ldr	r2, [pc, #168]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 800463e:	f043 0308 	orr.w	r3, r3, #8
 8004642:	6313      	str	r3, [r2, #48]	@ 0x30
 8004644:	4b28      	ldr	r3, [pc, #160]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	61fb      	str	r3, [r7, #28]
 800464e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004650:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004654:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004656:	2302      	movs	r3, #2
 8004658:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800465a:	2300      	movs	r3, #0
 800465c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800465e:	2300      	movs	r3, #0
 8004660:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004662:	2302      	movs	r3, #2
 8004664:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004666:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800466a:	4619      	mov	r1, r3
 800466c:	4824      	ldr	r0, [pc, #144]	@ (8004700 <HAL_TIM_Base_MspInit+0x298>)
 800466e:	f002 ffed 	bl	800764c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8004672:	2200      	movs	r2, #0
 8004674:	2101      	movs	r1, #1
 8004676:	201e      	movs	r0, #30
 8004678:	f002 fbfd 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800467c:	201e      	movs	r0, #30
 800467e:	f002 fc16 	bl	8006eae <HAL_NVIC_EnableIRQ>
}
 8004682:	e094      	b.n	80047ae <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM6)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a1e      	ldr	r2, [pc, #120]	@ (8004704 <HAL_TIM_Base_MspInit+0x29c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d10e      	bne.n	80046ac <HAL_TIM_Base_MspInit+0x244>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800468e:	2300      	movs	r3, #0
 8004690:	61bb      	str	r3, [r7, #24]
 8004692:	4b15      	ldr	r3, [pc, #84]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004696:	4a14      	ldr	r2, [pc, #80]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 8004698:	f043 0310 	orr.w	r3, r3, #16
 800469c:	6413      	str	r3, [r2, #64]	@ 0x40
 800469e:	4b12      	ldr	r3, [pc, #72]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80046a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a2:	f003 0310 	and.w	r3, r3, #16
 80046a6:	61bb      	str	r3, [r7, #24]
 80046a8:	69bb      	ldr	r3, [r7, #24]
}
 80046aa:	e080      	b.n	80047ae <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM7)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a15      	ldr	r2, [pc, #84]	@ (8004708 <HAL_TIM_Base_MspInit+0x2a0>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d12a      	bne.n	800470c <HAL_TIM_Base_MspInit+0x2a4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	4a0a      	ldr	r2, [pc, #40]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80046c0:	f043 0320 	orr.w	r3, r3, #32
 80046c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80046c6:	4b08      	ldr	r3, [pc, #32]	@ (80046e8 <HAL_TIM_Base_MspInit+0x280>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	f003 0320 	and.w	r3, r3, #32
 80046ce:	617b      	str	r3, [r7, #20]
 80046d0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80046d2:	2200      	movs	r2, #0
 80046d4:	2100      	movs	r1, #0
 80046d6:	2037      	movs	r0, #55	@ 0x37
 80046d8:	f002 fbcd 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80046dc:	2037      	movs	r0, #55	@ 0x37
 80046de:	f002 fbe6 	bl	8006eae <HAL_NVIC_EnableIRQ>
}
 80046e2:	e064      	b.n	80047ae <HAL_TIM_Base_MspInit+0x346>
 80046e4:	40010000 	.word	0x40010000
 80046e8:	40023800 	.word	0x40023800
 80046ec:	40021000 	.word	0x40021000
 80046f0:	40020000 	.word	0x40020000
 80046f4:	40000400 	.word	0x40000400
 80046f8:	40020400 	.word	0x40020400
 80046fc:	40000800 	.word	0x40000800
 8004700:	40020c00 	.word	0x40020c00
 8004704:	40001000 	.word	0x40001000
 8004708:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM8)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a29      	ldr	r2, [pc, #164]	@ (80047b8 <HAL_TIM_Base_MspInit+0x350>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d14b      	bne.n	80047ae <HAL_TIM_Base_MspInit+0x346>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004716:	2300      	movs	r3, #0
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	4b28      	ldr	r3, [pc, #160]	@ (80047bc <HAL_TIM_Base_MspInit+0x354>)
 800471c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471e:	4a27      	ldr	r2, [pc, #156]	@ (80047bc <HAL_TIM_Base_MspInit+0x354>)
 8004720:	f043 0302 	orr.w	r3, r3, #2
 8004724:	6453      	str	r3, [r2, #68]	@ 0x44
 8004726:	4b25      	ldr	r3, [pc, #148]	@ (80047bc <HAL_TIM_Base_MspInit+0x354>)
 8004728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	613b      	str	r3, [r7, #16]
 8004730:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	4b21      	ldr	r3, [pc, #132]	@ (80047bc <HAL_TIM_Base_MspInit+0x354>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473a:	4a20      	ldr	r2, [pc, #128]	@ (80047bc <HAL_TIM_Base_MspInit+0x354>)
 800473c:	f043 0304 	orr.w	r3, r3, #4
 8004740:	6313      	str	r3, [r2, #48]	@ 0x30
 8004742:	4b1e      	ldr	r3, [pc, #120]	@ (80047bc <HAL_TIM_Base_MspInit+0x354>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	60fb      	str	r3, [r7, #12]
 800474c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800474e:	2340      	movs	r3, #64	@ 0x40
 8004750:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004752:	2302      	movs	r3, #2
 8004754:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004756:	2300      	movs	r3, #0
 8004758:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475a:	2300      	movs	r3, #0
 800475c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800475e:	2303      	movs	r3, #3
 8004760:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004762:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004766:	4619      	mov	r1, r3
 8004768:	4815      	ldr	r0, [pc, #84]	@ (80047c0 <HAL_TIM_Base_MspInit+0x358>)
 800476a:	f002 ff6f 	bl	800764c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800476e:	2200      	movs	r2, #0
 8004770:	2100      	movs	r1, #0
 8004772:	202b      	movs	r0, #43	@ 0x2b
 8004774:	f002 fb7f 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004778:	202b      	movs	r0, #43	@ 0x2b
 800477a:	f002 fb98 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800477e:	2200      	movs	r2, #0
 8004780:	2100      	movs	r1, #0
 8004782:	202c      	movs	r0, #44	@ 0x2c
 8004784:	f002 fb77 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004788:	202c      	movs	r0, #44	@ 0x2c
 800478a:	f002 fb90 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800478e:	2200      	movs	r2, #0
 8004790:	2100      	movs	r1, #0
 8004792:	202d      	movs	r0, #45	@ 0x2d
 8004794:	f002 fb6f 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004798:	202d      	movs	r0, #45	@ 0x2d
 800479a:	f002 fb88 	bl	8006eae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 800479e:	2200      	movs	r2, #0
 80047a0:	2101      	movs	r1, #1
 80047a2:	202e      	movs	r0, #46	@ 0x2e
 80047a4:	f002 fb67 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80047a8:	202e      	movs	r0, #46	@ 0x2e
 80047aa:	f002 fb80 	bl	8006eae <HAL_NVIC_EnableIRQ>
}
 80047ae:	bf00      	nop
 80047b0:	3750      	adds	r7, #80	@ 0x50
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	40010400 	.word	0x40010400
 80047bc:	40023800 	.word	0x40023800
 80047c0:	40020800 	.word	0x40020800

080047c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b088      	sub	sp, #32
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047cc:	f107 030c 	add.w	r3, r7, #12
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	605a      	str	r2, [r3, #4]
 80047d6:	609a      	str	r2, [r3, #8]
 80047d8:	60da      	str	r2, [r3, #12]
 80047da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a12      	ldr	r2, [pc, #72]	@ (800482c <HAL_TIM_MspPostInit+0x68>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d11e      	bne.n	8004824 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	4b11      	ldr	r3, [pc, #68]	@ (8004830 <HAL_TIM_MspPostInit+0x6c>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ee:	4a10      	ldr	r2, [pc, #64]	@ (8004830 <HAL_TIM_MspPostInit+0x6c>)
 80047f0:	f043 0310 	orr.w	r3, r3, #16
 80047f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80047f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004830 <HAL_TIM_MspPostInit+0x6c>)
 80047f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fa:	f003 0310 	and.w	r3, r3, #16
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004802:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004806:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004808:	2302      	movs	r3, #2
 800480a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800480c:	2300      	movs	r3, #0
 800480e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004810:	2300      	movs	r3, #0
 8004812:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004814:	2301      	movs	r3, #1
 8004816:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004818:	f107 030c 	add.w	r3, r7, #12
 800481c:	4619      	mov	r1, r3
 800481e:	4805      	ldr	r0, [pc, #20]	@ (8004834 <HAL_TIM_MspPostInit+0x70>)
 8004820:	f002 ff14 	bl	800764c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004824:	bf00      	nop
 8004826:	3720      	adds	r7, #32
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	40010000 	.word	0x40010000
 8004830:	40023800 	.word	0x40023800
 8004834:	40021000 	.word	0x40021000

08004838 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b08a      	sub	sp, #40	@ 0x28
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004840:	f107 0314 	add.w	r3, r7, #20
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	605a      	str	r2, [r3, #4]
 800484a:	609a      	str	r2, [r3, #8]
 800484c:	60da      	str	r2, [r3, #12]
 800484e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a1d      	ldr	r2, [pc, #116]	@ (80048cc <HAL_UART_MspInit+0x94>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d134      	bne.n	80048c4 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800485a:	2300      	movs	r3, #0
 800485c:	613b      	str	r3, [r7, #16]
 800485e:	4b1c      	ldr	r3, [pc, #112]	@ (80048d0 <HAL_UART_MspInit+0x98>)
 8004860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004862:	4a1b      	ldr	r2, [pc, #108]	@ (80048d0 <HAL_UART_MspInit+0x98>)
 8004864:	f043 0310 	orr.w	r3, r3, #16
 8004868:	6453      	str	r3, [r2, #68]	@ 0x44
 800486a:	4b19      	ldr	r3, [pc, #100]	@ (80048d0 <HAL_UART_MspInit+0x98>)
 800486c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486e:	f003 0310 	and.w	r3, r3, #16
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004876:	2300      	movs	r3, #0
 8004878:	60fb      	str	r3, [r7, #12]
 800487a:	4b15      	ldr	r3, [pc, #84]	@ (80048d0 <HAL_UART_MspInit+0x98>)
 800487c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487e:	4a14      	ldr	r2, [pc, #80]	@ (80048d0 <HAL_UART_MspInit+0x98>)
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	6313      	str	r3, [r2, #48]	@ 0x30
 8004886:	4b12      	ldr	r3, [pc, #72]	@ (80048d0 <HAL_UART_MspInit+0x98>)
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	60fb      	str	r3, [r7, #12]
 8004890:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004892:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004898:	2302      	movs	r3, #2
 800489a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800489c:	2300      	movs	r3, #0
 800489e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048a0:	2303      	movs	r3, #3
 80048a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048a4:	2307      	movs	r3, #7
 80048a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a8:	f107 0314 	add.w	r3, r7, #20
 80048ac:	4619      	mov	r1, r3
 80048ae:	4809      	ldr	r0, [pc, #36]	@ (80048d4 <HAL_UART_MspInit+0x9c>)
 80048b0:	f002 fecc 	bl	800764c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80048b4:	2200      	movs	r2, #0
 80048b6:	2100      	movs	r1, #0
 80048b8:	2025      	movs	r0, #37	@ 0x25
 80048ba:	f002 fadc 	bl	8006e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80048be:	2025      	movs	r0, #37	@ 0x25
 80048c0:	f002 faf5 	bl	8006eae <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80048c4:	bf00      	nop
 80048c6:	3728      	adds	r7, #40	@ 0x28
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40011000 	.word	0x40011000
 80048d0:	40023800 	.word	0x40023800
 80048d4:	40020000 	.word	0x40020000

080048d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <NMI_Handler+0x4>

080048e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048e4:	bf00      	nop
 80048e6:	e7fd      	b.n	80048e4 <HardFault_Handler+0x4>

080048e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048ec:	bf00      	nop
 80048ee:	e7fd      	b.n	80048ec <MemManage_Handler+0x4>

080048f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048f4:	bf00      	nop
 80048f6:	e7fd      	b.n	80048f4 <BusFault_Handler+0x4>

080048f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048f8:	b480      	push	{r7}
 80048fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048fc:	bf00      	nop
 80048fe:	e7fd      	b.n	80048fc <UsageFault_Handler+0x4>

08004900 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004904:	bf00      	nop
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800490e:	b480      	push	{r7}
 8004910:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004912:	bf00      	nop
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800491c:	b480      	push	{r7}
 800491e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004920:	bf00      	nop
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800492e:	f000 fd35 	bl	800539c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004932:	bf00      	nop
 8004934:	bd80      	pop	{r7, pc}

08004936 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004936:	b480      	push	{r7}
 8004938:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800493a:	bf00      	nop
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004948:	4802      	ldr	r0, [pc, #8]	@ (8004954 <ADC_IRQHandler+0x10>)
 800494a:	f000 feca 	bl	80056e2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800494e:	bf00      	nop
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	20000334 	.word	0x20000334

08004958 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800495c:	4802      	ldr	r0, [pc, #8]	@ (8004968 <CAN1_TX_IRQHandler+0x10>)
 800495e:	f001 ff5c 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	200003dc 	.word	0x200003dc

0800496c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004970:	4802      	ldr	r0, [pc, #8]	@ (800497c <CAN1_RX0_IRQHandler+0x10>)
 8004972:	f001 ff52 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004976:	bf00      	nop
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	200003dc 	.word	0x200003dc

08004980 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004984:	4802      	ldr	r0, [pc, #8]	@ (8004990 <CAN1_RX1_IRQHandler+0x10>)
 8004986:	f001 ff48 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800498a:	bf00      	nop
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	200003dc 	.word	0x200003dc

08004994 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004998:	4802      	ldr	r0, [pc, #8]	@ (80049a4 <CAN1_SCE_IRQHandler+0x10>)
 800499a:	f001 ff3e 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800499e:	bf00      	nop
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	200003dc 	.word	0x200003dc

080049a8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80049ac:	4802      	ldr	r0, [pc, #8]	@ (80049b8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80049ae:	f006 ff9f 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200004e0 	.word	0x200004e0

080049bc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80049c0:	4802      	ldr	r0, [pc, #8]	@ (80049cc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80049c2:	f006 ff95 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	200004e0 	.word	0x200004e0

080049d0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80049d4:	4802      	ldr	r0, [pc, #8]	@ (80049e0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80049d6:	f006 ff8b 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	200004e0 	.word	0x200004e0

080049e4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80049e8:	4802      	ldr	r0, [pc, #8]	@ (80049f4 <TIM1_CC_IRQHandler+0x10>)
 80049ea:	f006 ff81 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80049ee:	bf00      	nop
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	200004e0 	.word	0x200004e0

080049f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80049fc:	4802      	ldr	r0, [pc, #8]	@ (8004a08 <TIM2_IRQHandler+0x10>)
 80049fe:	f006 ff77 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004a02:	bf00      	nop
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	20000528 	.word	0x20000528

08004a0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004a10:	4802      	ldr	r0, [pc, #8]	@ (8004a1c <TIM3_IRQHandler+0x10>)
 8004a12:	f006 ff6d 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004a16:	bf00      	nop
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000570 	.word	0x20000570

08004a20 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004a24:	4802      	ldr	r0, [pc, #8]	@ (8004a30 <TIM4_IRQHandler+0x10>)
 8004a26:	f006 ff63 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004a2a:	bf00      	nop
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	200005b8 	.word	0x200005b8

08004a34 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004a38:	4802      	ldr	r0, [pc, #8]	@ (8004a44 <USART1_IRQHandler+0x10>)
 8004a3a:	f008 f8cf 	bl	800cbdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004a3e:	bf00      	nop
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	200006d8 	.word	0x200006d8

08004a48 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004a4c:	4802      	ldr	r0, [pc, #8]	@ (8004a58 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8004a4e:	f006 ff4f 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004a52:	bf00      	nop
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	20000690 	.word	0x20000690

08004a5c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004a60:	4802      	ldr	r0, [pc, #8]	@ (8004a6c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004a62:	f006 ff45 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004a66:	bf00      	nop
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000690 	.word	0x20000690

08004a70 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004a74:	4802      	ldr	r0, [pc, #8]	@ (8004a80 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004a76:	f006 ff3b 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004a7a:	bf00      	nop
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20000690 	.word	0x20000690

08004a84 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004a88:	4802      	ldr	r0, [pc, #8]	@ (8004a94 <TIM8_CC_IRQHandler+0x10>)
 8004a8a:	f006 ff31 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8004a8e:	bf00      	nop
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	20000690 	.word	0x20000690

08004a98 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004a9c:	4802      	ldr	r0, [pc, #8]	@ (8004aa8 <TIM7_IRQHandler+0x10>)
 8004a9e:	f006 ff27 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004aa2:	bf00      	nop
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	20000648 	.word	0x20000648

08004aac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ab0:	4802      	ldr	r0, [pc, #8]	@ (8004abc <DMA2_Stream0_IRQHandler+0x10>)
 8004ab2:	f002 fb81 	bl	80071b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004ab6:	bf00      	nop
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	2000037c 	.word	0x2000037c

08004ac0 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004ac4:	4802      	ldr	r0, [pc, #8]	@ (8004ad0 <CAN2_TX_IRQHandler+0x10>)
 8004ac6:	f001 fea8 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8004aca:	bf00      	nop
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	20000404 	.word	0x20000404

08004ad4 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004ad8:	4802      	ldr	r0, [pc, #8]	@ (8004ae4 <CAN2_RX0_IRQHandler+0x10>)
 8004ada:	f001 fe9e 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	20000404 	.word	0x20000404

08004ae8 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004aec:	4802      	ldr	r0, [pc, #8]	@ (8004af8 <CAN2_RX1_IRQHandler+0x10>)
 8004aee:	f001 fe94 	bl	800681a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004af2:	bf00      	nop
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20000404 	.word	0x20000404

08004afc <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8004b00:	4802      	ldr	r0, [pc, #8]	@ (8004b0c <I2C3_EV_IRQHandler+0x10>)
 8004b02:	f003 fc43 	bl	800838c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8004b06:	bf00      	nop
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000434 	.word	0x20000434

08004b10 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8004b14:	4802      	ldr	r0, [pc, #8]	@ (8004b20 <I2C3_ER_IRQHandler+0x10>)
 8004b16:	f003 fdaa 	bl	800866e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000434 	.word	0x20000434

08004b24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
  return 1;
 8004b28:	2301      	movs	r3, #1
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <_kill>:

int _kill(int pid, int sig)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004b3e:	f009 fe91 	bl	800e864 <__errno>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2216      	movs	r2, #22
 8004b46:	601a      	str	r2, [r3, #0]
  return -1;
 8004b48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <_exit>:

void _exit (int status)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff ffe7 	bl	8004b34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004b66:	bf00      	nop
 8004b68:	e7fd      	b.n	8004b66 <_exit+0x12>

08004b6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b086      	sub	sp, #24
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	60f8      	str	r0, [r7, #12]
 8004b72:	60b9      	str	r1, [r7, #8]
 8004b74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b76:	2300      	movs	r3, #0
 8004b78:	617b      	str	r3, [r7, #20]
 8004b7a:	e00a      	b.n	8004b92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004b7c:	f3af 8000 	nop.w
 8004b80:	4601      	mov	r1, r0
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	1c5a      	adds	r2, r3, #1
 8004b86:	60ba      	str	r2, [r7, #8]
 8004b88:	b2ca      	uxtb	r2, r1
 8004b8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	dbf0      	blt.n	8004b7c <_read+0x12>
  }

  return len;
 8004b9a:	687b      	ldr	r3, [r7, #4]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	e009      	b.n	8004bca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	1c5a      	adds	r2, r3, #1
 8004bba:	60ba      	str	r2, [r7, #8]
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	dbf1      	blt.n	8004bb6 <_write+0x12>
  }
  return len;
 8004bd2:	687b      	ldr	r3, [r7, #4]
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <_close>:

int _close(int file)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c04:	605a      	str	r2, [r3, #4]
  return 0;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <_isatty>:

int _isatty(int file)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004c1c:	2301      	movs	r3, #1
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b085      	sub	sp, #20
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c4c:	4a14      	ldr	r2, [pc, #80]	@ (8004ca0 <_sbrk+0x5c>)
 8004c4e:	4b15      	ldr	r3, [pc, #84]	@ (8004ca4 <_sbrk+0x60>)
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c58:	4b13      	ldr	r3, [pc, #76]	@ (8004ca8 <_sbrk+0x64>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d102      	bne.n	8004c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c60:	4b11      	ldr	r3, [pc, #68]	@ (8004ca8 <_sbrk+0x64>)
 8004c62:	4a12      	ldr	r2, [pc, #72]	@ (8004cac <_sbrk+0x68>)
 8004c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c66:	4b10      	ldr	r3, [pc, #64]	@ (8004ca8 <_sbrk+0x64>)
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d207      	bcs.n	8004c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c74:	f009 fdf6 	bl	800e864 <__errno>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	220c      	movs	r2, #12
 8004c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c82:	e009      	b.n	8004c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c84:	4b08      	ldr	r3, [pc, #32]	@ (8004ca8 <_sbrk+0x64>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c8a:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <_sbrk+0x64>)
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4413      	add	r3, r2
 8004c92:	4a05      	ldr	r2, [pc, #20]	@ (8004ca8 <_sbrk+0x64>)
 8004c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004c96:	68fb      	ldr	r3, [r7, #12]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3718      	adds	r7, #24
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	20020000 	.word	0x20020000
 8004ca4:	00000400 	.word	0x00000400
 8004ca8:	200017a0 	.word	0x200017a0
 8004cac:	20001938 	.word	0x20001938

08004cb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004cb4:	4b06      	ldr	r3, [pc, #24]	@ (8004cd0 <SystemInit+0x20>)
 8004cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cba:	4a05      	ldr	r2, [pc, #20]	@ (8004cd0 <SystemInit+0x20>)
 8004cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004cc4:	bf00      	nop
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	e000ed00 	.word	0xe000ed00

08004cd4 <delay_us>:

    return temp[FILTER_WINDOW_SIZE / 2];
}

// ==== DELAY MICRO GIÂY ====
void delay_us(uint16_t us) {
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b082      	sub	sp, #8
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 8004cde:	4b0a      	ldr	r3, [pc, #40]	@ (8004d08 <delay_us+0x34>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim6);
 8004ce6:	4808      	ldr	r0, [pc, #32]	@ (8004d08 <delay_us+0x34>)
 8004ce8:	f006 fa7a 	bl	800b1e0 <HAL_TIM_Base_Start>
    while(__HAL_TIM_GET_COUNTER(&htim6) < us);
 8004cec:	bf00      	nop
 8004cee:	4b06      	ldr	r3, [pc, #24]	@ (8004d08 <delay_us+0x34>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d3f9      	bcc.n	8004cee <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim6);
 8004cfa:	4803      	ldr	r0, [pc, #12]	@ (8004d08 <delay_us+0x34>)
 8004cfc:	f006 fad8 	bl	800b2b0 <HAL_TIM_Base_Stop>
}
 8004d00:	bf00      	nop
 8004d02:	3708      	adds	r7, #8
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	20000600 	.word	0x20000600

08004d0c <US01_TriggerOne>:

// ==== TRIGGER MỘT CẢM BIẾN ====
void US01_TriggerOne(uint8_t id) {
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b092      	sub	sp, #72	@ 0x48
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_SET);
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	4a29      	ldr	r2, [pc, #164]	@ (8004dc0 <US01_TriggerOne+0xb4>)
 8004d1a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004d1e:	79fb      	ldrb	r3, [r7, #7]
 8004d20:	4a28      	ldr	r2, [pc, #160]	@ (8004dc4 <US01_TriggerOne+0xb8>)
 8004d22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d26:	2201      	movs	r2, #1
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f002 ff27 	bl	8007b7c <HAL_GPIO_WritePin>
    delay_us(10);
 8004d2e:	200a      	movs	r0, #10
 8004d30:	f7ff ffd0 	bl	8004cd4 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_RESET);
 8004d34:	79fb      	ldrb	r3, [r7, #7]
 8004d36:	4a22      	ldr	r2, [pc, #136]	@ (8004dc0 <US01_TriggerOne+0xb4>)
 8004d38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004d3c:	79fb      	ldrb	r3, [r7, #7]
 8004d3e:	4a21      	ldr	r2, [pc, #132]	@ (8004dc4 <US01_TriggerOne+0xb8>)
 8004d40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d44:	2200      	movs	r2, #0
 8004d46:	4619      	mov	r1, r3
 8004d48:	f002 ff18 	bl	8007b7c <HAL_GPIO_WritePin>

    Is_First_Captured[id] = 0;
 8004d4c:	79fb      	ldrb	r3, [r7, #7]
 8004d4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc8 <US01_TriggerOne+0xbc>)
 8004d50:	2100      	movs	r1, #0
 8004d52:	54d1      	strb	r1, [r2, r3]
    HAL_TIM_IC_Start_IT(htim[id], TIM_CHANNEL[id]);
 8004d54:	79fb      	ldrb	r3, [r7, #7]
 8004d56:	4a1d      	ldr	r2, [pc, #116]	@ (8004dcc <US01_TriggerOne+0xc0>)
 8004d58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	491c      	ldr	r1, [pc, #112]	@ (8004dd0 <US01_TriggerOne+0xc4>)
 8004d60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004d64:	4619      	mov	r1, r3
 8004d66:	4610      	mov	r0, r2
 8004d68:	f006 fbec 	bl	800b544 <HAL_TIM_IC_Start_IT>
    __HAL_TIM_ENABLE_IT(htim[id], TIM_IT_CC[id]);
 8004d6c:	79fb      	ldrb	r3, [r7, #7]
 8004d6e:	4a17      	ldr	r2, [pc, #92]	@ (8004dcc <US01_TriggerOne+0xc0>)
 8004d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68d9      	ldr	r1, [r3, #12]
 8004d78:	79fb      	ldrb	r3, [r7, #7]
 8004d7a:	4a16      	ldr	r2, [pc, #88]	@ (8004dd4 <US01_TriggerOne+0xc8>)
 8004d7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d80:	79fb      	ldrb	r3, [r7, #7]
 8004d82:	4812      	ldr	r0, [pc, #72]	@ (8004dcc <US01_TriggerOne+0xc0>)
 8004d84:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	60da      	str	r2, [r3, #12]

    char msg[64];
    snprintf(msg, sizeof(msg), "TRIG sensor %d\r\n", id);
 8004d8e:	79fb      	ldrb	r3, [r7, #7]
 8004d90:	f107 0008 	add.w	r0, r7, #8
 8004d94:	4a10      	ldr	r2, [pc, #64]	@ (8004dd8 <US01_TriggerOne+0xcc>)
 8004d96:	2140      	movs	r1, #64	@ 0x40
 8004d98:	f009 fbd2 	bl	800e540 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8004d9c:	f107 0308 	add.w	r3, r7, #8
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7fb fa65 	bl	8000270 <strlen>
 8004da6:	4603      	mov	r3, r0
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	f107 0108 	add.w	r1, r7, #8
 8004dae:	f04f 33ff 	mov.w	r3, #4294967295
 8004db2:	480a      	ldr	r0, [pc, #40]	@ (8004ddc <US01_TriggerOne+0xd0>)
 8004db4:	f007 fe86 	bl	800cac4 <HAL_UART_Transmit>
}
 8004db8:	bf00      	nop
 8004dba:	3748      	adds	r7, #72	@ 0x48
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	200000f4 	.word	0x200000f4
 8004dc4:	20000104 	.word	0x20000104
 8004dc8:	200017d4 	.word	0x200017d4
 8004dcc:	2000010c 	.word	0x2000010c
 8004dd0:	200017a4 	.word	0x200017a4
 8004dd4:	2000011c 	.word	0x2000011c
 8004dd8:	08011c30 	.word	0x08011c30
 8004ddc:	200006d8 	.word	0x200006d8

08004de0 <HAL_TIM_IC_CaptureCallback>:

// ==== NGẮT INPUT CAPTURE ====
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htimx) {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b0a8      	sub	sp, #160	@ 0xa0
 8004de4:	af02      	add	r7, sp, #8
 8004de6:	6078      	str	r0, [r7, #4]
    check_it(htimx);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f7fd fb29 	bl	8002440 <check_it>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004dee:	2300      	movs	r3, #0
 8004df0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004df4:	e1a9      	b.n	800514a <HAL_TIM_IC_CaptureCallback+0x36a>
        if (htimx->Instance == htim[i]->Instance) {
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	49ac      	ldr	r1, [pc, #688]	@ (80050ac <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004dfc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e00:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	f040 819a 	bne.w	8005140 <HAL_TIM_IC_CaptureCallback+0x360>
            if (Is_First_Captured[i] == 0) {
 8004e0c:	4aa8      	ldr	r2, [pc, #672]	@ (80050b0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004e0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e12:	4413      	add	r3, r2
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f040 8086 	bne.w	8004f2a <HAL_TIM_IC_CaptureCallback+0x14a>
                IC_Val1[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004e1e:	4aa5      	ldr	r2, [pc, #660]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004e20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e28:	4619      	mov	r1, r3
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f007 f876 	bl	800bf1c <HAL_TIM_ReadCapturedValue>
 8004e30:	4602      	mov	r2, r0
 8004e32:	49a1      	ldr	r1, [pc, #644]	@ (80050b8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004e34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 1;
 8004e3c:	4a9c      	ldr	r2, [pc, #624]	@ (80050b0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004e3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e42:	4413      	add	r3, r2
 8004e44:	2201      	movs	r2, #1
 8004e46:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004e48:	4a9a      	ldr	r2, [pc, #616]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004e4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d108      	bne.n	8004e68 <HAL_TIM_IC_CaptureCallback+0x88>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6a1a      	ldr	r2, [r3, #32]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 020a 	bic.w	r2, r2, #10
 8004e64:	621a      	str	r2, [r3, #32]
 8004e66:	e027      	b.n	8004eb8 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004e68:	4a92      	ldr	r2, [pc, #584]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004e6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	d108      	bne.n	8004e88 <HAL_TIM_IC_CaptureCallback+0xa8>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6812      	ldr	r2, [r2, #0]
 8004e80:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e84:	6213      	str	r3, [r2, #32]
 8004e86:	e017      	b.n	8004eb8 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004e88:	4a8a      	ldr	r2, [pc, #552]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004e8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e92:	2b08      	cmp	r3, #8
 8004e94:	d108      	bne.n	8004ea8 <HAL_TIM_IC_CaptureCallback+0xc8>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6812      	ldr	r2, [r2, #0]
 8004ea0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004ea4:	6213      	str	r3, [r2, #32]
 8004ea6:	e007      	b.n	8004eb8 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6812      	ldr	r2, [r2, #0]
 8004eb2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004eb6:	6213      	str	r3, [r2, #32]
 8004eb8:	4a7e      	ldr	r2, [pc, #504]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004eba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d108      	bne.n	8004ed8 <HAL_TIM_IC_CaptureCallback+0xf8>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6a1a      	ldr	r2, [r3, #32]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f042 0202 	orr.w	r2, r2, #2
 8004ed4:	621a      	str	r2, [r3, #32]

                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
            }
            break;
 8004ed6:	e13e      	b.n	8005156 <HAL_TIM_IC_CaptureCallback+0x376>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004ed8:	4a76      	ldr	r2, [pc, #472]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004eda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d108      	bne.n	8004ef8 <HAL_TIM_IC_CaptureCallback+0x118>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6812      	ldr	r2, [r2, #0]
 8004ef0:	f043 0320 	orr.w	r3, r3, #32
 8004ef4:	6213      	str	r3, [r2, #32]
 8004ef6:	e122      	b.n	800513e <HAL_TIM_IC_CaptureCallback+0x35e>
 8004ef8:	4a6e      	ldr	r2, [pc, #440]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d108      	bne.n	8004f18 <HAL_TIM_IC_CaptureCallback+0x138>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6812      	ldr	r2, [r2, #0]
 8004f10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f14:	6213      	str	r3, [r2, #32]
 8004f16:	e112      	b.n	800513e <HAL_TIM_IC_CaptureCallback+0x35e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	6812      	ldr	r2, [r2, #0]
 8004f22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004f26:	6213      	str	r3, [r2, #32]
            break;
 8004f28:	e115      	b.n	8005156 <HAL_TIM_IC_CaptureCallback+0x376>
                IC_Val2[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004f2a:	4a62      	ldr	r2, [pc, #392]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f34:	4619      	mov	r1, r3
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f006 fff0 	bl	800bf1c <HAL_TIM_ReadCapturedValue>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	495f      	ldr	r1, [pc, #380]	@ (80050bc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004f40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                __HAL_TIM_SET_COUNTER(htimx, 0);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	625a      	str	r2, [r3, #36]	@ 0x24
                uint32_t max_timer = __HAL_TIM_GET_AUTORELOAD(htim[i]);
 8004f50:	4a56      	ldr	r2, [pc, #344]	@ (80050ac <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004f52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004f62:	4a56      	ldr	r2, [pc, #344]	@ (80050bc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004f64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f6c:	4952      	ldr	r1, [pc, #328]	@ (80050b8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004f6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d90b      	bls.n	8004f92 <HAL_TIM_IC_CaptureCallback+0x1b2>
 8004f7a:	4a50      	ldr	r2, [pc, #320]	@ (80050bc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004f7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f84:	494c      	ldr	r1, [pc, #304]	@ (80050b8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004f86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f8a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	e00d      	b.n	8004fae <HAL_TIM_IC_CaptureCallback+0x1ce>
                                ((max_timer - IC_Val1[i]) + IC_Val2[i]);
 8004f92:	4a49      	ldr	r2, [pc, #292]	@ (80050b8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004f94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f9c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004fa0:	1ad2      	subs	r2, r2, r3
 8004fa2:	4946      	ldr	r1, [pc, #280]	@ (80050bc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004fa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fa8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004fac:	4413      	add	r3, r2
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004fae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                uint32_t raw = (diff * 0.034f) / 2.0f;
 8004fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fb6:	ee07 3a90 	vmov	s15, r3
 8004fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fbe:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80050c0 <HAL_TIM_IC_CaptureCallback+0x2e0>
 8004fc2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004fc6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004fca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004fce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fd2:	ee17 3a90 	vmov	r3, s15
 8004fd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                Distances[i]=raw;
 8004fda:	493a      	ldr	r1, [pc, #232]	@ (80050c4 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004fdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fe0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004fe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 0;
 8004fe8:	4a31      	ldr	r2, [pc, #196]	@ (80050b0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004fea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fee:	4413      	add	r3, r2
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	701a      	strb	r2, [r3, #0]
                         i, raw, Distances[i]);
 8004ff4:	4a33      	ldr	r2, [pc, #204]	@ (80050c4 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004ff6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                snprintf(msg, sizeof(msg),
 8004ffe:	f107 0008 	add.w	r0, r7, #8
 8005002:	9301      	str	r3, [sp, #4]
 8005004:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800500e:	4a2e      	ldr	r2, [pc, #184]	@ (80050c8 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8005010:	2180      	movs	r1, #128	@ 0x80
 8005012:	f009 fa95 	bl	800e540 <sniprintf>
                UART_SendString(msg);
 8005016:	f107 0308 	add.w	r3, r7, #8
 800501a:	4618      	mov	r0, r3
 800501c:	f000 f8ba 	bl	8005194 <UART_SendString>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
 8005020:	4a24      	ldr	r2, [pc, #144]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005022:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d108      	bne.n	8005040 <HAL_TIM_IC_CaptureCallback+0x260>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6a1a      	ldr	r2, [r3, #32]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 020a 	bic.w	r2, r2, #10
 800503c:	621a      	str	r2, [r3, #32]
 800503e:	e027      	b.n	8005090 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8005040:	4a1c      	ldr	r2, [pc, #112]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005042:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800504a:	2b04      	cmp	r3, #4
 800504c:	d108      	bne.n	8005060 <HAL_TIM_IC_CaptureCallback+0x280>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6812      	ldr	r2, [r2, #0]
 8005058:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800505c:	6213      	str	r3, [r2, #32]
 800505e:	e017      	b.n	8005090 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8005060:	4a14      	ldr	r2, [pc, #80]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005062:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800506a:	2b08      	cmp	r3, #8
 800506c:	d108      	bne.n	8005080 <HAL_TIM_IC_CaptureCallback+0x2a0>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	6812      	ldr	r2, [r2, #0]
 8005078:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800507c:	6213      	str	r3, [r2, #32]
 800507e:	e007      	b.n	8005090 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6812      	ldr	r2, [r2, #0]
 800508a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800508e:	6213      	str	r3, [r2, #32]
 8005090:	4a08      	ldr	r2, [pc, #32]	@ (80050b4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005092:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d116      	bne.n	80050cc <HAL_TIM_IC_CaptureCallback+0x2ec>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	6a12      	ldr	r2, [r2, #32]
 80050a8:	621a      	str	r2, [r3, #32]
 80050aa:	e031      	b.n	8005110 <HAL_TIM_IC_CaptureCallback+0x330>
 80050ac:	2000010c 	.word	0x2000010c
 80050b0:	200017d4 	.word	0x200017d4
 80050b4:	200017a4 	.word	0x200017a4
 80050b8:	200017b4 	.word	0x200017b4
 80050bc:	200017c4 	.word	0x200017c4
 80050c0:	3d0b4396 	.word	0x3d0b4396
 80050c4:	200017d8 	.word	0x200017d8
 80050c8:	08011c44 	.word	0x08011c44
 80050cc:	4a24      	ldr	r2, [pc, #144]	@ (8005160 <HAL_TIM_IC_CaptureCallback+0x380>)
 80050ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d106      	bne.n	80050e8 <HAL_TIM_IC_CaptureCallback+0x308>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	6812      	ldr	r2, [r2, #0]
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	6213      	str	r3, [r2, #32]
 80050e6:	e013      	b.n	8005110 <HAL_TIM_IC_CaptureCallback+0x330>
 80050e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005160 <HAL_TIM_IC_CaptureCallback+0x380>)
 80050ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050f2:	2b08      	cmp	r3, #8
 80050f4:	d106      	bne.n	8005104 <HAL_TIM_IC_CaptureCallback+0x324>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	6812      	ldr	r2, [r2, #0]
 80050fe:	6a1b      	ldr	r3, [r3, #32]
 8005100:	6213      	str	r3, [r2, #32]
 8005102:	e005      	b.n	8005110 <HAL_TIM_IC_CaptureCallback+0x330>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6812      	ldr	r2, [r2, #0]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	6213      	str	r3, [r2, #32]
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68d9      	ldr	r1, [r3, #12]
 8005116:	4a13      	ldr	r2, [pc, #76]	@ (8005164 <HAL_TIM_IC_CaptureCallback+0x384>)
 8005118:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800511c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005120:	43da      	mvns	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	400a      	ands	r2, r1
 8005128:	60da      	str	r2, [r3, #12]
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
 800512a:	4a0d      	ldr	r2, [pc, #52]	@ (8005160 <HAL_TIM_IC_CaptureCallback+0x380>)
 800512c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005134:	4619      	mov	r1, r3
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f006 fb2c 	bl	800b794 <HAL_TIM_IC_Stop_IT>
            break;
 800513c:	e00b      	b.n	8005156 <HAL_TIM_IC_CaptureCallback+0x376>
 800513e:	e00a      	b.n	8005156 <HAL_TIM_IC_CaptureCallback+0x376>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005140:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005144:	3301      	adds	r3, #1
 8005146:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800514a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800514e:	2b03      	cmp	r3, #3
 8005150:	f77f ae51 	ble.w	8004df6 <HAL_TIM_IC_CaptureCallback+0x16>
        }
    }
}
 8005154:	bf00      	nop
 8005156:	bf00      	nop
 8005158:	3798      	adds	r7, #152	@ 0x98
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	200017a4 	.word	0x200017a4
 8005164:	2000011c 	.word	0x2000011c

08005168 <US01_GetDistance>:

// ==== TRUY XUẤT GIÁ TRỊ ====
uint32_t US01_GetDistance(uint8_t id) {
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
    return (id < NUM_SENSORS) ? Distances[id] : 0;
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	2b03      	cmp	r3, #3
 8005176:	d804      	bhi.n	8005182 <US01_GetDistance+0x1a>
 8005178:	79fb      	ldrb	r3, [r7, #7]
 800517a:	4a05      	ldr	r2, [pc, #20]	@ (8005190 <US01_GetDistance+0x28>)
 800517c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005180:	e000      	b.n	8005184 <US01_GetDistance+0x1c>
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	200017d8 	.word	0x200017d8

08005194 <UART_SendString>:

void UART_SendString(char *str) {
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f7fb f867 	bl	8000270 <strlen>
 80051a2:	4603      	mov	r3, r0
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	f04f 33ff 	mov.w	r3, #4294967295
 80051aa:	6879      	ldr	r1, [r7, #4]
 80051ac:	4803      	ldr	r0, [pc, #12]	@ (80051bc <UART_SendString+0x28>)
 80051ae:	f007 fc89 	bl	800cac4 <HAL_UART_Transmit>
}
 80051b2:	bf00      	nop
 80051b4:	3708      	adds	r7, #8
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	200006d8 	.word	0x200006d8

080051c0 <US01_SendAllDistances_CAN>:

// ==== GỬI DỮ LIỆU CAN ====
void US01_SendAllDistances_CAN(void) {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
    uint8_t data[8];

    for (int i = 0; i < NUM_SENSORS; i++) {
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	e025      	b.n	8005218 <US01_SendAllDistances_CAN+0x58>
        uint16_t dist = (uint16_t)US01_GetDistance(i);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7ff ffc9 	bl	8005168 <US01_GetDistance>
 80051d6:	4603      	mov	r3, r0
 80051d8:	817b      	strh	r3, [r7, #10]

        if (dist > 500 || dist <= 1) {
 80051da:	897b      	ldrh	r3, [r7, #10]
 80051dc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80051e0:	d802      	bhi.n	80051e8 <US01_SendAllDistances_CAN+0x28>
 80051e2:	897b      	ldrh	r3, [r7, #10]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d801      	bhi.n	80051ec <US01_SendAllDistances_CAN+0x2c>
            dist = 0x0033;
 80051e8:	2333      	movs	r3, #51	@ 0x33
 80051ea:	817b      	strh	r3, [r7, #10]
        }

        data[2 * i]     = (dist >> 8) & 0xFF;
 80051ec:	897b      	ldrh	r3, [r7, #10]
 80051ee:	0a1b      	lsrs	r3, r3, #8
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	3310      	adds	r3, #16
 80051fa:	443b      	add	r3, r7
 80051fc:	f803 2c10 	strb.w	r2, [r3, #-16]
        data[2 * i + 1] = dist & 0xFF;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	3301      	adds	r3, #1
 8005206:	897a      	ldrh	r2, [r7, #10]
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	3310      	adds	r3, #16
 800520c:	443b      	add	r3, r7
 800520e:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	3301      	adds	r3, #1
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2b03      	cmp	r3, #3
 800521c:	ddd6      	ble.n	80051cc <US01_SendAllDistances_CAN+0xc>
    }

    CAN_SendTopicData(TOPIC_ID_US01, data, 8);
 800521e:	463b      	mov	r3, r7
 8005220:	2208      	movs	r2, #8
 8005222:	4619      	mov	r1, r3
 8005224:	2016      	movs	r0, #22
 8005226:	f7fc ffed 	bl	8002204 <CAN_SendTopicData>
}
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <US01_TriggerAll_Sequential>:

void US01_TriggerAll_Sequential(void) {
 8005232:	b580      	push	{r7, lr}
 8005234:	b082      	sub	sp, #8
 8005236:	af00      	add	r7, sp, #0
    // KHÔNG DÙNG nếu bạn đã dùng trigger từng sensor trong vòng lặp
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005238:	2300      	movs	r3, #0
 800523a:	607b      	str	r3, [r7, #4]
 800523c:	e00a      	b.n	8005254 <US01_TriggerAll_Sequential+0x22>
        US01_TriggerOne(i);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	b2db      	uxtb	r3, r3
 8005242:	4618      	mov	r0, r3
 8005244:	f7ff fd62 	bl	8004d0c <US01_TriggerOne>
        delay_us(10);
 8005248:	200a      	movs	r0, #10
 800524a:	f7ff fd43 	bl	8004cd4 <delay_us>
    for (int i = 0; i < NUM_SENSORS; i++) {
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	3301      	adds	r3, #1
 8005252:	607b      	str	r3, [r7, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b03      	cmp	r3, #3
 8005258:	ddf1      	ble.n	800523e <US01_TriggerAll_Sequential+0xc>
    }
}
 800525a:	bf00      	nop
 800525c:	bf00      	nop
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <PrintAllDistances>:

// ==== IN KẾT QUẢ ====
void PrintAllDistances(void) {
 8005264:	b590      	push	{r4, r7, lr}
 8005266:	b0a5      	sub	sp, #148	@ 0x94
 8005268:	af04      	add	r7, sp, #16
    char buf[128];
    snprintf(buf, sizeof(buf),
             "Truoc2: %lucm | Trai: %lucm | Truoc1: %lucm | Phai: %lucm\r\n",
             Distances[0], Distances[1], Distances[2], Distances[3]);
 800526a:	4b0c      	ldr	r3, [pc, #48]	@ (800529c <PrintAllDistances+0x38>)
 800526c:	681c      	ldr	r4, [r3, #0]
 800526e:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <PrintAllDistances+0x38>)
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	4a0a      	ldr	r2, [pc, #40]	@ (800529c <PrintAllDistances+0x38>)
 8005274:	6892      	ldr	r2, [r2, #8]
 8005276:	4909      	ldr	r1, [pc, #36]	@ (800529c <PrintAllDistances+0x38>)
 8005278:	68c9      	ldr	r1, [r1, #12]
    snprintf(buf, sizeof(buf),
 800527a:	4638      	mov	r0, r7
 800527c:	9102      	str	r1, [sp, #8]
 800527e:	9201      	str	r2, [sp, #4]
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	4623      	mov	r3, r4
 8005284:	4a06      	ldr	r2, [pc, #24]	@ (80052a0 <PrintAllDistances+0x3c>)
 8005286:	2180      	movs	r1, #128	@ 0x80
 8005288:	f009 f95a 	bl	800e540 <sniprintf>
    UART_SendString(buf);
 800528c:	463b      	mov	r3, r7
 800528e:	4618      	mov	r0, r3
 8005290:	f7ff ff80 	bl	8005194 <UART_SendString>
	}
 8005294:	bf00      	nop
 8005296:	3784      	adds	r7, #132	@ 0x84
 8005298:	46bd      	mov	sp, r7
 800529a:	bd90      	pop	{r4, r7, pc}
 800529c:	200017d8 	.word	0x200017d8
 80052a0:	08011c68 	.word	0x08011c68

080052a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80052a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80052dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80052a8:	f7ff fd02 	bl	8004cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80052ac:	480c      	ldr	r0, [pc, #48]	@ (80052e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80052ae:	490d      	ldr	r1, [pc, #52]	@ (80052e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80052b0:	4a0d      	ldr	r2, [pc, #52]	@ (80052e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80052b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80052b4:	e002      	b.n	80052bc <LoopCopyDataInit>

080052b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80052b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052ba:	3304      	adds	r3, #4

080052bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052c0:	d3f9      	bcc.n	80052b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052c2:	4a0a      	ldr	r2, [pc, #40]	@ (80052ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80052c4:	4c0a      	ldr	r4, [pc, #40]	@ (80052f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80052c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052c8:	e001      	b.n	80052ce <LoopFillZerobss>

080052ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052cc:	3204      	adds	r2, #4

080052ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052d0:	d3fb      	bcc.n	80052ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80052d2:	f009 facd 	bl	800e870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80052d6:	f7fd fd4d 	bl	8002d74 <main>
  bx  lr    
 80052da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80052dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80052e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052e4:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 80052e8:	08012064 	.word	0x08012064
  ldr r2, =_sbss
 80052ec:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 80052f0:	20001938 	.word	0x20001938

080052f4 <CAN2_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80052f4:	e7fe      	b.n	80052f4 <CAN2_SCE_IRQHandler>
	...

080052f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80052fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005338 <HAL_Init+0x40>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a0d      	ldr	r2, [pc, #52]	@ (8005338 <HAL_Init+0x40>)
 8005302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005306:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005308:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <HAL_Init+0x40>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a0a      	ldr	r2, [pc, #40]	@ (8005338 <HAL_Init+0x40>)
 800530e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005312:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005314:	4b08      	ldr	r3, [pc, #32]	@ (8005338 <HAL_Init+0x40>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a07      	ldr	r2, [pc, #28]	@ (8005338 <HAL_Init+0x40>)
 800531a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800531e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005320:	2003      	movs	r0, #3
 8005322:	f001 fd9d 	bl	8006e60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005326:	2003      	movs	r0, #3
 8005328:	f000 f808 	bl	800533c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800532c:	f7fe fd74 	bl	8003e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	40023c00 	.word	0x40023c00

0800533c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005344:	4b12      	ldr	r3, [pc, #72]	@ (8005390 <HAL_InitTick+0x54>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	4b12      	ldr	r3, [pc, #72]	@ (8005394 <HAL_InitTick+0x58>)
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	4619      	mov	r1, r3
 800534e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005352:	fbb3 f3f1 	udiv	r3, r3, r1
 8005356:	fbb2 f3f3 	udiv	r3, r2, r3
 800535a:	4618      	mov	r0, r3
 800535c:	f001 fdc3 	bl	8006ee6 <HAL_SYSTICK_Config>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e00e      	b.n	8005388 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2b0f      	cmp	r3, #15
 800536e:	d80a      	bhi.n	8005386 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005370:	2200      	movs	r2, #0
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	f04f 30ff 	mov.w	r0, #4294967295
 8005378:	f001 fd7d 	bl	8006e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800537c:	4a06      	ldr	r2, [pc, #24]	@ (8005398 <HAL_InitTick+0x5c>)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005382:	2300      	movs	r3, #0
 8005384:	e000      	b.n	8005388 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
}
 8005388:	4618      	mov	r0, r3
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	200000f0 	.word	0x200000f0
 8005394:	20000130 	.word	0x20000130
 8005398:	2000012c 	.word	0x2000012c

0800539c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80053a0:	4b06      	ldr	r3, [pc, #24]	@ (80053bc <HAL_IncTick+0x20>)
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	461a      	mov	r2, r3
 80053a6:	4b06      	ldr	r3, [pc, #24]	@ (80053c0 <HAL_IncTick+0x24>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4413      	add	r3, r2
 80053ac:	4a04      	ldr	r2, [pc, #16]	@ (80053c0 <HAL_IncTick+0x24>)
 80053ae:	6013      	str	r3, [r2, #0]
}
 80053b0:	bf00      	nop
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	20000130 	.word	0x20000130
 80053c0:	200017e8 	.word	0x200017e8

080053c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  return uwTick;
 80053c8:	4b03      	ldr	r3, [pc, #12]	@ (80053d8 <HAL_GetTick+0x14>)
 80053ca:	681b      	ldr	r3, [r3, #0]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	200017e8 	.word	0x200017e8

080053dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053e4:	f7ff ffee 	bl	80053c4 <HAL_GetTick>
 80053e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f4:	d005      	beq.n	8005402 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005420 <HAL_Delay+0x44>)
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4413      	add	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005402:	bf00      	nop
 8005404:	f7ff ffde 	bl	80053c4 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	429a      	cmp	r2, r3
 8005412:	d8f7      	bhi.n	8005404 <HAL_Delay+0x28>
  {
  }
}
 8005414:	bf00      	nop
 8005416:	bf00      	nop
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000130 	.word	0x20000130

08005424 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800542c:	2300      	movs	r3, #0
 800542e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e033      	b.n	80054a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	2b00      	cmp	r3, #0
 8005440:	d109      	bne.n	8005456 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7fe fd18 	bl	8003e78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	2b00      	cmp	r3, #0
 8005460:	d118      	bne.n	8005494 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005466:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800546a:	f023 0302 	bic.w	r3, r3, #2
 800546e:	f043 0202 	orr.w	r2, r3, #2
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fb86 	bl	8005b88 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	f023 0303 	bic.w	r3, r3, #3
 800548a:	f043 0201 	orr.w	r2, r3, #1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	641a      	str	r2, [r3, #64]	@ 0x40
 8005492:	e001      	b.n	8005498 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
	...

080054ac <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80054b4:	2300      	movs	r3, #0
 80054b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d101      	bne.n	80054c6 <HAL_ADC_Start_IT+0x1a>
 80054c2:	2302      	movs	r3, #2
 80054c4:	e0bd      	b.n	8005642 <HAL_ADC_Start_IT+0x196>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d018      	beq.n	800550e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054ec:	4b58      	ldr	r3, [pc, #352]	@ (8005650 <HAL_ADC_Start_IT+0x1a4>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a58      	ldr	r2, [pc, #352]	@ (8005654 <HAL_ADC_Start_IT+0x1a8>)
 80054f2:	fba2 2303 	umull	r2, r3, r2, r3
 80054f6:	0c9a      	lsrs	r2, r3, #18
 80054f8:	4613      	mov	r3, r2
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	4413      	add	r3, r2
 80054fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005500:	e002      	b.n	8005508 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	3b01      	subs	r3, #1
 8005506:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1f9      	bne.n	8005502 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b01      	cmp	r3, #1
 800551a:	f040 8085 	bne.w	8005628 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005526:	f023 0301 	bic.w	r3, r3, #1
 800552a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800553c:	2b00      	cmp	r3, #0
 800553e:	d007      	beq.n	8005550 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005544:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005548:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005554:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800555c:	d106      	bne.n	800556c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005562:	f023 0206 	bic.w	r2, r3, #6
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	645a      	str	r2, [r3, #68]	@ 0x44
 800556a:	e002      	b.n	8005572 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800557a:	4b37      	ldr	r3, [pc, #220]	@ (8005658 <HAL_ADC_Start_IT+0x1ac>)
 800557c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005586:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	6812      	ldr	r2, [r2, #0]
 8005592:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005596:	f043 0320 	orr.w	r3, r3, #32
 800559a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f003 031f 	and.w	r3, r3, #31
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d12a      	bne.n	80055fe <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a2b      	ldr	r2, [pc, #172]	@ (800565c <HAL_ADC_Start_IT+0x1b0>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d015      	beq.n	80055de <HAL_ADC_Start_IT+0x132>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a2a      	ldr	r2, [pc, #168]	@ (8005660 <HAL_ADC_Start_IT+0x1b4>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d105      	bne.n	80055c8 <HAL_ADC_Start_IT+0x11c>
 80055bc:	4b26      	ldr	r3, [pc, #152]	@ (8005658 <HAL_ADC_Start_IT+0x1ac>)
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f003 031f 	and.w	r3, r3, #31
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a25      	ldr	r2, [pc, #148]	@ (8005664 <HAL_ADC_Start_IT+0x1b8>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d136      	bne.n	8005640 <HAL_ADC_Start_IT+0x194>
 80055d2:	4b21      	ldr	r3, [pc, #132]	@ (8005658 <HAL_ADC_Start_IT+0x1ac>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f003 0310 	and.w	r3, r3, #16
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d130      	bne.n	8005640 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d129      	bne.n	8005640 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80055fa:	609a      	str	r2, [r3, #8]
 80055fc:	e020      	b.n	8005640 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a16      	ldr	r2, [pc, #88]	@ (800565c <HAL_ADC_Start_IT+0x1b0>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d11b      	bne.n	8005640 <HAL_ADC_Start_IT+0x194>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d114      	bne.n	8005640 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	689a      	ldr	r2, [r3, #8]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005624:	609a      	str	r2, [r3, #8]
 8005626:	e00b      	b.n	8005640 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562c:	f043 0210 	orr.w	r2, r3, #16
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005638:	f043 0201 	orr.w	r2, r3, #1
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	200000f0 	.word	0x200000f0
 8005654:	431bde83 	.word	0x431bde83
 8005658:	40012300 	.word	0x40012300
 800565c:	40012000 	.word	0x40012000
 8005660:	40012100 	.word	0x40012100
 8005664:	40012200 	.word	0x40012200

08005668 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005676:	2b01      	cmp	r3, #1
 8005678:	d101      	bne.n	800567e <HAL_ADC_Stop_IT+0x16>
 800567a:	2302      	movs	r3, #2
 800567c:	e02b      	b.n	80056d6 <HAL_ADC_Stop_IT+0x6e>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f022 0201 	bic.w	r2, r2, #1
 8005694:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d113      	bne.n	80056cc <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056b2:	f023 0320 	bic.w	r3, r3, #32
 80056b6:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056bc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80056c0:	f023 0301 	bic.w	r3, r3, #1
 80056c4:	f043 0201 	orr.w	r2, r3, #1
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b086      	sub	sp, #24
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	2300      	movs	r3, #0
 80056f0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d049      	beq.n	80057ac <HAL_ADC_IRQHandler+0xca>
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d046      	beq.n	80057ac <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005722:	f003 0310 	and.w	r3, r3, #16
 8005726:	2b00      	cmp	r3, #0
 8005728:	d105      	bne.n	8005736 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d12b      	bne.n	800579c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005748:	2b00      	cmp	r3, #0
 800574a:	d127      	bne.n	800579c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005752:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005756:	2b00      	cmp	r3, #0
 8005758:	d006      	beq.n	8005768 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005764:	2b00      	cmp	r3, #0
 8005766:	d119      	bne.n	800579c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 0220 	bic.w	r2, r2, #32
 8005776:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d105      	bne.n	800579c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	f043 0201 	orr.w	r2, r3, #1
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7fd f961 	bl	8002a64 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f06f 0212 	mvn.w	r2, #18
 80057aa:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ba:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d057      	beq.n	8005872 <HAL_ADC_IRQHandler+0x190>
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d054      	beq.n	8005872 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057cc:	f003 0310 	and.w	r3, r3, #16
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d105      	bne.n	80057e0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d139      	bne.n	8005862 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d006      	beq.n	800580a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005806:	2b00      	cmp	r3, #0
 8005808:	d12b      	bne.n	8005862 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005814:	2b00      	cmp	r3, #0
 8005816:	d124      	bne.n	8005862 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005822:	2b00      	cmp	r3, #0
 8005824:	d11d      	bne.n	8005862 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800582a:	2b00      	cmp	r3, #0
 800582c:	d119      	bne.n	8005862 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800583c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005842:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005852:	2b00      	cmp	r3, #0
 8005854:	d105      	bne.n	8005862 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585a:	f043 0201 	orr.w	r2, r3, #1
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fa8c 	bl	8005d80 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 020c 	mvn.w	r2, #12
 8005870:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005880:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d017      	beq.n	80058b8 <HAL_ADC_IRQHandler+0x1d6>
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d014      	beq.n	80058b8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	2b01      	cmp	r3, #1
 800589a:	d10d      	bne.n	80058b8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f837 	bl	800591c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f06f 0201 	mvn.w	r2, #1
 80058b6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f003 0320 	and.w	r3, r3, #32
 80058be:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80058c6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d015      	beq.n	80058fa <HAL_ADC_IRQHandler+0x218>
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d012      	beq.n	80058fa <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d8:	f043 0202 	orr.w	r2, r3, #2
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f06f 0220 	mvn.w	r2, #32
 80058e8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f820 	bl	8005930 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f06f 0220 	mvn.w	r2, #32
 80058f8:	601a      	str	r2, [r3, #0]
  }
}
 80058fa:	bf00      	nop
 80058fc:	3718      	adds	r7, #24
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005902:	b480      	push	{r7}
 8005904:	b083      	sub	sp, #12
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005944:	b480      	push	{r7}
 8005946:	b085      	sub	sp, #20
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800594e:	2300      	movs	r3, #0
 8005950:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_ADC_ConfigChannel+0x1c>
 800595c:	2302      	movs	r3, #2
 800595e:	e105      	b.n	8005b6c <HAL_ADC_ConfigChannel+0x228>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b09      	cmp	r3, #9
 800596e:	d925      	bls.n	80059bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68d9      	ldr	r1, [r3, #12]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	b29b      	uxth	r3, r3
 800597c:	461a      	mov	r2, r3
 800597e:	4613      	mov	r3, r2
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	4413      	add	r3, r2
 8005984:	3b1e      	subs	r3, #30
 8005986:	2207      	movs	r2, #7
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	43da      	mvns	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	400a      	ands	r2, r1
 8005994:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68d9      	ldr	r1, [r3, #12]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	4618      	mov	r0, r3
 80059a8:	4603      	mov	r3, r0
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	4403      	add	r3, r0
 80059ae:	3b1e      	subs	r3, #30
 80059b0:	409a      	lsls	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	60da      	str	r2, [r3, #12]
 80059ba:	e022      	b.n	8005a02 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6919      	ldr	r1, [r3, #16]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	461a      	mov	r2, r3
 80059ca:	4613      	mov	r3, r2
 80059cc:	005b      	lsls	r3, r3, #1
 80059ce:	4413      	add	r3, r2
 80059d0:	2207      	movs	r2, #7
 80059d2:	fa02 f303 	lsl.w	r3, r2, r3
 80059d6:	43da      	mvns	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	400a      	ands	r2, r1
 80059de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6919      	ldr	r1, [r3, #16]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	689a      	ldr	r2, [r3, #8]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	4618      	mov	r0, r3
 80059f2:	4603      	mov	r3, r0
 80059f4:	005b      	lsls	r3, r3, #1
 80059f6:	4403      	add	r3, r0
 80059f8:	409a      	lsls	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	2b06      	cmp	r3, #6
 8005a08:	d824      	bhi.n	8005a54 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	4613      	mov	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	4413      	add	r3, r2
 8005a1a:	3b05      	subs	r3, #5
 8005a1c:	221f      	movs	r2, #31
 8005a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a22:	43da      	mvns	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	400a      	ands	r2, r1
 8005a2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	4618      	mov	r0, r3
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	3b05      	subs	r3, #5
 8005a46:	fa00 f203 	lsl.w	r2, r0, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	635a      	str	r2, [r3, #52]	@ 0x34
 8005a52:	e04c      	b.n	8005aee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	2b0c      	cmp	r3, #12
 8005a5a:	d824      	bhi.n	8005aa6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	4613      	mov	r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4413      	add	r3, r2
 8005a6c:	3b23      	subs	r3, #35	@ 0x23
 8005a6e:	221f      	movs	r2, #31
 8005a70:	fa02 f303 	lsl.w	r3, r2, r3
 8005a74:	43da      	mvns	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	400a      	ands	r2, r1
 8005a7c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	3b23      	subs	r3, #35	@ 0x23
 8005a98:	fa00 f203 	lsl.w	r2, r0, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005aa4:	e023      	b.n	8005aee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	3b41      	subs	r3, #65	@ 0x41
 8005ab8:	221f      	movs	r2, #31
 8005aba:	fa02 f303 	lsl.w	r3, r2, r3
 8005abe:	43da      	mvns	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	400a      	ands	r2, r1
 8005ac6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	4613      	mov	r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	4413      	add	r3, r2
 8005ae0:	3b41      	subs	r3, #65	@ 0x41
 8005ae2:	fa00 f203 	lsl.w	r2, r0, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	430a      	orrs	r2, r1
 8005aec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005aee:	4b22      	ldr	r3, [pc, #136]	@ (8005b78 <HAL_ADC_ConfigChannel+0x234>)
 8005af0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a21      	ldr	r2, [pc, #132]	@ (8005b7c <HAL_ADC_ConfigChannel+0x238>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d109      	bne.n	8005b10 <HAL_ADC_ConfigChannel+0x1cc>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b12      	cmp	r3, #18
 8005b02:	d105      	bne.n	8005b10 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a19      	ldr	r2, [pc, #100]	@ (8005b7c <HAL_ADC_ConfigChannel+0x238>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d123      	bne.n	8005b62 <HAL_ADC_ConfigChannel+0x21e>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2b10      	cmp	r3, #16
 8005b20:	d003      	beq.n	8005b2a <HAL_ADC_ConfigChannel+0x1e6>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b11      	cmp	r3, #17
 8005b28:	d11b      	bne.n	8005b62 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2b10      	cmp	r3, #16
 8005b3c:	d111      	bne.n	8005b62 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b3e:	4b10      	ldr	r3, [pc, #64]	@ (8005b80 <HAL_ADC_ConfigChannel+0x23c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a10      	ldr	r2, [pc, #64]	@ (8005b84 <HAL_ADC_ConfigChannel+0x240>)
 8005b44:	fba2 2303 	umull	r2, r3, r2, r3
 8005b48:	0c9a      	lsrs	r2, r3, #18
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4413      	add	r3, r2
 8005b50:	005b      	lsls	r3, r3, #1
 8005b52:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005b54:	e002      	b.n	8005b5c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f9      	bne.n	8005b56 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	40012300 	.word	0x40012300
 8005b7c:	40012000 	.word	0x40012000
 8005b80:	200000f0 	.word	0x200000f0
 8005b84:	431bde83 	.word	0x431bde83

08005b88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b90:	4b79      	ldr	r3, [pc, #484]	@ (8005d78 <ADC_Init+0x1f0>)
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	431a      	orrs	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6859      	ldr	r1, [r3, #4]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	021a      	lsls	r2, r3, #8
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005be0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6859      	ldr	r1, [r3, #4]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6899      	ldr	r1, [r3, #8]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	68da      	ldr	r2, [r3, #12]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1a:	4a58      	ldr	r2, [pc, #352]	@ (8005d7c <ADC_Init+0x1f4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d022      	beq.n	8005c66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689a      	ldr	r2, [r3, #8]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6899      	ldr	r1, [r3, #8]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005c50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	6899      	ldr	r1, [r3, #8]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	609a      	str	r2, [r3, #8]
 8005c64:	e00f      	b.n	8005c86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005c84:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689a      	ldr	r2, [r3, #8]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0202 	bic.w	r2, r2, #2
 8005c94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6899      	ldr	r1, [r3, #8]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	7e1b      	ldrb	r3, [r3, #24]
 8005ca0:	005a      	lsls	r2, r3, #1
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01b      	beq.n	8005cec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cc2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005cd2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6859      	ldr	r1, [r3, #4]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	035a      	lsls	r2, r3, #13
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
 8005cea:	e007      	b.n	8005cfc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cfa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	051a      	lsls	r2, r3, #20
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689a      	ldr	r2, [r3, #8]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005d30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6899      	ldr	r1, [r3, #8]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005d3e:	025a      	lsls	r2, r3, #9
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	430a      	orrs	r2, r1
 8005d46:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689a      	ldr	r2, [r3, #8]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6899      	ldr	r1, [r3, #8]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	029a      	lsls	r2, r3, #10
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	609a      	str	r2, [r3, #8]
}
 8005d6c:	bf00      	nop
 8005d6e:	3714      	adds	r7, #20
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	40012300 	.word	0x40012300
 8005d7c:	0f000001 	.word	0x0f000001

08005d80 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d101      	bne.n	8005da6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e0ed      	b.n	8005f82 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d102      	bne.n	8005db8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fe f8de 	bl	8003f74 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0201 	orr.w	r2, r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005dc8:	f7ff fafc 	bl	80053c4 <HAL_GetTick>
 8005dcc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005dce:	e012      	b.n	8005df6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005dd0:	f7ff faf8 	bl	80053c4 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b0a      	cmp	r3, #10
 8005ddc:	d90b      	bls.n	8005df6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2205      	movs	r2, #5
 8005dee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e0c5      	b.n	8005f82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d0e5      	beq.n	8005dd0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f022 0202 	bic.w	r2, r2, #2
 8005e12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e14:	f7ff fad6 	bl	80053c4 <HAL_GetTick>
 8005e18:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005e1a:	e012      	b.n	8005e42 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005e1c:	f7ff fad2 	bl	80053c4 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	2b0a      	cmp	r3, #10
 8005e28:	d90b      	bls.n	8005e42 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2205      	movs	r2, #5
 8005e3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e09f      	b.n	8005f82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f003 0302 	and.w	r3, r3, #2
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1e5      	bne.n	8005e1c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	7e1b      	ldrb	r3, [r3, #24]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d108      	bne.n	8005e6a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e66:	601a      	str	r2, [r3, #0]
 8005e68:	e007      	b.n	8005e7a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	7e5b      	ldrb	r3, [r3, #25]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d108      	bne.n	8005e94 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e90:	601a      	str	r2, [r3, #0]
 8005e92:	e007      	b.n	8005ea4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ea2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	7e9b      	ldrb	r3, [r3, #26]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d108      	bne.n	8005ebe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0220 	orr.w	r2, r2, #32
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	e007      	b.n	8005ece <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f022 0220 	bic.w	r2, r2, #32
 8005ecc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	7edb      	ldrb	r3, [r3, #27]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d108      	bne.n	8005ee8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f022 0210 	bic.w	r2, r2, #16
 8005ee4:	601a      	str	r2, [r3, #0]
 8005ee6:	e007      	b.n	8005ef8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f042 0210 	orr.w	r2, r2, #16
 8005ef6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	7f1b      	ldrb	r3, [r3, #28]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d108      	bne.n	8005f12 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f042 0208 	orr.w	r2, r2, #8
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	e007      	b.n	8005f22 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 0208 	bic.w	r2, r2, #8
 8005f20:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	7f5b      	ldrb	r3, [r3, #29]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d108      	bne.n	8005f3c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0204 	orr.w	r2, r2, #4
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	e007      	b.n	8005f4c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f022 0204 	bic.w	r2, r2, #4
 8005f4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	431a      	orrs	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	ea42 0103 	orr.w	r1, r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	1e5a      	subs	r2, r3, #1
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e015      	b.n	8005fc8 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f939 	bl	8006214 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fe f8ce 	bl	8004144 <HAL_CAN_MspDeInit>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fb6:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fe0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8005fe2:	7dfb      	ldrb	r3, [r7, #23]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d003      	beq.n	8005ff0 <HAL_CAN_ConfigFilter+0x20>
 8005fe8:	7dfb      	ldrb	r3, [r7, #23]
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	f040 80be 	bne.w	800616c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005ff0:	4b65      	ldr	r3, [pc, #404]	@ (8006188 <HAL_CAN_ConfigFilter+0x1b8>)
 8005ff2:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005ffa:	f043 0201 	orr.w	r2, r3, #1
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800600a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601e:	021b      	lsls	r3, r3, #8
 8006020:	431a      	orrs	r2, r3
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	f003 031f 	and.w	r3, r3, #31
 8006030:	2201      	movs	r2, #1
 8006032:	fa02 f303 	lsl.w	r3, r2, r3
 8006036:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	43db      	mvns	r3, r3
 8006042:	401a      	ands	r2, r3
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d123      	bne.n	800609a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	43db      	mvns	r3, r3
 800605c:	401a      	ands	r2, r3
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006074:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	3248      	adds	r2, #72	@ 0x48
 800607a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800608e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006090:	6939      	ldr	r1, [r7, #16]
 8006092:	3348      	adds	r3, #72	@ 0x48
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	440b      	add	r3, r1
 8006098:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d122      	bne.n	80060e8 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	431a      	orrs	r2, r3
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80060c2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	3248      	adds	r2, #72	@ 0x48
 80060c8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80060dc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80060de:	6939      	ldr	r1, [r7, #16]
 80060e0:	3348      	adds	r3, #72	@ 0x48
 80060e2:	00db      	lsls	r3, r3, #3
 80060e4:	440b      	add	r3, r1
 80060e6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d109      	bne.n	8006104 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	43db      	mvns	r3, r3
 80060fa:	401a      	ands	r2, r3
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8006102:	e007      	b.n	8006114 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	431a      	orrs	r2, r3
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d109      	bne.n	8006130 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	43db      	mvns	r3, r3
 8006126:	401a      	ands	r2, r3
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800612e:	e007      	b.n	8006140 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	431a      	orrs	r2, r3
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d107      	bne.n	8006158 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	431a      	orrs	r2, r3
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800615e:	f023 0201 	bic.w	r2, r3, #1
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8006168:	2300      	movs	r3, #0
 800616a:	e006      	b.n	800617a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006170:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
  }
}
 800617a:	4618      	mov	r0, r3
 800617c:	371c      	adds	r7, #28
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	40006400 	.word	0x40006400

0800618c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 3020 	ldrb.w	r3, [r3, #32]
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	d12e      	bne.n	80061fe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0201 	bic.w	r2, r2, #1
 80061b6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061b8:	f7ff f904 	bl	80053c4 <HAL_GetTick>
 80061bc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80061be:	e012      	b.n	80061e6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80061c0:	f7ff f900 	bl	80053c4 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	2b0a      	cmp	r3, #10
 80061cc:	d90b      	bls.n	80061e6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2205      	movs	r2, #5
 80061de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e012      	b.n	800620c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1e5      	bne.n	80061c0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80061fa:	2300      	movs	r3, #0
 80061fc:	e006      	b.n	800620c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006202:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
  }
}
 800620c:	4618      	mov	r0, r3
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d133      	bne.n	8006290 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f042 0201 	orr.w	r2, r2, #1
 8006236:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006238:	f7ff f8c4 	bl	80053c4 <HAL_GetTick>
 800623c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800623e:	e012      	b.n	8006266 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006240:	f7ff f8c0 	bl	80053c4 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	2b0a      	cmp	r3, #10
 800624c:	d90b      	bls.n	8006266 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006252:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2205      	movs	r2, #5
 800625e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e01b      	b.n	800629e <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d0e5      	beq.n	8006240 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0202 	bic.w	r2, r2, #2
 8006282:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800628c:	2300      	movs	r3, #0
 800628e:	e006      	b.n	800629e <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006294:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
  }
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b089      	sub	sp, #36	@ 0x24
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	607a      	str	r2, [r7, #4]
 80062b2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80062c4:	7ffb      	ldrb	r3, [r7, #31]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d003      	beq.n	80062d2 <HAL_CAN_AddTxMessage+0x2c>
 80062ca:	7ffb      	ldrb	r3, [r7, #31]
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	f040 80ad 	bne.w	800642c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d105      	bne.n	80062f2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 8095 	beq.w	800641c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	0e1b      	lsrs	r3, r3, #24
 80062f6:	f003 0303 	and.w	r3, r3, #3
 80062fa:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80062fc:	2201      	movs	r2, #1
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	409a      	lsls	r2, r3
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10d      	bne.n	800632a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006318:	68f9      	ldr	r1, [r7, #12]
 800631a:	6809      	ldr	r1, [r1, #0]
 800631c:	431a      	orrs	r2, r3
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	3318      	adds	r3, #24
 8006322:	011b      	lsls	r3, r3, #4
 8006324:	440b      	add	r3, r1
 8006326:	601a      	str	r2, [r3, #0]
 8006328:	e00f      	b.n	800634a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006334:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800633a:	68f9      	ldr	r1, [r7, #12]
 800633c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800633e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	3318      	adds	r3, #24
 8006344:	011b      	lsls	r3, r3, #4
 8006346:	440b      	add	r3, r1
 8006348:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6819      	ldr	r1, [r3, #0]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	691a      	ldr	r2, [r3, #16]
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	3318      	adds	r3, #24
 8006356:	011b      	lsls	r3, r3, #4
 8006358:	440b      	add	r3, r1
 800635a:	3304      	adds	r3, #4
 800635c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	7d1b      	ldrb	r3, [r3, #20]
 8006362:	2b01      	cmp	r3, #1
 8006364:	d111      	bne.n	800638a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	3318      	adds	r3, #24
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	4413      	add	r3, r2
 8006372:	3304      	adds	r3, #4
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	6811      	ldr	r1, [r2, #0]
 800637a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	3318      	adds	r3, #24
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	440b      	add	r3, r1
 8006386:	3304      	adds	r3, #4
 8006388:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	3307      	adds	r3, #7
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	061a      	lsls	r2, r3, #24
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	3306      	adds	r3, #6
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	041b      	lsls	r3, r3, #16
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	3305      	adds	r3, #5
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	021b      	lsls	r3, r3, #8
 80063a4:	4313      	orrs	r3, r2
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	3204      	adds	r2, #4
 80063aa:	7812      	ldrb	r2, [r2, #0]
 80063ac:	4610      	mov	r0, r2
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	6811      	ldr	r1, [r2, #0]
 80063b2:	ea43 0200 	orr.w	r2, r3, r0
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	011b      	lsls	r3, r3, #4
 80063ba:	440b      	add	r3, r1
 80063bc:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80063c0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3303      	adds	r3, #3
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	061a      	lsls	r2, r3, #24
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	3302      	adds	r3, #2
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	041b      	lsls	r3, r3, #16
 80063d2:	431a      	orrs	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	3301      	adds	r3, #1
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	021b      	lsls	r3, r3, #8
 80063dc:	4313      	orrs	r3, r2
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	7812      	ldrb	r2, [r2, #0]
 80063e2:	4610      	mov	r0, r2
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	6811      	ldr	r1, [r2, #0]
 80063e8:	ea43 0200 	orr.w	r2, r3, r0
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	011b      	lsls	r3, r3, #4
 80063f0:	440b      	add	r3, r1
 80063f2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80063f6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	3318      	adds	r3, #24
 8006400:	011b      	lsls	r3, r3, #4
 8006402:	4413      	add	r3, r2
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	6811      	ldr	r1, [r2, #0]
 800640a:	f043 0201 	orr.w	r2, r3, #1
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	3318      	adds	r3, #24
 8006412:	011b      	lsls	r3, r3, #4
 8006414:	440b      	add	r3, r1
 8006416:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006418:	2300      	movs	r3, #0
 800641a:	e00e      	b.n	800643a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006420:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e006      	b.n	800643a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006430:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
  }
}
 800643a:	4618      	mov	r0, r3
 800643c:	3724      	adds	r7, #36	@ 0x24
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <HAL_CAN_AbortTxRequest>:
  * @param  TxMailboxes List of the Tx Mailboxes to abort.
  *         This parameter can be any combination of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8006446:	b480      	push	{r7}
 8006448:	b085      	sub	sp, #20
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
 800644e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006456:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8006458:	7bfb      	ldrb	r3, [r7, #15]
 800645a:	2b01      	cmp	r3, #1
 800645c:	d002      	beq.n	8006464 <HAL_CAN_AbortTxRequest+0x1e>
 800645e:	7bfb      	ldrb	r3, [r7, #15]
 8006460:	2b02      	cmp	r3, #2
 8006462:	d128      	bne.n	80064b6 <HAL_CAN_AbortTxRequest+0x70>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 */
    if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d007      	beq.n	800647e <HAL_CAN_AbortTxRequest+0x38>
    {
      /* Add cancellation request for Tx Mailbox 0 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ0);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	689a      	ldr	r2, [r3, #8]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800647c:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 1 */
    if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d007      	beq.n	8006498 <HAL_CAN_AbortTxRequest+0x52>
    {
      /* Add cancellation request for Tx Mailbox 1 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	689a      	ldr	r2, [r3, #8]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006496:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 2 */
    if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U)
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	f003 0304 	and.w	r3, r3, #4
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d007      	beq.n	80064b2 <HAL_CAN_AbortTxRequest+0x6c>
    {
      /* Add cancellation request for Tx Mailbox 2 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ2);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689a      	ldr	r2, [r3, #8]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80064b0:	609a      	str	r2, [r3, #8]
    }

    /* Return function status */
    return HAL_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	e006      	b.n	80064c4 <HAL_CAN_AbortTxRequest+0x7e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ba:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
  }
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3714      	adds	r7, #20
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064e2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80064e4:	7afb      	ldrb	r3, [r7, #11]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d002      	beq.n	80064f0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80064ea:	7afb      	ldrb	r3, [r7, #11]
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d11d      	bne.n	800652c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d002      	beq.n	8006504 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3301      	adds	r3, #1
 8006502:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d002      	beq.n	8006518 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	3301      	adds	r3, #1
 8006516:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d002      	beq.n	800652c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3301      	adds	r3, #1
 800652a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800652c:	68fb      	ldr	r3, [r7, #12]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800653a:	b480      	push	{r7}
 800653c:	b087      	sub	sp, #28
 800653e:	af00      	add	r7, sp, #0
 8006540:	60f8      	str	r0, [r7, #12]
 8006542:	60b9      	str	r1, [r7, #8]
 8006544:	607a      	str	r2, [r7, #4]
 8006546:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800654e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006550:	7dfb      	ldrb	r3, [r7, #23]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d003      	beq.n	800655e <HAL_CAN_GetRxMessage+0x24>
 8006556:	7dfb      	ldrb	r3, [r7, #23]
 8006558:	2b02      	cmp	r3, #2
 800655a:	f040 8103 	bne.w	8006764 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10e      	bne.n	8006582 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d116      	bne.n	80065a0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006576:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e0f7      	b.n	8006772 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	f003 0303 	and.w	r3, r3, #3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d107      	bne.n	80065a0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006594:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e0e8      	b.n	8006772 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	331b      	adds	r3, #27
 80065a8:	011b      	lsls	r3, r3, #4
 80065aa:	4413      	add	r3, r2
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0204 	and.w	r2, r3, #4
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d10c      	bne.n	80065d8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	331b      	adds	r3, #27
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	4413      	add	r3, r2
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	0d5b      	lsrs	r3, r3, #21
 80065ce:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	e00b      	b.n	80065f0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	331b      	adds	r3, #27
 80065e0:	011b      	lsls	r3, r3, #4
 80065e2:	4413      	add	r3, r2
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	08db      	lsrs	r3, r3, #3
 80065e8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	331b      	adds	r3, #27
 80065f8:	011b      	lsls	r3, r3, #4
 80065fa:	4413      	add	r3, r2
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0202 	and.w	r2, r3, #2
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	331b      	adds	r3, #27
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	4413      	add	r3, r2
 8006612:	3304      	adds	r3, #4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0308 	and.w	r3, r3, #8
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2208      	movs	r2, #8
 8006622:	611a      	str	r2, [r3, #16]
 8006624:	e00b      	b.n	800663e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	331b      	adds	r3, #27
 800662e:	011b      	lsls	r3, r3, #4
 8006630:	4413      	add	r3, r2
 8006632:	3304      	adds	r3, #4
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 020f 	and.w	r2, r3, #15
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	331b      	adds	r3, #27
 8006646:	011b      	lsls	r3, r3, #4
 8006648:	4413      	add	r3, r2
 800664a:	3304      	adds	r3, #4
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	0a1b      	lsrs	r3, r3, #8
 8006650:	b2da      	uxtb	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	331b      	adds	r3, #27
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	4413      	add	r3, r2
 8006662:	3304      	adds	r3, #4
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	0c1b      	lsrs	r3, r3, #16
 8006668:	b29a      	uxth	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	011b      	lsls	r3, r3, #4
 8006676:	4413      	add	r3, r2
 8006678:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	b2da      	uxtb	r2, r3
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	4413      	add	r3, r2
 800668e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	0a1a      	lsrs	r2, r3, #8
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	3301      	adds	r3, #1
 800669a:	b2d2      	uxtb	r2, r2
 800669c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	0c1a      	lsrs	r2, r3, #16
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	3302      	adds	r3, #2
 80066b4:	b2d2      	uxtb	r2, r2
 80066b6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	0e1a      	lsrs	r2, r3, #24
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	3303      	adds	r3, #3
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	011b      	lsls	r3, r3, #4
 80066da:	4413      	add	r3, r2
 80066dc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	3304      	adds	r3, #4
 80066e6:	b2d2      	uxtb	r2, r2
 80066e8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	4413      	add	r3, r2
 80066f4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	0a1a      	lsrs	r2, r3, #8
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	3305      	adds	r3, #5
 8006700:	b2d2      	uxtb	r2, r2
 8006702:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	011b      	lsls	r3, r3, #4
 800670c:	4413      	add	r3, r2
 800670e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	0c1a      	lsrs	r2, r3, #16
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	3306      	adds	r3, #6
 800671a:	b2d2      	uxtb	r2, r2
 800671c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	011b      	lsls	r3, r3, #4
 8006726:	4413      	add	r3, r2
 8006728:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	0e1a      	lsrs	r2, r3, #24
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	3307      	adds	r3, #7
 8006734:	b2d2      	uxtb	r2, r2
 8006736:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d108      	bne.n	8006750 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f042 0220 	orr.w	r2, r2, #32
 800674c:	60da      	str	r2, [r3, #12]
 800674e:	e007      	b.n	8006760 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	691a      	ldr	r2, [r3, #16]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f042 0220 	orr.w	r2, r2, #32
 800675e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	e006      	b.n	8006772 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006768:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
  }
}
 8006772:	4618      	mov	r0, r3
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800677e:	b480      	push	{r7}
 8006780:	b085      	sub	sp, #20
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
 8006786:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8006788:	2300      	movs	r3, #0
 800678a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006792:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006794:	7afb      	ldrb	r3, [r7, #11]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d002      	beq.n	80067a0 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800679a:	7afb      	ldrb	r3, [r7, #11]
 800679c:	2b02      	cmp	r3, #2
 800679e:	d10f      	bne.n	80067c0 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d106      	bne.n	80067b4 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	f003 0303 	and.w	r3, r3, #3
 80067b0:	60fb      	str	r3, [r7, #12]
 80067b2:	e005      	b.n	80067c0 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80067c0:	68fb      	ldr	r3, [r7, #12]
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3714      	adds	r7, #20
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80067ce:	b480      	push	{r7}
 80067d0:	b085      	sub	sp, #20
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
 80067d6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80067de:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80067e0:	7bfb      	ldrb	r3, [r7, #15]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d002      	beq.n	80067ec <HAL_CAN_ActivateNotification+0x1e>
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d109      	bne.n	8006800 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6959      	ldr	r1, [r3, #20]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80067fc:	2300      	movs	r3, #0
 80067fe:	e006      	b.n	800680e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006804:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
  }
}
 800680e:	4618      	mov	r0, r3
 8006810:	3714      	adds	r7, #20
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800681a:	b580      	push	{r7, lr}
 800681c:	b08a      	sub	sp, #40	@ 0x28
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006822:	2300      	movs	r3, #0
 8006824:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006856:	6a3b      	ldr	r3, [r7, #32]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d07c      	beq.n	800695a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d023      	beq.n	80068b2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2201      	movs	r2, #1
 8006870:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f7fc f921 	bl	8002ac4 <HAL_CAN_TxMailbox0CompleteCallback>
 8006882:	e016      	b.n	80068b2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	f003 0304 	and.w	r3, r3, #4
 800688a:	2b00      	cmp	r3, #0
 800688c:	d004      	beq.n	8006898 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800688e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006890:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006894:	627b      	str	r3, [r7, #36]	@ 0x24
 8006896:	e00c      	b.n	80068b2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	f003 0308 	and.w	r3, r3, #8
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d004      	beq.n	80068ac <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80068a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80068a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068aa:	e002      	b.n	80068b2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f96b 	bl	8006b88 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d024      	beq.n	8006906 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7fc f90f 	bl	8002af4 <HAL_CAN_TxMailbox1CompleteCallback>
 80068d6:	e016      	b.n	8006906 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d004      	beq.n	80068ec <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80068e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ea:	e00c      	b.n	8006906 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d004      	beq.n	8006900 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80068f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80068fe:	e002      	b.n	8006906 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f94b 	bl	8006b9c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d024      	beq.n	800695a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006918:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d003      	beq.n	800692c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7fc f8fd 	bl	8002b24 <HAL_CAN_TxMailbox2CompleteCallback>
 800692a:	e016      	b.n	800695a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d004      	beq.n	8006940 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800693c:	627b      	str	r3, [r7, #36]	@ 0x24
 800693e:	e00c      	b.n	800695a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d004      	beq.n	8006954 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006950:	627b      	str	r3, [r7, #36]	@ 0x24
 8006952:	e002      	b.n	800695a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 f92b 	bl	8006bb0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	f003 0308 	and.w	r3, r3, #8
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00c      	beq.n	800697e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	f003 0310 	and.w	r3, r3, #16
 800696a:	2b00      	cmp	r3, #0
 800696c:	d007      	beq.n	800697e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006970:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006974:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2210      	movs	r2, #16
 800697c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800697e:	6a3b      	ldr	r3, [r7, #32]
 8006980:	f003 0304 	and.w	r3, r3, #4
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00b      	beq.n	80069a0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	f003 0308 	and.w	r3, r3, #8
 800698e:	2b00      	cmp	r3, #0
 8006990:	d006      	beq.n	80069a0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2208      	movs	r2, #8
 8006998:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 f912 	bl	8006bc4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80069a0:	6a3b      	ldr	r3, [r7, #32]
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d009      	beq.n	80069be <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	f003 0303 	and.w	r3, r3, #3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d002      	beq.n	80069be <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7fb fbc1 	bl	8002140 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80069be:	6a3b      	ldr	r3, [r7, #32]
 80069c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00c      	beq.n	80069e2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	f003 0310 	and.w	r3, r3, #16
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d007      	beq.n	80069e2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80069d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2210      	movs	r2, #16
 80069e0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	f003 0320 	and.w	r3, r3, #32
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00b      	beq.n	8006a04 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f003 0308 	and.w	r3, r3, #8
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d006      	beq.n	8006a04 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	2208      	movs	r2, #8
 80069fc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f8f4 	bl	8006bec <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	f003 0310 	and.w	r3, r3, #16
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d009      	beq.n	8006a22 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	f003 0303 	and.w	r3, r3, #3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d002      	beq.n	8006a22 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 f8db 	bl	8006bd8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00b      	beq.n	8006a44 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	f003 0310 	and.w	r3, r3, #16
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d006      	beq.n	8006a44 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2210      	movs	r2, #16
 8006a3c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 f8de 	bl	8006c00 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00b      	beq.n	8006a66 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f003 0308 	and.w	r3, r3, #8
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d006      	beq.n	8006a66 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 f8d7 	bl	8006c14 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006a66:	6a3b      	ldr	r3, [r7, #32]
 8006a68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d07b      	beq.n	8006b68 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	f003 0304 	and.w	r3, r3, #4
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d072      	beq.n	8006b60 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006a7a:	6a3b      	ldr	r3, [r7, #32]
 8006a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d008      	beq.n	8006a96 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d003      	beq.n	8006a96 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a90:	f043 0301 	orr.w	r3, r3, #1
 8006a94:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006a96:	6a3b      	ldr	r3, [r7, #32]
 8006a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d008      	beq.n	8006ab2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d003      	beq.n	8006ab2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aac:	f043 0302 	orr.w	r3, r3, #2
 8006ab0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006ab2:	6a3b      	ldr	r3, [r7, #32]
 8006ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d008      	beq.n	8006ace <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d003      	beq.n	8006ace <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac8:	f043 0304 	orr.w	r3, r3, #4
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006ace:	6a3b      	ldr	r3, [r7, #32]
 8006ad0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d043      	beq.n	8006b60 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d03e      	beq.n	8006b60 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ae8:	2b60      	cmp	r3, #96	@ 0x60
 8006aea:	d02b      	beq.n	8006b44 <HAL_CAN_IRQHandler+0x32a>
 8006aec:	2b60      	cmp	r3, #96	@ 0x60
 8006aee:	d82e      	bhi.n	8006b4e <HAL_CAN_IRQHandler+0x334>
 8006af0:	2b50      	cmp	r3, #80	@ 0x50
 8006af2:	d022      	beq.n	8006b3a <HAL_CAN_IRQHandler+0x320>
 8006af4:	2b50      	cmp	r3, #80	@ 0x50
 8006af6:	d82a      	bhi.n	8006b4e <HAL_CAN_IRQHandler+0x334>
 8006af8:	2b40      	cmp	r3, #64	@ 0x40
 8006afa:	d019      	beq.n	8006b30 <HAL_CAN_IRQHandler+0x316>
 8006afc:	2b40      	cmp	r3, #64	@ 0x40
 8006afe:	d826      	bhi.n	8006b4e <HAL_CAN_IRQHandler+0x334>
 8006b00:	2b30      	cmp	r3, #48	@ 0x30
 8006b02:	d010      	beq.n	8006b26 <HAL_CAN_IRQHandler+0x30c>
 8006b04:	2b30      	cmp	r3, #48	@ 0x30
 8006b06:	d822      	bhi.n	8006b4e <HAL_CAN_IRQHandler+0x334>
 8006b08:	2b10      	cmp	r3, #16
 8006b0a:	d002      	beq.n	8006b12 <HAL_CAN_IRQHandler+0x2f8>
 8006b0c:	2b20      	cmp	r3, #32
 8006b0e:	d005      	beq.n	8006b1c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006b10:	e01d      	b.n	8006b4e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b14:	f043 0308 	orr.w	r3, r3, #8
 8006b18:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b1a:	e019      	b.n	8006b50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	f043 0310 	orr.w	r3, r3, #16
 8006b22:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b24:	e014      	b.n	8006b50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	f043 0320 	orr.w	r3, r3, #32
 8006b2c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b2e:	e00f      	b.n	8006b50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b36:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b38:	e00a      	b.n	8006b50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b40:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b42:	e005      	b.n	8006b50 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b4a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006b4c:	e000      	b.n	8006b50 <HAL_CAN_IRQHandler+0x336>
            break;
 8006b4e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699a      	ldr	r2, [r3, #24]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006b5e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2204      	movs	r2, #4
 8006b66:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d008      	beq.n	8006b80 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b74:	431a      	orrs	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7fb ffea 	bl	8002b54 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006b80:	bf00      	nop
 8006b82:	3728      	adds	r7, #40	@ 0x28
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c36:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 8006c38:	7bfb      	ldrb	r3, [r7, #15]
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d002      	beq.n	8006c44 <HAL_CAN_GetState+0x1c>
 8006c3e:	7bfb      	ldrb	r3, [r7, #15]
 8006c40:	2b02      	cmp	r3, #2
 8006c42:	d112      	bne.n	8006c6a <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f003 0302 	and.w	r3, r3, #2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d002      	beq.n	8006c58 <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8006c52:	2304      	movs	r3, #4
 8006c54:	73fb      	strb	r3, [r7, #15]
 8006c56:	e008      	b.n	8006c6a <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0302 	and.w	r3, r3, #2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d001      	beq.n	8006c6a <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8006c66:	2303      	movs	r3, #3
 8006c68:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 8006c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3714      	adds	r7, #20
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <__NVIC_SetPriorityGrouping>:
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c88:	4b0c      	ldr	r3, [pc, #48]	@ (8006cbc <__NVIC_SetPriorityGrouping+0x44>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006c94:	4013      	ands	r3, r2
 8006c96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ca0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006ca4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006caa:	4a04      	ldr	r2, [pc, #16]	@ (8006cbc <__NVIC_SetPriorityGrouping+0x44>)
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	60d3      	str	r3, [r2, #12]
}
 8006cb0:	bf00      	nop
 8006cb2:	3714      	adds	r7, #20
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr
 8006cbc:	e000ed00 	.word	0xe000ed00

08006cc0 <__NVIC_GetPriorityGrouping>:
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006cc4:	4b04      	ldr	r3, [pc, #16]	@ (8006cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	0a1b      	lsrs	r3, r3, #8
 8006cca:	f003 0307 	and.w	r3, r3, #7
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr
 8006cd8:	e000ed00 	.word	0xe000ed00

08006cdc <__NVIC_EnableIRQ>:
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	db0b      	blt.n	8006d06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006cee:	79fb      	ldrb	r3, [r7, #7]
 8006cf0:	f003 021f 	and.w	r2, r3, #31
 8006cf4:	4907      	ldr	r1, [pc, #28]	@ (8006d14 <__NVIC_EnableIRQ+0x38>)
 8006cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cfa:	095b      	lsrs	r3, r3, #5
 8006cfc:	2001      	movs	r0, #1
 8006cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8006d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	e000e100 	.word	0xe000e100

08006d18 <__NVIC_DisableIRQ>:
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	4603      	mov	r3, r0
 8006d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	db12      	blt.n	8006d50 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d2a:	79fb      	ldrb	r3, [r7, #7]
 8006d2c:	f003 021f 	and.w	r2, r3, #31
 8006d30:	490a      	ldr	r1, [pc, #40]	@ (8006d5c <__NVIC_DisableIRQ+0x44>)
 8006d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d36:	095b      	lsrs	r3, r3, #5
 8006d38:	2001      	movs	r0, #1
 8006d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8006d3e:	3320      	adds	r3, #32
 8006d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006d44:	f3bf 8f4f 	dsb	sy
}
 8006d48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006d4a:	f3bf 8f6f 	isb	sy
}
 8006d4e:	bf00      	nop
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	e000e100 	.word	0xe000e100

08006d60 <__NVIC_SetPriority>:
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	4603      	mov	r3, r0
 8006d68:	6039      	str	r1, [r7, #0]
 8006d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	db0a      	blt.n	8006d8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	b2da      	uxtb	r2, r3
 8006d78:	490c      	ldr	r1, [pc, #48]	@ (8006dac <__NVIC_SetPriority+0x4c>)
 8006d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d7e:	0112      	lsls	r2, r2, #4
 8006d80:	b2d2      	uxtb	r2, r2
 8006d82:	440b      	add	r3, r1
 8006d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d88:	e00a      	b.n	8006da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	b2da      	uxtb	r2, r3
 8006d8e:	4908      	ldr	r1, [pc, #32]	@ (8006db0 <__NVIC_SetPriority+0x50>)
 8006d90:	79fb      	ldrb	r3, [r7, #7]
 8006d92:	f003 030f 	and.w	r3, r3, #15
 8006d96:	3b04      	subs	r3, #4
 8006d98:	0112      	lsls	r2, r2, #4
 8006d9a:	b2d2      	uxtb	r2, r2
 8006d9c:	440b      	add	r3, r1
 8006d9e:	761a      	strb	r2, [r3, #24]
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr
 8006dac:	e000e100 	.word	0xe000e100
 8006db0:	e000ed00 	.word	0xe000ed00

08006db4 <NVIC_EncodePriority>:
{
 8006db4:	b480      	push	{r7}
 8006db6:	b089      	sub	sp, #36	@ 0x24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f003 0307 	and.w	r3, r3, #7
 8006dc6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	f1c3 0307 	rsb	r3, r3, #7
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	bf28      	it	cs
 8006dd2:	2304      	movcs	r3, #4
 8006dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	3304      	adds	r3, #4
 8006dda:	2b06      	cmp	r3, #6
 8006ddc:	d902      	bls.n	8006de4 <NVIC_EncodePriority+0x30>
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	3b03      	subs	r3, #3
 8006de2:	e000      	b.n	8006de6 <NVIC_EncodePriority+0x32>
 8006de4:	2300      	movs	r3, #0
 8006de6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006de8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	fa02 f303 	lsl.w	r3, r2, r3
 8006df2:	43da      	mvns	r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	401a      	ands	r2, r3
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	fa01 f303 	lsl.w	r3, r1, r3
 8006e06:	43d9      	mvns	r1, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e0c:	4313      	orrs	r3, r2
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3724      	adds	r7, #36	@ 0x24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
	...

08006e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e2c:	d301      	bcc.n	8006e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e00f      	b.n	8006e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e32:	4a0a      	ldr	r2, [pc, #40]	@ (8006e5c <SysTick_Config+0x40>)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	3b01      	subs	r3, #1
 8006e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e3a:	210f      	movs	r1, #15
 8006e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e40:	f7ff ff8e 	bl	8006d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e44:	4b05      	ldr	r3, [pc, #20]	@ (8006e5c <SysTick_Config+0x40>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e4a:	4b04      	ldr	r3, [pc, #16]	@ (8006e5c <SysTick_Config+0x40>)
 8006e4c:	2207      	movs	r2, #7
 8006e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	e000e010 	.word	0xe000e010

08006e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f7ff ff05 	bl	8006c78 <__NVIC_SetPriorityGrouping>
}
 8006e6e:	bf00      	nop
 8006e70:	3708      	adds	r7, #8
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b086      	sub	sp, #24
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	60b9      	str	r1, [r7, #8]
 8006e80:	607a      	str	r2, [r7, #4]
 8006e82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006e88:	f7ff ff1a 	bl	8006cc0 <__NVIC_GetPriorityGrouping>
 8006e8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	68b9      	ldr	r1, [r7, #8]
 8006e92:	6978      	ldr	r0, [r7, #20]
 8006e94:	f7ff ff8e 	bl	8006db4 <NVIC_EncodePriority>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7ff ff5d 	bl	8006d60 <__NVIC_SetPriority>
}
 8006ea6:	bf00      	nop
 8006ea8:	3718      	adds	r7, #24
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b082      	sub	sp, #8
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7ff ff0d 	bl	8006cdc <__NVIC_EnableIRQ>
}
 8006ec2:	bf00      	nop
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7ff ff1d 	bl	8006d18 <__NVIC_DisableIRQ>
}
 8006ede:	bf00      	nop
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b082      	sub	sp, #8
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7ff ff94 	bl	8006e1c <SysTick_Config>
 8006ef4:	4603      	mov	r3, r0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}

08006efe <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b082      	sub	sp, #8
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d101      	bne.n	8006f10 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e00e      	b.n	8006f2e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	795b      	ldrb	r3, [r3, #5]
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d105      	bne.n	8006f26 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7fd f971 	bl	8004208 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3708      	adds	r7, #8
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
	...

08006f38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006f44:	f7fe fa3e 	bl	80053c4 <HAL_GetTick>
 8006f48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e099      	b.n	8007088 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f022 0201 	bic.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f74:	e00f      	b.n	8006f96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f76:	f7fe fa25 	bl	80053c4 <HAL_GetTick>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	2b05      	cmp	r3, #5
 8006f82:	d908      	bls.n	8006f96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2220      	movs	r2, #32
 8006f88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2203      	movs	r2, #3
 8006f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e078      	b.n	8007088 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0301 	and.w	r3, r3, #1
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1e8      	bne.n	8006f76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	4b38      	ldr	r3, [pc, #224]	@ (8007090 <HAL_DMA_Init+0x158>)
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	d107      	bne.n	8007000 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	f023 0307 	bic.w	r3, r3, #7
 8007016:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	4313      	orrs	r3, r2
 8007020:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007026:	2b04      	cmp	r3, #4
 8007028:	d117      	bne.n	800705a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	4313      	orrs	r3, r2
 8007032:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00e      	beq.n	800705a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fa89 	bl	8007554 <DMA_CheckFifoParam>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d008      	beq.n	800705a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2240      	movs	r2, #64	@ 0x40
 800704c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8007056:	2301      	movs	r3, #1
 8007058:	e016      	b.n	8007088 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fa40 	bl	80074e8 <DMA_CalcBaseAndBitshift>
 8007068:	4603      	mov	r3, r0
 800706a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007070:	223f      	movs	r2, #63	@ 0x3f
 8007072:	409a      	lsls	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2201      	movs	r2, #1
 8007082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3718      	adds	r7, #24
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	f010803f 	.word	0xf010803f

08007094 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80070a2:	f7fe f98f 	bl	80053c4 <HAL_GetTick>
 80070a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d008      	beq.n	80070c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2280      	movs	r2, #128	@ 0x80
 80070b8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e052      	b.n	800716c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f022 0216 	bic.w	r2, r2, #22
 80070d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	695a      	ldr	r2, [r3, #20]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80070e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d103      	bne.n	80070f6 <HAL_DMA_Abort+0x62>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d007      	beq.n	8007106 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0208 	bic.w	r2, r2, #8
 8007104:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f022 0201 	bic.w	r2, r2, #1
 8007114:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007116:	e013      	b.n	8007140 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007118:	f7fe f954 	bl	80053c4 <HAL_GetTick>
 800711c:	4602      	mov	r2, r0
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	1ad3      	subs	r3, r2, r3
 8007122:	2b05      	cmp	r3, #5
 8007124:	d90c      	bls.n	8007140 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2220      	movs	r2, #32
 800712a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2203      	movs	r2, #3
 8007130:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e015      	b.n	800716c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1e4      	bne.n	8007118 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007152:	223f      	movs	r2, #63	@ 0x3f
 8007154:	409a      	lsls	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	3710      	adds	r7, #16
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b02      	cmp	r3, #2
 8007186:	d004      	beq.n	8007192 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2280      	movs	r2, #128	@ 0x80
 800718c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e00c      	b.n	80071ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2205      	movs	r2, #5
 8007196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f022 0201 	bic.w	r2, r2, #1
 80071a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80071c0:	2300      	movs	r3, #0
 80071c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80071c4:	4b8e      	ldr	r3, [pc, #568]	@ (8007400 <HAL_DMA_IRQHandler+0x248>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a8e      	ldr	r2, [pc, #568]	@ (8007404 <HAL_DMA_IRQHandler+0x24c>)
 80071ca:	fba2 2303 	umull	r2, r3, r2, r3
 80071ce:	0a9b      	lsrs	r3, r3, #10
 80071d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071e2:	2208      	movs	r2, #8
 80071e4:	409a      	lsls	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	4013      	ands	r3, r2
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d01a      	beq.n	8007224 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 0304 	and.w	r3, r3, #4
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d013      	beq.n	8007224 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f022 0204 	bic.w	r2, r2, #4
 800720a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007210:	2208      	movs	r2, #8
 8007212:	409a      	lsls	r2, r3
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800721c:	f043 0201 	orr.w	r2, r3, #1
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007228:	2201      	movs	r2, #1
 800722a:	409a      	lsls	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	4013      	ands	r3, r2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d012      	beq.n	800725a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00b      	beq.n	800725a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007246:	2201      	movs	r2, #1
 8007248:	409a      	lsls	r2, r3
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007252:	f043 0202 	orr.w	r2, r3, #2
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800725e:	2204      	movs	r2, #4
 8007260:	409a      	lsls	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	4013      	ands	r3, r2
 8007266:	2b00      	cmp	r3, #0
 8007268:	d012      	beq.n	8007290 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00b      	beq.n	8007290 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800727c:	2204      	movs	r2, #4
 800727e:	409a      	lsls	r2, r3
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007288:	f043 0204 	orr.w	r2, r3, #4
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007294:	2210      	movs	r2, #16
 8007296:	409a      	lsls	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	4013      	ands	r3, r2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d043      	beq.n	8007328 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 0308 	and.w	r3, r3, #8
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d03c      	beq.n	8007328 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072b2:	2210      	movs	r2, #16
 80072b4:	409a      	lsls	r2, r3
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d018      	beq.n	80072fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d108      	bne.n	80072e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d024      	beq.n	8007328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	4798      	blx	r3
 80072e6:	e01f      	b.n	8007328 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d01b      	beq.n	8007328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	4798      	blx	r3
 80072f8:	e016      	b.n	8007328 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007304:	2b00      	cmp	r3, #0
 8007306:	d107      	bne.n	8007318 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f022 0208 	bic.w	r2, r2, #8
 8007316:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800731c:	2b00      	cmp	r3, #0
 800731e:	d003      	beq.n	8007328 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800732c:	2220      	movs	r2, #32
 800732e:	409a      	lsls	r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4013      	ands	r3, r2
 8007334:	2b00      	cmp	r3, #0
 8007336:	f000 808f 	beq.w	8007458 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0310 	and.w	r3, r3, #16
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 8087 	beq.w	8007458 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800734e:	2220      	movs	r2, #32
 8007350:	409a      	lsls	r2, r3
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b05      	cmp	r3, #5
 8007360:	d136      	bne.n	80073d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f022 0216 	bic.w	r2, r2, #22
 8007370:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	695a      	ldr	r2, [r3, #20]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007380:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007386:	2b00      	cmp	r3, #0
 8007388:	d103      	bne.n	8007392 <HAL_DMA_IRQHandler+0x1da>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800738e:	2b00      	cmp	r3, #0
 8007390:	d007      	beq.n	80073a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f022 0208 	bic.w	r2, r2, #8
 80073a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073a6:	223f      	movs	r2, #63	@ 0x3f
 80073a8:	409a      	lsls	r2, r3
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2201      	movs	r2, #1
 80073b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d07e      	beq.n	80074c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	4798      	blx	r3
        }
        return;
 80073ce:	e079      	b.n	80074c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d01d      	beq.n	800741a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d10d      	bne.n	8007408 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d031      	beq.n	8007458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	4798      	blx	r3
 80073fc:	e02c      	b.n	8007458 <HAL_DMA_IRQHandler+0x2a0>
 80073fe:	bf00      	nop
 8007400:	200000f0 	.word	0x200000f0
 8007404:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800740c:	2b00      	cmp	r3, #0
 800740e:	d023      	beq.n	8007458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	4798      	blx	r3
 8007418:	e01e      	b.n	8007458 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10f      	bne.n	8007448 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f022 0210 	bic.w	r2, r2, #16
 8007436:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800744c:	2b00      	cmp	r3, #0
 800744e:	d003      	beq.n	8007458 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800745c:	2b00      	cmp	r3, #0
 800745e:	d032      	beq.n	80074c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007464:	f003 0301 	and.w	r3, r3, #1
 8007468:	2b00      	cmp	r3, #0
 800746a:	d022      	beq.n	80074b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2205      	movs	r2, #5
 8007470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f022 0201 	bic.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	3301      	adds	r3, #1
 8007488:	60bb      	str	r3, [r7, #8]
 800748a:	697a      	ldr	r2, [r7, #20]
 800748c:	429a      	cmp	r2, r3
 800748e:	d307      	bcc.n	80074a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f2      	bne.n	8007484 <HAL_DMA_IRQHandler+0x2cc>
 800749e:	e000      	b.n	80074a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80074a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d005      	beq.n	80074c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	4798      	blx	r3
 80074c2:	e000      	b.n	80074c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80074c4:	bf00      	nop
    }
  }
}
 80074c6:	3718      	adds	r7, #24
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80074da:	b2db      	uxtb	r3, r3
}
 80074dc:	4618      	mov	r0, r3
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	3b10      	subs	r3, #16
 80074f8:	4a14      	ldr	r2, [pc, #80]	@ (800754c <DMA_CalcBaseAndBitshift+0x64>)
 80074fa:	fba2 2303 	umull	r2, r3, r2, r3
 80074fe:	091b      	lsrs	r3, r3, #4
 8007500:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007502:	4a13      	ldr	r2, [pc, #76]	@ (8007550 <DMA_CalcBaseAndBitshift+0x68>)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	4413      	add	r3, r2
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	461a      	mov	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b03      	cmp	r3, #3
 8007514:	d909      	bls.n	800752a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800751e:	f023 0303 	bic.w	r3, r3, #3
 8007522:	1d1a      	adds	r2, r3, #4
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	659a      	str	r2, [r3, #88]	@ 0x58
 8007528:	e007      	b.n	800753a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007532:	f023 0303 	bic.w	r3, r3, #3
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800753e:	4618      	mov	r0, r3
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	aaaaaaab 	.word	0xaaaaaaab
 8007550:	08011cbc 	.word	0x08011cbc

08007554 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800755c:	2300      	movs	r3, #0
 800755e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007564:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d11f      	bne.n	80075ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2b03      	cmp	r3, #3
 8007572:	d856      	bhi.n	8007622 <DMA_CheckFifoParam+0xce>
 8007574:	a201      	add	r2, pc, #4	@ (adr r2, 800757c <DMA_CheckFifoParam+0x28>)
 8007576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757a:	bf00      	nop
 800757c:	0800758d 	.word	0x0800758d
 8007580:	0800759f 	.word	0x0800759f
 8007584:	0800758d 	.word	0x0800758d
 8007588:	08007623 	.word	0x08007623
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d046      	beq.n	8007626 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800759c:	e043      	b.n	8007626 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075a6:	d140      	bne.n	800762a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075ac:	e03d      	b.n	800762a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075b6:	d121      	bne.n	80075fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	2b03      	cmp	r3, #3
 80075bc:	d837      	bhi.n	800762e <DMA_CheckFifoParam+0xda>
 80075be:	a201      	add	r2, pc, #4	@ (adr r2, 80075c4 <DMA_CheckFifoParam+0x70>)
 80075c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c4:	080075d5 	.word	0x080075d5
 80075c8:	080075db 	.word	0x080075db
 80075cc:	080075d5 	.word	0x080075d5
 80075d0:	080075ed 	.word	0x080075ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	73fb      	strb	r3, [r7, #15]
      break;
 80075d8:	e030      	b.n	800763c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d025      	beq.n	8007632 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075ea:	e022      	b.n	8007632 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075f4:	d11f      	bne.n	8007636 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80075fa:	e01c      	b.n	8007636 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d903      	bls.n	800760a <DMA_CheckFifoParam+0xb6>
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b03      	cmp	r3, #3
 8007606:	d003      	beq.n	8007610 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007608:	e018      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	73fb      	strb	r3, [r7, #15]
      break;
 800760e:	e015      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007614:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00e      	beq.n	800763a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	73fb      	strb	r3, [r7, #15]
      break;
 8007620:	e00b      	b.n	800763a <DMA_CheckFifoParam+0xe6>
      break;
 8007622:	bf00      	nop
 8007624:	e00a      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      break;
 8007626:	bf00      	nop
 8007628:	e008      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      break;
 800762a:	bf00      	nop
 800762c:	e006      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      break;
 800762e:	bf00      	nop
 8007630:	e004      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      break;
 8007632:	bf00      	nop
 8007634:	e002      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      break;   
 8007636:	bf00      	nop
 8007638:	e000      	b.n	800763c <DMA_CheckFifoParam+0xe8>
      break;
 800763a:	bf00      	nop
    }
  } 
  
  return status; 
 800763c:	7bfb      	ldrb	r3, [r7, #15]
}
 800763e:	4618      	mov	r0, r3
 8007640:	3714      	adds	r7, #20
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop

0800764c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800764c:	b480      	push	{r7}
 800764e:	b089      	sub	sp, #36	@ 0x24
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007656:	2300      	movs	r3, #0
 8007658:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800765a:	2300      	movs	r3, #0
 800765c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800765e:	2300      	movs	r3, #0
 8007660:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007662:	2300      	movs	r3, #0
 8007664:	61fb      	str	r3, [r7, #28]
 8007666:	e16b      	b.n	8007940 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007668:	2201      	movs	r2, #1
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	fa02 f303 	lsl.w	r3, r2, r3
 8007670:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	4013      	ands	r3, r2
 800767a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800767c:	693a      	ldr	r2, [r7, #16]
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	429a      	cmp	r2, r3
 8007682:	f040 815a 	bne.w	800793a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	f003 0303 	and.w	r3, r3, #3
 800768e:	2b01      	cmp	r3, #1
 8007690:	d005      	beq.n	800769e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800769a:	2b02      	cmp	r3, #2
 800769c:	d130      	bne.n	8007700 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	005b      	lsls	r3, r3, #1
 80076a8:	2203      	movs	r2, #3
 80076aa:	fa02 f303 	lsl.w	r3, r2, r3
 80076ae:	43db      	mvns	r3, r3
 80076b0:	69ba      	ldr	r2, [r7, #24]
 80076b2:	4013      	ands	r3, r2
 80076b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	005b      	lsls	r3, r3, #1
 80076be:	fa02 f303 	lsl.w	r3, r2, r3
 80076c2:	69ba      	ldr	r2, [r7, #24]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	69ba      	ldr	r2, [r7, #24]
 80076cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80076d4:	2201      	movs	r2, #1
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	fa02 f303 	lsl.w	r3, r2, r3
 80076dc:	43db      	mvns	r3, r3
 80076de:	69ba      	ldr	r2, [r7, #24]
 80076e0:	4013      	ands	r3, r2
 80076e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	091b      	lsrs	r3, r3, #4
 80076ea:	f003 0201 	and.w	r2, r3, #1
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	fa02 f303 	lsl.w	r3, r2, r3
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	69ba      	ldr	r2, [r7, #24]
 80076fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	f003 0303 	and.w	r3, r3, #3
 8007708:	2b03      	cmp	r3, #3
 800770a:	d017      	beq.n	800773c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	005b      	lsls	r3, r3, #1
 8007716:	2203      	movs	r2, #3
 8007718:	fa02 f303 	lsl.w	r3, r2, r3
 800771c:	43db      	mvns	r3, r3
 800771e:	69ba      	ldr	r2, [r7, #24]
 8007720:	4013      	ands	r3, r2
 8007722:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	fa02 f303 	lsl.w	r3, r2, r3
 8007730:	69ba      	ldr	r2, [r7, #24]
 8007732:	4313      	orrs	r3, r2
 8007734:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	69ba      	ldr	r2, [r7, #24]
 800773a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	f003 0303 	and.w	r3, r3, #3
 8007744:	2b02      	cmp	r3, #2
 8007746:	d123      	bne.n	8007790 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	08da      	lsrs	r2, r3, #3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	3208      	adds	r2, #8
 8007750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007754:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	f003 0307 	and.w	r3, r3, #7
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	220f      	movs	r2, #15
 8007760:	fa02 f303 	lsl.w	r3, r2, r3
 8007764:	43db      	mvns	r3, r3
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	4013      	ands	r3, r2
 800776a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	691a      	ldr	r2, [r3, #16]
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	f003 0307 	and.w	r3, r3, #7
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	fa02 f303 	lsl.w	r3, r2, r3
 800777c:	69ba      	ldr	r2, [r7, #24]
 800777e:	4313      	orrs	r3, r2
 8007780:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	08da      	lsrs	r2, r3, #3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	3208      	adds	r2, #8
 800778a:	69b9      	ldr	r1, [r7, #24]
 800778c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	2203      	movs	r2, #3
 800779c:	fa02 f303 	lsl.w	r3, r2, r3
 80077a0:	43db      	mvns	r3, r3
 80077a2:	69ba      	ldr	r2, [r7, #24]
 80077a4:	4013      	ands	r3, r2
 80077a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f003 0203 	and.w	r2, r3, #3
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	005b      	lsls	r3, r3, #1
 80077b4:	fa02 f303 	lsl.w	r3, r2, r3
 80077b8:	69ba      	ldr	r2, [r7, #24]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	69ba      	ldr	r2, [r7, #24]
 80077c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 80b4 	beq.w	800793a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077d2:	2300      	movs	r3, #0
 80077d4:	60fb      	str	r3, [r7, #12]
 80077d6:	4b60      	ldr	r3, [pc, #384]	@ (8007958 <HAL_GPIO_Init+0x30c>)
 80077d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077da:	4a5f      	ldr	r2, [pc, #380]	@ (8007958 <HAL_GPIO_Init+0x30c>)
 80077dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80077e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80077e2:	4b5d      	ldr	r3, [pc, #372]	@ (8007958 <HAL_GPIO_Init+0x30c>)
 80077e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077ea:	60fb      	str	r3, [r7, #12]
 80077ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80077ee:	4a5b      	ldr	r2, [pc, #364]	@ (800795c <HAL_GPIO_Init+0x310>)
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	089b      	lsrs	r3, r3, #2
 80077f4:	3302      	adds	r3, #2
 80077f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	f003 0303 	and.w	r3, r3, #3
 8007802:	009b      	lsls	r3, r3, #2
 8007804:	220f      	movs	r2, #15
 8007806:	fa02 f303 	lsl.w	r3, r2, r3
 800780a:	43db      	mvns	r3, r3
 800780c:	69ba      	ldr	r2, [r7, #24]
 800780e:	4013      	ands	r3, r2
 8007810:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a52      	ldr	r2, [pc, #328]	@ (8007960 <HAL_GPIO_Init+0x314>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d02b      	beq.n	8007872 <HAL_GPIO_Init+0x226>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a51      	ldr	r2, [pc, #324]	@ (8007964 <HAL_GPIO_Init+0x318>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d025      	beq.n	800786e <HAL_GPIO_Init+0x222>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a50      	ldr	r2, [pc, #320]	@ (8007968 <HAL_GPIO_Init+0x31c>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d01f      	beq.n	800786a <HAL_GPIO_Init+0x21e>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a4f      	ldr	r2, [pc, #316]	@ (800796c <HAL_GPIO_Init+0x320>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d019      	beq.n	8007866 <HAL_GPIO_Init+0x21a>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a4e      	ldr	r2, [pc, #312]	@ (8007970 <HAL_GPIO_Init+0x324>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d013      	beq.n	8007862 <HAL_GPIO_Init+0x216>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a4d      	ldr	r2, [pc, #308]	@ (8007974 <HAL_GPIO_Init+0x328>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d00d      	beq.n	800785e <HAL_GPIO_Init+0x212>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a4c      	ldr	r2, [pc, #304]	@ (8007978 <HAL_GPIO_Init+0x32c>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d007      	beq.n	800785a <HAL_GPIO_Init+0x20e>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a4b      	ldr	r2, [pc, #300]	@ (800797c <HAL_GPIO_Init+0x330>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d101      	bne.n	8007856 <HAL_GPIO_Init+0x20a>
 8007852:	2307      	movs	r3, #7
 8007854:	e00e      	b.n	8007874 <HAL_GPIO_Init+0x228>
 8007856:	2308      	movs	r3, #8
 8007858:	e00c      	b.n	8007874 <HAL_GPIO_Init+0x228>
 800785a:	2306      	movs	r3, #6
 800785c:	e00a      	b.n	8007874 <HAL_GPIO_Init+0x228>
 800785e:	2305      	movs	r3, #5
 8007860:	e008      	b.n	8007874 <HAL_GPIO_Init+0x228>
 8007862:	2304      	movs	r3, #4
 8007864:	e006      	b.n	8007874 <HAL_GPIO_Init+0x228>
 8007866:	2303      	movs	r3, #3
 8007868:	e004      	b.n	8007874 <HAL_GPIO_Init+0x228>
 800786a:	2302      	movs	r3, #2
 800786c:	e002      	b.n	8007874 <HAL_GPIO_Init+0x228>
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <HAL_GPIO_Init+0x228>
 8007872:	2300      	movs	r3, #0
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	f002 0203 	and.w	r2, r2, #3
 800787a:	0092      	lsls	r2, r2, #2
 800787c:	4093      	lsls	r3, r2
 800787e:	69ba      	ldr	r2, [r7, #24]
 8007880:	4313      	orrs	r3, r2
 8007882:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007884:	4935      	ldr	r1, [pc, #212]	@ (800795c <HAL_GPIO_Init+0x310>)
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	089b      	lsrs	r3, r3, #2
 800788a:	3302      	adds	r3, #2
 800788c:	69ba      	ldr	r2, [r7, #24]
 800788e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007892:	4b3b      	ldr	r3, [pc, #236]	@ (8007980 <HAL_GPIO_Init+0x334>)
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	43db      	mvns	r3, r3
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	4013      	ands	r3, r2
 80078a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d003      	beq.n	80078b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80078ae:	69ba      	ldr	r2, [r7, #24]
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80078b6:	4a32      	ldr	r2, [pc, #200]	@ (8007980 <HAL_GPIO_Init+0x334>)
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80078bc:	4b30      	ldr	r3, [pc, #192]	@ (8007980 <HAL_GPIO_Init+0x334>)
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	43db      	mvns	r3, r3
 80078c6:	69ba      	ldr	r2, [r7, #24]
 80078c8:	4013      	ands	r3, r2
 80078ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d003      	beq.n	80078e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	4313      	orrs	r3, r2
 80078de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80078e0:	4a27      	ldr	r2, [pc, #156]	@ (8007980 <HAL_GPIO_Init+0x334>)
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80078e6:	4b26      	ldr	r3, [pc, #152]	@ (8007980 <HAL_GPIO_Init+0x334>)
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	43db      	mvns	r3, r3
 80078f0:	69ba      	ldr	r2, [r7, #24]
 80078f2:	4013      	ands	r3, r2
 80078f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	4313      	orrs	r3, r2
 8007908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800790a:	4a1d      	ldr	r2, [pc, #116]	@ (8007980 <HAL_GPIO_Init+0x334>)
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007910:	4b1b      	ldr	r3, [pc, #108]	@ (8007980 <HAL_GPIO_Init+0x334>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	43db      	mvns	r3, r3
 800791a:	69ba      	ldr	r2, [r7, #24]
 800791c:	4013      	ands	r3, r2
 800791e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d003      	beq.n	8007934 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	4313      	orrs	r3, r2
 8007932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007934:	4a12      	ldr	r2, [pc, #72]	@ (8007980 <HAL_GPIO_Init+0x334>)
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	3301      	adds	r3, #1
 800793e:	61fb      	str	r3, [r7, #28]
 8007940:	69fb      	ldr	r3, [r7, #28]
 8007942:	2b0f      	cmp	r3, #15
 8007944:	f67f ae90 	bls.w	8007668 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007948:	bf00      	nop
 800794a:	bf00      	nop
 800794c:	3724      	adds	r7, #36	@ 0x24
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	40023800 	.word	0x40023800
 800795c:	40013800 	.word	0x40013800
 8007960:	40020000 	.word	0x40020000
 8007964:	40020400 	.word	0x40020400
 8007968:	40020800 	.word	0x40020800
 800796c:	40020c00 	.word	0x40020c00
 8007970:	40021000 	.word	0x40021000
 8007974:	40021400 	.word	0x40021400
 8007978:	40021800 	.word	0x40021800
 800797c:	40021c00 	.word	0x40021c00
 8007980:	40013c00 	.word	0x40013c00

08007984 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007984:	b480      	push	{r7}
 8007986:	b087      	sub	sp, #28
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800798e:	2300      	movs	r3, #0
 8007990:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007992:	2300      	movs	r3, #0
 8007994:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007996:	2300      	movs	r3, #0
 8007998:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800799a:	2300      	movs	r3, #0
 800799c:	617b      	str	r3, [r7, #20]
 800799e:	e0cd      	b.n	8007b3c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80079a0:	2201      	movs	r2, #1
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	fa02 f303 	lsl.w	r3, r2, r3
 80079a8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	4013      	ands	r3, r2
 80079b0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	f040 80bd 	bne.w	8007b36 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80079bc:	4a65      	ldr	r2, [pc, #404]	@ (8007b54 <HAL_GPIO_DeInit+0x1d0>)
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	089b      	lsrs	r3, r3, #2
 80079c2:	3302      	adds	r3, #2
 80079c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079c8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f003 0303 	and.w	r3, r3, #3
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	220f      	movs	r2, #15
 80079d4:	fa02 f303 	lsl.w	r3, r2, r3
 80079d8:	68ba      	ldr	r2, [r7, #8]
 80079da:	4013      	ands	r3, r2
 80079dc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a5d      	ldr	r2, [pc, #372]	@ (8007b58 <HAL_GPIO_DeInit+0x1d4>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d02b      	beq.n	8007a3e <HAL_GPIO_DeInit+0xba>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a5c      	ldr	r2, [pc, #368]	@ (8007b5c <HAL_GPIO_DeInit+0x1d8>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d025      	beq.n	8007a3a <HAL_GPIO_DeInit+0xb6>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a5b      	ldr	r2, [pc, #364]	@ (8007b60 <HAL_GPIO_DeInit+0x1dc>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d01f      	beq.n	8007a36 <HAL_GPIO_DeInit+0xb2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a5a      	ldr	r2, [pc, #360]	@ (8007b64 <HAL_GPIO_DeInit+0x1e0>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d019      	beq.n	8007a32 <HAL_GPIO_DeInit+0xae>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a59      	ldr	r2, [pc, #356]	@ (8007b68 <HAL_GPIO_DeInit+0x1e4>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d013      	beq.n	8007a2e <HAL_GPIO_DeInit+0xaa>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a58      	ldr	r2, [pc, #352]	@ (8007b6c <HAL_GPIO_DeInit+0x1e8>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d00d      	beq.n	8007a2a <HAL_GPIO_DeInit+0xa6>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a57      	ldr	r2, [pc, #348]	@ (8007b70 <HAL_GPIO_DeInit+0x1ec>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d007      	beq.n	8007a26 <HAL_GPIO_DeInit+0xa2>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a56      	ldr	r2, [pc, #344]	@ (8007b74 <HAL_GPIO_DeInit+0x1f0>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d101      	bne.n	8007a22 <HAL_GPIO_DeInit+0x9e>
 8007a1e:	2307      	movs	r3, #7
 8007a20:	e00e      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a22:	2308      	movs	r3, #8
 8007a24:	e00c      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a26:	2306      	movs	r3, #6
 8007a28:	e00a      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a2a:	2305      	movs	r3, #5
 8007a2c:	e008      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a2e:	2304      	movs	r3, #4
 8007a30:	e006      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a32:	2303      	movs	r3, #3
 8007a34:	e004      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a36:	2302      	movs	r3, #2
 8007a38:	e002      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e000      	b.n	8007a40 <HAL_GPIO_DeInit+0xbc>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	f002 0203 	and.w	r2, r2, #3
 8007a46:	0092      	lsls	r2, r2, #2
 8007a48:	4093      	lsls	r3, r2
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d132      	bne.n	8007ab6 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007a50:	4b49      	ldr	r3, [pc, #292]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	43db      	mvns	r3, r3
 8007a58:	4947      	ldr	r1, [pc, #284]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007a5e:	4b46      	ldr	r3, [pc, #280]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a60:	685a      	ldr	r2, [r3, #4]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	43db      	mvns	r3, r3
 8007a66:	4944      	ldr	r1, [pc, #272]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a68:	4013      	ands	r3, r2
 8007a6a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007a6c:	4b42      	ldr	r3, [pc, #264]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a6e:	68da      	ldr	r2, [r3, #12]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	43db      	mvns	r3, r3
 8007a74:	4940      	ldr	r1, [pc, #256]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a76:	4013      	ands	r3, r2
 8007a78:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a7c:	689a      	ldr	r2, [r3, #8]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	43db      	mvns	r3, r3
 8007a82:	493d      	ldr	r1, [pc, #244]	@ (8007b78 <HAL_GPIO_DeInit+0x1f4>)
 8007a84:	4013      	ands	r3, r2
 8007a86:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f003 0303 	and.w	r3, r3, #3
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	220f      	movs	r2, #15
 8007a92:	fa02 f303 	lsl.w	r3, r2, r3
 8007a96:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007a98:	4a2e      	ldr	r2, [pc, #184]	@ (8007b54 <HAL_GPIO_DeInit+0x1d0>)
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	089b      	lsrs	r3, r3, #2
 8007a9e:	3302      	adds	r3, #2
 8007aa0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	43da      	mvns	r2, r3
 8007aa8:	482a      	ldr	r0, [pc, #168]	@ (8007b54 <HAL_GPIO_DeInit+0x1d0>)
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	089b      	lsrs	r3, r3, #2
 8007aae:	400a      	ands	r2, r1
 8007ab0:	3302      	adds	r3, #2
 8007ab2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	005b      	lsls	r3, r3, #1
 8007abe:	2103      	movs	r1, #3
 8007ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ac4:	43db      	mvns	r3, r3
 8007ac6:	401a      	ands	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	08da      	lsrs	r2, r3, #3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	3208      	adds	r2, #8
 8007ad4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f003 0307 	and.w	r3, r3, #7
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	220f      	movs	r2, #15
 8007ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae6:	43db      	mvns	r3, r3
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	08d2      	lsrs	r2, r2, #3
 8007aec:	4019      	ands	r1, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	3208      	adds	r2, #8
 8007af2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	68da      	ldr	r2, [r3, #12]
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	005b      	lsls	r3, r3, #1
 8007afe:	2103      	movs	r1, #3
 8007b00:	fa01 f303 	lsl.w	r3, r1, r3
 8007b04:	43db      	mvns	r3, r3
 8007b06:	401a      	ands	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685a      	ldr	r2, [r3, #4]
 8007b10:	2101      	movs	r1, #1
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	fa01 f303 	lsl.w	r3, r1, r3
 8007b18:	43db      	mvns	r3, r3
 8007b1a:	401a      	ands	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689a      	ldr	r2, [r3, #8]
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	005b      	lsls	r3, r3, #1
 8007b28:	2103      	movs	r1, #3
 8007b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b2e:	43db      	mvns	r3, r3
 8007b30:	401a      	ands	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	617b      	str	r3, [r7, #20]
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	2b0f      	cmp	r3, #15
 8007b40:	f67f af2e 	bls.w	80079a0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007b44:	bf00      	nop
 8007b46:	bf00      	nop
 8007b48:	371c      	adds	r7, #28
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	40013800 	.word	0x40013800
 8007b58:	40020000 	.word	0x40020000
 8007b5c:	40020400 	.word	0x40020400
 8007b60:	40020800 	.word	0x40020800
 8007b64:	40020c00 	.word	0x40020c00
 8007b68:	40021000 	.word	0x40021000
 8007b6c:	40021400 	.word	0x40021400
 8007b70:	40021800 	.word	0x40021800
 8007b74:	40021c00 	.word	0x40021c00
 8007b78:	40013c00 	.word	0x40013c00

08007b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	460b      	mov	r3, r1
 8007b86:	807b      	strh	r3, [r7, #2]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007b8c:	787b      	ldrb	r3, [r7, #1]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d003      	beq.n	8007b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007b92:	887a      	ldrh	r2, [r7, #2]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007b98:	e003      	b.n	8007ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007b9a:	887b      	ldrh	r3, [r7, #2]
 8007b9c:	041a      	lsls	r2, r3, #16
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	619a      	str	r2, [r3, #24]
}
 8007ba2:	bf00      	nop
 8007ba4:	370c      	adds	r7, #12
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr
	...

08007bb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d101      	bne.n	8007bc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e12b      	b.n	8007e1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d106      	bne.n	8007bdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f7fc fb38 	bl	800424c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2224      	movs	r2, #36	@ 0x24
 8007be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f022 0201 	bic.w	r2, r2, #1
 8007bf2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007c12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007c14:	f002 ff5e 	bl	800aad4 <HAL_RCC_GetPCLK1Freq>
 8007c18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	4a81      	ldr	r2, [pc, #516]	@ (8007e24 <HAL_I2C_Init+0x274>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d807      	bhi.n	8007c34 <HAL_I2C_Init+0x84>
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	4a80      	ldr	r2, [pc, #512]	@ (8007e28 <HAL_I2C_Init+0x278>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	bf94      	ite	ls
 8007c2c:	2301      	movls	r3, #1
 8007c2e:	2300      	movhi	r3, #0
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	e006      	b.n	8007c42 <HAL_I2C_Init+0x92>
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	4a7d      	ldr	r2, [pc, #500]	@ (8007e2c <HAL_I2C_Init+0x27c>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	bf94      	ite	ls
 8007c3c:	2301      	movls	r3, #1
 8007c3e:	2300      	movhi	r3, #0
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d001      	beq.n	8007c4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e0e7      	b.n	8007e1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	4a78      	ldr	r2, [pc, #480]	@ (8007e30 <HAL_I2C_Init+0x280>)
 8007c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c52:	0c9b      	lsrs	r3, r3, #18
 8007c54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68ba      	ldr	r2, [r7, #8]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	4a6a      	ldr	r2, [pc, #424]	@ (8007e24 <HAL_I2C_Init+0x274>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d802      	bhi.n	8007c84 <HAL_I2C_Init+0xd4>
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	3301      	adds	r3, #1
 8007c82:	e009      	b.n	8007c98 <HAL_I2C_Init+0xe8>
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007c8a:	fb02 f303 	mul.w	r3, r2, r3
 8007c8e:	4a69      	ldr	r2, [pc, #420]	@ (8007e34 <HAL_I2C_Init+0x284>)
 8007c90:	fba2 2303 	umull	r2, r3, r2, r3
 8007c94:	099b      	lsrs	r3, r3, #6
 8007c96:	3301      	adds	r3, #1
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	6812      	ldr	r2, [r2, #0]
 8007c9c:	430b      	orrs	r3, r1
 8007c9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007caa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	495c      	ldr	r1, [pc, #368]	@ (8007e24 <HAL_I2C_Init+0x274>)
 8007cb4:	428b      	cmp	r3, r1
 8007cb6:	d819      	bhi.n	8007cec <HAL_I2C_Init+0x13c>
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	1e59      	subs	r1, r3, #1
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	005b      	lsls	r3, r3, #1
 8007cc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007cc6:	1c59      	adds	r1, r3, #1
 8007cc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007ccc:	400b      	ands	r3, r1
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <HAL_I2C_Init+0x138>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	1e59      	subs	r1, r3, #1
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	005b      	lsls	r3, r3, #1
 8007cdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ce6:	e051      	b.n	8007d8c <HAL_I2C_Init+0x1dc>
 8007ce8:	2304      	movs	r3, #4
 8007cea:	e04f      	b.n	8007d8c <HAL_I2C_Init+0x1dc>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d111      	bne.n	8007d18 <HAL_I2C_Init+0x168>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	1e58      	subs	r0, r3, #1
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6859      	ldr	r1, [r3, #4]
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	005b      	lsls	r3, r3, #1
 8007d00:	440b      	add	r3, r1
 8007d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d06:	3301      	adds	r3, #1
 8007d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	bf0c      	ite	eq
 8007d10:	2301      	moveq	r3, #1
 8007d12:	2300      	movne	r3, #0
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	e012      	b.n	8007d3e <HAL_I2C_Init+0x18e>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	1e58      	subs	r0, r3, #1
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6859      	ldr	r1, [r3, #4]
 8007d20:	460b      	mov	r3, r1
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	440b      	add	r3, r1
 8007d26:	0099      	lsls	r1, r3, #2
 8007d28:	440b      	add	r3, r1
 8007d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d2e:	3301      	adds	r3, #1
 8007d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	bf0c      	ite	eq
 8007d38:	2301      	moveq	r3, #1
 8007d3a:	2300      	movne	r3, #0
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d001      	beq.n	8007d46 <HAL_I2C_Init+0x196>
 8007d42:	2301      	movs	r3, #1
 8007d44:	e022      	b.n	8007d8c <HAL_I2C_Init+0x1dc>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10e      	bne.n	8007d6c <HAL_I2C_Init+0x1bc>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	1e58      	subs	r0, r3, #1
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6859      	ldr	r1, [r3, #4]
 8007d56:	460b      	mov	r3, r1
 8007d58:	005b      	lsls	r3, r3, #1
 8007d5a:	440b      	add	r3, r1
 8007d5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d60:	3301      	adds	r3, #1
 8007d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d6a:	e00f      	b.n	8007d8c <HAL_I2C_Init+0x1dc>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	1e58      	subs	r0, r3, #1
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6859      	ldr	r1, [r3, #4]
 8007d74:	460b      	mov	r3, r1
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	440b      	add	r3, r1
 8007d7a:	0099      	lsls	r1, r3, #2
 8007d7c:	440b      	add	r3, r1
 8007d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d82:	3301      	adds	r3, #1
 8007d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d8c:	6879      	ldr	r1, [r7, #4]
 8007d8e:	6809      	ldr	r1, [r1, #0]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	69da      	ldr	r2, [r3, #28]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	431a      	orrs	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007dba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	6911      	ldr	r1, [r2, #16]
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	68d2      	ldr	r2, [r2, #12]
 8007dc6:	4311      	orrs	r1, r2
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	6812      	ldr	r2, [r2, #0]
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	695a      	ldr	r2, [r3, #20]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	431a      	orrs	r2, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	430a      	orrs	r2, r1
 8007dea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f042 0201 	orr.w	r2, r2, #1
 8007dfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2220      	movs	r2, #32
 8007e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3710      	adds	r7, #16
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	000186a0 	.word	0x000186a0
 8007e28:	001e847f 	.word	0x001e847f
 8007e2c:	003d08ff 	.word	0x003d08ff
 8007e30:	431bde83 	.word	0x431bde83
 8007e34:	10624dd3 	.word	0x10624dd3

08007e38 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b082      	sub	sp, #8
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d101      	bne.n	8007e4a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e021      	b.n	8007e8e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2224      	movs	r2, #36	@ 0x24
 8007e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f022 0201 	bic.w	r2, r2, #1
 8007e60:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7fc fa6c 	bl	8004340 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3708      	adds	r7, #8
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8007e96:	b480      	push	{r7}
 8007e98:	b083      	sub	sp, #12
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	695b      	ldr	r3, [r3, #20]
 8007ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ea8:	2b80      	cmp	r3, #128	@ 0x80
 8007eaa:	d103      	bne.n	8007eb4 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	611a      	str	r2, [r3, #16]
  }
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b088      	sub	sp, #32
 8007ec4:	af02      	add	r7, sp, #8
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	607a      	str	r2, [r7, #4]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	460b      	mov	r3, r1
 8007ece:	817b      	strh	r3, [r7, #10]
 8007ed0:	4613      	mov	r3, r2
 8007ed2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007ed4:	f7fd fa76 	bl	80053c4 <HAL_GetTick>
 8007ed8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	2b20      	cmp	r3, #32
 8007ee4:	f040 80e0 	bne.w	80080a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	2319      	movs	r3, #25
 8007eee:	2201      	movs	r2, #1
 8007ef0:	4970      	ldr	r1, [pc, #448]	@ (80080b4 <HAL_I2C_Master_Transmit+0x1f4>)
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f001 ff58 	bl	8009da8 <I2C_WaitOnFlagUntilTimeout>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007efe:	2302      	movs	r3, #2
 8007f00:	e0d3      	b.n	80080aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d101      	bne.n	8007f10 <HAL_I2C_Master_Transmit+0x50>
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	e0cc      	b.n	80080aa <HAL_I2C_Master_Transmit+0x1ea>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d007      	beq.n	8007f36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f042 0201 	orr.w	r2, r2, #1
 8007f34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2221      	movs	r2, #33	@ 0x21
 8007f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2210      	movs	r2, #16
 8007f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	893a      	ldrh	r2, [r7, #8]
 8007f66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4a50      	ldr	r2, [pc, #320]	@ (80080b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8007f76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007f78:	8979      	ldrh	r1, [r7, #10]
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	6a3a      	ldr	r2, [r7, #32]
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f001 fde8 	bl	8009b54 <I2C_MasterRequestWrite>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	e08d      	b.n	80080aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f8e:	2300      	movs	r3, #0
 8007f90:	613b      	str	r3, [r7, #16]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	695b      	ldr	r3, [r3, #20]
 8007f98:	613b      	str	r3, [r7, #16]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	699b      	ldr	r3, [r3, #24]
 8007fa0:	613b      	str	r3, [r7, #16]
 8007fa2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007fa4:	e066      	b.n	8008074 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	6a39      	ldr	r1, [r7, #32]
 8007faa:	68f8      	ldr	r0, [r7, #12]
 8007fac:	f002 f816 	bl	8009fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d00d      	beq.n	8007fd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d107      	bne.n	8007fce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e06b      	b.n	80080aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd6:	781a      	ldrb	r2, [r3, #0]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	b29a      	uxth	r2, r3
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	b29a      	uxth	r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	695b      	ldr	r3, [r3, #20]
 8008008:	f003 0304 	and.w	r3, r3, #4
 800800c:	2b04      	cmp	r3, #4
 800800e:	d11b      	bne.n	8008048 <HAL_I2C_Master_Transmit+0x188>
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008014:	2b00      	cmp	r3, #0
 8008016:	d017      	beq.n	8008048 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800801c:	781a      	ldrb	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008028:	1c5a      	adds	r2, r3, #1
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008032:	b29b      	uxth	r3, r3
 8008034:	3b01      	subs	r3, #1
 8008036:	b29a      	uxth	r2, r3
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008040:	3b01      	subs	r3, #1
 8008042:	b29a      	uxth	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008048:	697a      	ldr	r2, [r7, #20]
 800804a:	6a39      	ldr	r1, [r7, #32]
 800804c:	68f8      	ldr	r0, [r7, #12]
 800804e:	f002 f80d 	bl	800a06c <I2C_WaitOnBTFFlagUntilTimeout>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00d      	beq.n	8008074 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805c:	2b04      	cmp	r3, #4
 800805e:	d107      	bne.n	8008070 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800806e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e01a      	b.n	80080aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008078:	2b00      	cmp	r3, #0
 800807a:	d194      	bne.n	8007fa6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800808a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2220      	movs	r2, #32
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	e000      	b.n	80080aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80080a8:	2302      	movs	r3, #2
  }
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3718      	adds	r7, #24
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	00100002 	.word	0x00100002
 80080b8:	ffff0000 	.word	0xffff0000

080080bc <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80080bc:	b480      	push	{r7}
 80080be:	b087      	sub	sp, #28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	4608      	mov	r0, r1
 80080c6:	4611      	mov	r1, r2
 80080c8:	461a      	mov	r2, r3
 80080ca:	4603      	mov	r3, r0
 80080cc:	817b      	strh	r3, [r7, #10]
 80080ce:	460b      	mov	r3, r1
 80080d0:	813b      	strh	r3, [r7, #8]
 80080d2:	4613      	mov	r3, r2
 80080d4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80080d6:	2300      	movs	r3, #0
 80080d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b20      	cmp	r3, #32
 80080e4:	f040 808a 	bne.w	80081fc <HAL_I2C_Mem_Write_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80080e8:	4b48      	ldr	r3, [pc, #288]	@ (800820c <HAL_I2C_Mem_Write_IT+0x150>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	08db      	lsrs	r3, r3, #3
 80080ee:	4a48      	ldr	r2, [pc, #288]	@ (8008210 <HAL_I2C_Mem_Write_IT+0x154>)
 80080f0:	fba2 2303 	umull	r2, r3, r2, r3
 80080f4:	0a1a      	lsrs	r2, r3, #8
 80080f6:	4613      	mov	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	009a      	lsls	r2, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	3b01      	subs	r3, #1
 8008106:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d112      	bne.n	8008134 <HAL_I2C_Mem_Write_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2220      	movs	r2, #32
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008128:	f043 0220 	orr.w	r2, r3, #32
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8008130:	2302      	movs	r3, #2
 8008132:	e064      	b.n	80081fe <HAL_I2C_Mem_Write_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	699b      	ldr	r3, [r3, #24]
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	2b02      	cmp	r3, #2
 8008140:	d0df      	beq.n	8008102 <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008148:	2b01      	cmp	r3, #1
 800814a:	d101      	bne.n	8008150 <HAL_I2C_Mem_Write_IT+0x94>
 800814c:	2302      	movs	r3, #2
 800814e:	e056      	b.n	80081fe <HAL_I2C_Mem_Write_IT+0x142>
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f003 0301 	and.w	r3, r3, #1
 8008162:	2b01      	cmp	r3, #1
 8008164:	d007      	beq.n	8008176 <HAL_I2C_Mem_Write_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f042 0201 	orr.w	r2, r2, #1
 8008174:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008184:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2221      	movs	r2, #33	@ 0x21
 800818a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2240      	movs	r2, #64	@ 0x40
 8008192:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6a3a      	ldr	r2, [r7, #32]
 80081a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80081a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ac:	b29a      	uxth	r2, r3
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	4a17      	ldr	r2, [pc, #92]	@ (8008214 <HAL_I2C_Mem_Write_IT+0x158>)
 80081b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80081b8:	897a      	ldrh	r2, [r7, #10]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80081be:	893a      	ldrh	r2, [r7, #8]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80081c4:	88fa      	ldrh	r2, [r7, #6]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80081de:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80081f6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80081f8:	2300      	movs	r3, #0
 80081fa:	e000      	b.n	80081fe <HAL_I2C_Mem_Write_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 80081fc:	2302      	movs	r3, #2
  }
}
 80081fe:	4618      	mov	r0, r3
 8008200:	371c      	adds	r7, #28
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	200000f0 	.word	0x200000f0
 8008210:	14f8b589 	.word	0x14f8b589
 8008214:	ffff0000 	.word	0xffff0000

08008218 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8008218:	b480      	push	{r7}
 800821a:	b087      	sub	sp, #28
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	4608      	mov	r0, r1
 8008222:	4611      	mov	r1, r2
 8008224:	461a      	mov	r2, r3
 8008226:	4603      	mov	r3, r0
 8008228:	817b      	strh	r3, [r7, #10]
 800822a:	460b      	mov	r3, r1
 800822c:	813b      	strh	r3, [r7, #8]
 800822e:	4613      	mov	r3, r2
 8008230:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800823c:	b2db      	uxtb	r3, r3
 800823e:	2b20      	cmp	r3, #32
 8008240:	f040 8096 	bne.w	8008370 <HAL_I2C_Mem_Read_IT+0x158>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8008244:	4b4e      	ldr	r3, [pc, #312]	@ (8008380 <HAL_I2C_Mem_Read_IT+0x168>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	08db      	lsrs	r3, r3, #3
 800824a:	4a4e      	ldr	r2, [pc, #312]	@ (8008384 <HAL_I2C_Mem_Read_IT+0x16c>)
 800824c:	fba2 2303 	umull	r2, r3, r2, r3
 8008250:	0a1a      	lsrs	r2, r3, #8
 8008252:	4613      	mov	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4413      	add	r3, r2
 8008258:	009a      	lsls	r2, r3, #2
 800825a:	4413      	add	r3, r2
 800825c:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	3b01      	subs	r3, #1
 8008262:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d112      	bne.n	8008290 <HAL_I2C_Mem_Read_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2200      	movs	r2, #0
 800826e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2220      	movs	r2, #32
 8008274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2200      	movs	r2, #0
 800827c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008284:	f043 0220 	orr.w	r2, r3, #32
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800828c:	2302      	movs	r3, #2
 800828e:	e070      	b.n	8008372 <HAL_I2C_Mem_Read_IT+0x15a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	f003 0302 	and.w	r3, r3, #2
 800829a:	2b02      	cmp	r3, #2
 800829c:	d0df      	beq.n	800825e <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d101      	bne.n	80082ac <HAL_I2C_Mem_Read_IT+0x94>
 80082a8:	2302      	movs	r3, #2
 80082aa:	e062      	b.n	8008372 <HAL_I2C_Mem_Read_IT+0x15a>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d007      	beq.n	80082d2 <HAL_I2C_Mem_Read_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f042 0201 	orr.w	r2, r2, #1
 80082d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80082e0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2222      	movs	r2, #34	@ 0x22
 80082e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2240      	movs	r2, #64	@ 0x40
 80082ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6a3a      	ldr	r2, [r7, #32]
 80082fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008302:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008308:	b29a      	uxth	r2, r3
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	4a1d      	ldr	r2, [pc, #116]	@ (8008388 <HAL_I2C_Mem_Read_IT+0x170>)
 8008312:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8008314:	897a      	ldrh	r2, [r7, #10]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800831a:	893a      	ldrh	r2, [r7, #8]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8008320:	88fa      	ldrh	r2, [r7, #6]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2200      	movs	r2, #0
 800832a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800833a:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800834a:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if (hi2c->XferSize > 0U)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008358:	2b00      	cmp	r3, #0
 800835a:	d007      	beq.n	800836c <HAL_I2C_Mem_Read_IT+0x154>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	685a      	ldr	r2, [r3, #4]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800836a:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	e000      	b.n	8008372 <HAL_I2C_Mem_Read_IT+0x15a>
  }
  else
  {
    return HAL_BUSY;
 8008370:	2302      	movs	r3, #2
  }
}
 8008372:	4618      	mov	r0, r3
 8008374:	371c      	adds	r7, #28
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	200000f0 	.word	0x200000f0
 8008384:	14f8b589 	.word	0x14f8b589
 8008388:	ffff0000 	.word	0xffff0000

0800838c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b088      	sub	sp, #32
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008394:	2300      	movs	r3, #0
 8008396:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083ac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083b4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80083b6:	7bfb      	ldrb	r3, [r7, #15]
 80083b8:	2b10      	cmp	r3, #16
 80083ba:	d003      	beq.n	80083c4 <HAL_I2C_EV_IRQHandler+0x38>
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
 80083be:	2b40      	cmp	r3, #64	@ 0x40
 80083c0:	f040 80c1 	bne.w	8008546 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	695b      	ldr	r3, [r3, #20]
 80083d2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10d      	bne.n	80083fa <HAL_I2C_EV_IRQHandler+0x6e>
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80083e4:	d003      	beq.n	80083ee <HAL_I2C_EV_IRQHandler+0x62>
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80083ec:	d101      	bne.n	80083f2 <HAL_I2C_EV_IRQHandler+0x66>
 80083ee:	2301      	movs	r3, #1
 80083f0:	e000      	b.n	80083f4 <HAL_I2C_EV_IRQHandler+0x68>
 80083f2:	2300      	movs	r3, #0
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	f000 8132 	beq.w	800865e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	f003 0301 	and.w	r3, r3, #1
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00c      	beq.n	800841e <HAL_I2C_EV_IRQHandler+0x92>
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	0a5b      	lsrs	r3, r3, #9
 8008408:	f003 0301 	and.w	r3, r3, #1
 800840c:	2b00      	cmp	r3, #0
 800840e:	d006      	beq.n	800841e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f001 fed4 	bl	800a1be <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 fd7d 	bl	8008f16 <I2C_Master_SB>
 800841c:	e092      	b.n	8008544 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	08db      	lsrs	r3, r3, #3
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b00      	cmp	r3, #0
 8008428:	d009      	beq.n	800843e <HAL_I2C_EV_IRQHandler+0xb2>
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	0a5b      	lsrs	r3, r3, #9
 800842e:	f003 0301 	and.w	r3, r3, #1
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 fdf3 	bl	8009022 <I2C_Master_ADD10>
 800843c:	e082      	b.n	8008544 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	085b      	lsrs	r3, r3, #1
 8008442:	f003 0301 	and.w	r3, r3, #1
 8008446:	2b00      	cmp	r3, #0
 8008448:	d009      	beq.n	800845e <HAL_I2C_EV_IRQHandler+0xd2>
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	0a5b      	lsrs	r3, r3, #9
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b00      	cmp	r3, #0
 8008454:	d003      	beq.n	800845e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fe0d 	bl	8009076 <I2C_Master_ADDR>
 800845c:	e072      	b.n	8008544 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	089b      	lsrs	r3, r3, #2
 8008462:	f003 0301 	and.w	r3, r3, #1
 8008466:	2b00      	cmp	r3, #0
 8008468:	d03b      	beq.n	80084e2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008474:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008478:	f000 80f3 	beq.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	09db      	lsrs	r3, r3, #7
 8008480:	f003 0301 	and.w	r3, r3, #1
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00f      	beq.n	80084a8 <HAL_I2C_EV_IRQHandler+0x11c>
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	0a9b      	lsrs	r3, r3, #10
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b00      	cmp	r3, #0
 8008492:	d009      	beq.n	80084a8 <HAL_I2C_EV_IRQHandler+0x11c>
 8008494:	69fb      	ldr	r3, [r7, #28]
 8008496:	089b      	lsrs	r3, r3, #2
 8008498:	f003 0301 	and.w	r3, r3, #1
 800849c:	2b00      	cmp	r3, #0
 800849e:	d103      	bne.n	80084a8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f9d5 	bl	8008850 <I2C_MasterTransmit_TXE>
 80084a6:	e04d      	b.n	8008544 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	089b      	lsrs	r3, r3, #2
 80084ac:	f003 0301 	and.w	r3, r3, #1
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 80d6 	beq.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	0a5b      	lsrs	r3, r3, #9
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f000 80cf 	beq.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80084c4:	7bbb      	ldrb	r3, [r7, #14]
 80084c6:	2b21      	cmp	r3, #33	@ 0x21
 80084c8:	d103      	bne.n	80084d2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fa5c 	bl	8008988 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80084d0:	e0c7      	b.n	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80084d2:	7bfb      	ldrb	r3, [r7, #15]
 80084d4:	2b40      	cmp	r3, #64	@ 0x40
 80084d6:	f040 80c4 	bne.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 faca 	bl	8008a74 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80084e0:	e0bf      	b.n	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084f0:	f000 80b7 	beq.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	099b      	lsrs	r3, r3, #6
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00f      	beq.n	8008520 <HAL_I2C_EV_IRQHandler+0x194>
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	0a9b      	lsrs	r3, r3, #10
 8008504:	f003 0301 	and.w	r3, r3, #1
 8008508:	2b00      	cmp	r3, #0
 800850a:	d009      	beq.n	8008520 <HAL_I2C_EV_IRQHandler+0x194>
 800850c:	69fb      	ldr	r3, [r7, #28]
 800850e:	089b      	lsrs	r3, r3, #2
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	2b00      	cmp	r3, #0
 8008516:	d103      	bne.n	8008520 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 fb43 	bl	8008ba4 <I2C_MasterReceive_RXNE>
 800851e:	e011      	b.n	8008544 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	089b      	lsrs	r3, r3, #2
 8008524:	f003 0301 	and.w	r3, r3, #1
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 809a 	beq.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	0a5b      	lsrs	r3, r3, #9
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 8093 	beq.w	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 fbf9 	bl	8008d34 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008542:	e08e      	b.n	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008544:	e08d      	b.n	8008662 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854a:	2b00      	cmp	r3, #0
 800854c:	d004      	beq.n	8008558 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	695b      	ldr	r3, [r3, #20]
 8008554:	61fb      	str	r3, [r7, #28]
 8008556:	e007      	b.n	8008568 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	085b      	lsrs	r3, r3, #1
 800856c:	f003 0301 	and.w	r3, r3, #1
 8008570:	2b00      	cmp	r3, #0
 8008572:	d012      	beq.n	800859a <HAL_I2C_EV_IRQHandler+0x20e>
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	0a5b      	lsrs	r3, r3, #9
 8008578:	f003 0301 	and.w	r3, r3, #1
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00c      	beq.n	800859a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008584:	2b00      	cmp	r3, #0
 8008586:	d003      	beq.n	8008590 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	699b      	ldr	r3, [r3, #24]
 800858e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008590:	69b9      	ldr	r1, [r7, #24]
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 ffbe 	bl	8009514 <I2C_Slave_ADDR>
 8008598:	e066      	b.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	091b      	lsrs	r3, r3, #4
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d009      	beq.n	80085ba <HAL_I2C_EV_IRQHandler+0x22e>
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	0a5b      	lsrs	r3, r3, #9
 80085aa:	f003 0301 	and.w	r3, r3, #1
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d003      	beq.n	80085ba <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 fff8 	bl	80095a8 <I2C_Slave_STOPF>
 80085b8:	e056      	b.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80085ba:	7bbb      	ldrb	r3, [r7, #14]
 80085bc:	2b21      	cmp	r3, #33	@ 0x21
 80085be:	d002      	beq.n	80085c6 <HAL_I2C_EV_IRQHandler+0x23a>
 80085c0:	7bbb      	ldrb	r3, [r7, #14]
 80085c2:	2b29      	cmp	r3, #41	@ 0x29
 80085c4:	d125      	bne.n	8008612 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	09db      	lsrs	r3, r3, #7
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00f      	beq.n	80085f2 <HAL_I2C_EV_IRQHandler+0x266>
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	0a9b      	lsrs	r3, r3, #10
 80085d6:	f003 0301 	and.w	r3, r3, #1
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d009      	beq.n	80085f2 <HAL_I2C_EV_IRQHandler+0x266>
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	089b      	lsrs	r3, r3, #2
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d103      	bne.n	80085f2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 fed4 	bl	8009398 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80085f0:	e039      	b.n	8008666 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80085f2:	69fb      	ldr	r3, [r7, #28]
 80085f4:	089b      	lsrs	r3, r3, #2
 80085f6:	f003 0301 	and.w	r3, r3, #1
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d033      	beq.n	8008666 <HAL_I2C_EV_IRQHandler+0x2da>
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	0a5b      	lsrs	r3, r3, #9
 8008602:	f003 0301 	and.w	r3, r3, #1
 8008606:	2b00      	cmp	r3, #0
 8008608:	d02d      	beq.n	8008666 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 ff01 	bl	8009412 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008610:	e029      	b.n	8008666 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	099b      	lsrs	r3, r3, #6
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00f      	beq.n	800863e <HAL_I2C_EV_IRQHandler+0x2b2>
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	0a9b      	lsrs	r3, r3, #10
 8008622:	f003 0301 	and.w	r3, r3, #1
 8008626:	2b00      	cmp	r3, #0
 8008628:	d009      	beq.n	800863e <HAL_I2C_EV_IRQHandler+0x2b2>
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	089b      	lsrs	r3, r3, #2
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d103      	bne.n	800863e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 ff0c 	bl	8009454 <I2C_SlaveReceive_RXNE>
 800863c:	e014      	b.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800863e:	69fb      	ldr	r3, [r7, #28]
 8008640:	089b      	lsrs	r3, r3, #2
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00e      	beq.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	0a5b      	lsrs	r3, r3, #9
 800864e:	f003 0301 	and.w	r3, r3, #1
 8008652:	2b00      	cmp	r3, #0
 8008654:	d008      	beq.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 ff3a 	bl	80094d0 <I2C_SlaveReceive_BTF>
 800865c:	e004      	b.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800865e:	bf00      	nop
 8008660:	e002      	b.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008662:	bf00      	nop
 8008664:	e000      	b.n	8008668 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008666:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008668:	3720      	adds	r7, #32
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800866e:	b580      	push	{r7, lr}
 8008670:	b08a      	sub	sp, #40	@ 0x28
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8008686:	2300      	movs	r3, #0
 8008688:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008690:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	0a1b      	lsrs	r3, r3, #8
 8008696:	f003 0301 	and.w	r3, r3, #1
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00e      	beq.n	80086bc <HAL_I2C_ER_IRQHandler+0x4e>
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	0a1b      	lsrs	r3, r3, #8
 80086a2:	f003 0301 	and.w	r3, r3, #1
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d008      	beq.n	80086bc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80086aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ac:	f043 0301 	orr.w	r3, r3, #1
 80086b0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80086ba:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80086bc:	6a3b      	ldr	r3, [r7, #32]
 80086be:	0a5b      	lsrs	r3, r3, #9
 80086c0:	f003 0301 	and.w	r3, r3, #1
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00e      	beq.n	80086e6 <HAL_I2C_ER_IRQHandler+0x78>
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	0a1b      	lsrs	r3, r3, #8
 80086cc:	f003 0301 	and.w	r3, r3, #1
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d008      	beq.n	80086e6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80086d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d6:	f043 0302 	orr.w	r3, r3, #2
 80086da:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80086e4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80086e6:	6a3b      	ldr	r3, [r7, #32]
 80086e8:	0a9b      	lsrs	r3, r3, #10
 80086ea:	f003 0301 	and.w	r3, r3, #1
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d03f      	beq.n	8008772 <HAL_I2C_ER_IRQHandler+0x104>
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	0a1b      	lsrs	r3, r3, #8
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d039      	beq.n	8008772 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80086fe:	7efb      	ldrb	r3, [r7, #27]
 8008700:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008706:	b29b      	uxth	r3, r3
 8008708:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008710:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008716:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008718:	7ebb      	ldrb	r3, [r7, #26]
 800871a:	2b20      	cmp	r3, #32
 800871c:	d112      	bne.n	8008744 <HAL_I2C_ER_IRQHandler+0xd6>
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10f      	bne.n	8008744 <HAL_I2C_ER_IRQHandler+0xd6>
 8008724:	7cfb      	ldrb	r3, [r7, #19]
 8008726:	2b21      	cmp	r3, #33	@ 0x21
 8008728:	d008      	beq.n	800873c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800872a:	7cfb      	ldrb	r3, [r7, #19]
 800872c:	2b29      	cmp	r3, #41	@ 0x29
 800872e:	d005      	beq.n	800873c <HAL_I2C_ER_IRQHandler+0xce>
 8008730:	7cfb      	ldrb	r3, [r7, #19]
 8008732:	2b28      	cmp	r3, #40	@ 0x28
 8008734:	d106      	bne.n	8008744 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2b21      	cmp	r3, #33	@ 0x21
 800873a:	d103      	bne.n	8008744 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f001 f863 	bl	8009808 <I2C_Slave_AF>
 8008742:	e016      	b.n	8008772 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800874c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	f043 0304 	orr.w	r3, r3, #4
 8008754:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008756:	7efb      	ldrb	r3, [r7, #27]
 8008758:	2b10      	cmp	r3, #16
 800875a:	d002      	beq.n	8008762 <HAL_I2C_ER_IRQHandler+0xf4>
 800875c:	7efb      	ldrb	r3, [r7, #27]
 800875e:	2b40      	cmp	r3, #64	@ 0x40
 8008760:	d107      	bne.n	8008772 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008770:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008772:	6a3b      	ldr	r3, [r7, #32]
 8008774:	0adb      	lsrs	r3, r3, #11
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00e      	beq.n	800879c <HAL_I2C_ER_IRQHandler+0x12e>
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	0a1b      	lsrs	r3, r3, #8
 8008782:	f003 0301 	and.w	r3, r3, #1
 8008786:	2b00      	cmp	r3, #0
 8008788:	d008      	beq.n	800879c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	f043 0308 	orr.w	r3, r3, #8
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800879a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d008      	beq.n	80087b4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a8:	431a      	orrs	r2, r3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f001 f89e 	bl	80098f0 <I2C_ITError>
  }
}
 80087b4:	bf00      	nop
 80087b6:	3728      	adds	r7, #40	@ 0x28
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80087c4:	bf00      	nop
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	460b      	mov	r3, r1
 8008816:	70fb      	strb	r3, [r7, #3]
 8008818:	4613      	mov	r3, r2
 800881a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800881c:	bf00      	nop
 800881e:	370c      	adds	r7, #12
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr

08008828 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800885e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008866:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008872:	2b00      	cmp	r3, #0
 8008874:	d150      	bne.n	8008918 <I2C_MasterTransmit_TXE+0xc8>
 8008876:	7bfb      	ldrb	r3, [r7, #15]
 8008878:	2b21      	cmp	r3, #33	@ 0x21
 800887a:	d14d      	bne.n	8008918 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	2b08      	cmp	r3, #8
 8008880:	d01d      	beq.n	80088be <I2C_MasterTransmit_TXE+0x6e>
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2b20      	cmp	r3, #32
 8008886:	d01a      	beq.n	80088be <I2C_MasterTransmit_TXE+0x6e>
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800888e:	d016      	beq.n	80088be <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800889e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2211      	movs	r2, #17
 80088a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2220      	movs	r2, #32
 80088b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7ff ff80 	bl	80087bc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80088bc:	e060      	b.n	8008980 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	685a      	ldr	r2, [r3, #4]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80088cc:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088dc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2220      	movs	r2, #32
 80088e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	2b40      	cmp	r3, #64	@ 0x40
 80088f6:	d107      	bne.n	8008908 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f7f8 fb9b 	bl	800103c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008906:	e03b      	b.n	8008980 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2200      	movs	r2, #0
 800890c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7ff ff53 	bl	80087bc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008916:	e033      	b.n	8008980 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008918:	7bfb      	ldrb	r3, [r7, #15]
 800891a:	2b21      	cmp	r3, #33	@ 0x21
 800891c:	d005      	beq.n	800892a <I2C_MasterTransmit_TXE+0xda>
 800891e:	7bbb      	ldrb	r3, [r7, #14]
 8008920:	2b40      	cmp	r3, #64	@ 0x40
 8008922:	d12d      	bne.n	8008980 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8008924:	7bfb      	ldrb	r3, [r7, #15]
 8008926:	2b22      	cmp	r3, #34	@ 0x22
 8008928:	d12a      	bne.n	8008980 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800892e:	b29b      	uxth	r3, r3
 8008930:	2b00      	cmp	r3, #0
 8008932:	d108      	bne.n	8008946 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	685a      	ldr	r2, [r3, #4]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008942:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8008944:	e01c      	b.n	8008980 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b40      	cmp	r3, #64	@ 0x40
 8008950:	d103      	bne.n	800895a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 f88e 	bl	8008a74 <I2C_MemoryTransmit_TXE_BTF>
}
 8008958:	e012      	b.n	8008980 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800895e:	781a      	ldrb	r2, [r3, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800896a:	1c5a      	adds	r2, r3, #1
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008974:	b29b      	uxth	r3, r3
 8008976:	3b01      	subs	r3, #1
 8008978:	b29a      	uxth	r2, r3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800897e:	e7ff      	b.n	8008980 <I2C_MasterTransmit_TXE+0x130>
 8008980:	bf00      	nop
 8008982:	3710      	adds	r7, #16
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008994:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b21      	cmp	r3, #33	@ 0x21
 80089a0:	d164      	bne.n	8008a6c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d012      	beq.n	80089d2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b0:	781a      	ldrb	r2, [r3, #0]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089bc:	1c5a      	adds	r2, r3, #1
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	3b01      	subs	r3, #1
 80089ca:	b29a      	uxth	r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80089d0:	e04c      	b.n	8008a6c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2b08      	cmp	r3, #8
 80089d6:	d01d      	beq.n	8008a14 <I2C_MasterTransmit_BTF+0x8c>
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2b20      	cmp	r3, #32
 80089dc:	d01a      	beq.n	8008a14 <I2C_MasterTransmit_BTF+0x8c>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80089e4:	d016      	beq.n	8008a14 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80089f4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2211      	movs	r2, #17
 80089fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2220      	movs	r2, #32
 8008a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f7ff fed5 	bl	80087bc <HAL_I2C_MasterTxCpltCallback>
}
 8008a12:	e02b      	b.n	8008a6c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008a22:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a32:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2220      	movs	r2, #32
 8008a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2b40      	cmp	r3, #64	@ 0x40
 8008a4c:	d107      	bne.n	8008a5e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7f8 faf0 	bl	800103c <HAL_I2C_MemTxCpltCallback>
}
 8008a5c:	e006      	b.n	8008a6c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f7ff fea8 	bl	80087bc <HAL_I2C_MasterTxCpltCallback>
}
 8008a6c:	bf00      	nop
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a82:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d11d      	bne.n	8008ac8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d10b      	bne.n	8008aac <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008aa4:	1c9a      	adds	r2, r3, #2
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8008aaa:	e077      	b.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	121b      	asrs	r3, r3, #8
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ac0:	1c5a      	adds	r2, r3, #1
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008ac6:	e069      	b.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d10b      	bne.n	8008ae8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ad4:	b2da      	uxtb	r2, r3
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008ae6:	e059      	b.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d152      	bne.n	8008b96 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
 8008af2:	2b22      	cmp	r3, #34	@ 0x22
 8008af4:	d10d      	bne.n	8008b12 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b04:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b0a:	1c5a      	adds	r2, r3, #1
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008b10:	e044      	b.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d015      	beq.n	8008b48 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008b1c:	7bfb      	ldrb	r3, [r7, #15]
 8008b1e:	2b21      	cmp	r3, #33	@ 0x21
 8008b20:	d112      	bne.n	8008b48 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b26:	781a      	ldrb	r2, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b32:	1c5a      	adds	r2, r3, #1
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	b29a      	uxth	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008b46:	e029      	b.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b4c:	b29b      	uxth	r3, r3
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d124      	bne.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	2b21      	cmp	r3, #33	@ 0x21
 8008b56:	d121      	bne.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008b66:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b76:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2220      	movs	r2, #32
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f7f8 fa54 	bl	800103c <HAL_I2C_MemTxCpltCallback>
}
 8008b94:	e002      	b.n	8008b9c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f7ff f97d 	bl	8007e96 <I2C_Flush_DR>
}
 8008b9c:	bf00      	nop
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	2b22      	cmp	r3, #34	@ 0x22
 8008bb6:	f040 80b9 	bne.w	8008d2c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bbe:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	2b03      	cmp	r3, #3
 8008bcc:	d921      	bls.n	8008c12 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	691a      	ldr	r2, [r3, #16]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bd8:	b2d2      	uxtb	r2, r2
 8008bda:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be0:	1c5a      	adds	r2, r3, #1
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	3b01      	subs	r3, #1
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	2b03      	cmp	r3, #3
 8008bfc:	f040 8096 	bne.w	8008d2c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	685a      	ldr	r2, [r3, #4]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c0e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008c10:	e08c      	b.n	8008d2c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c16:	2b02      	cmp	r3, #2
 8008c18:	d07f      	beq.n	8008d1a <I2C_MasterReceive_RXNE+0x176>
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d002      	beq.n	8008c26 <I2C_MasterReceive_RXNE+0x82>
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d179      	bne.n	8008d1a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f001 fa68 	bl	800a0fc <I2C_WaitOnSTOPRequestThroughIT>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d14c      	bne.n	8008ccc <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c40:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	685a      	ldr	r2, [r3, #4]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008c50:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	691a      	ldr	r2, [r3, #16]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c5c:	b2d2      	uxtb	r2, r2
 8008c5e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c64:	1c5a      	adds	r2, r3, #1
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	3b01      	subs	r3, #1
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	2b40      	cmp	r3, #64	@ 0x40
 8008c8a:	d10a      	bne.n	8008ca2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f7f8 f9b6 	bl	800100c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008ca0:	e044      	b.n	8008d2c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2b08      	cmp	r3, #8
 8008cae:	d002      	beq.n	8008cb6 <I2C_MasterReceive_RXNE+0x112>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2b20      	cmp	r3, #32
 8008cb4:	d103      	bne.n	8008cbe <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	631a      	str	r2, [r3, #48]	@ 0x30
 8008cbc:	e002      	b.n	8008cc4 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2212      	movs	r2, #18
 8008cc2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f7ff fd83 	bl	80087d0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008cca:	e02f      	b.n	8008d2c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	685a      	ldr	r2, [r3, #4]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008cda:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	691a      	ldr	r2, [r3, #16]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce6:	b2d2      	uxtb	r2, r2
 8008ce8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cee:	1c5a      	adds	r2, r3, #1
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2220      	movs	r2, #32
 8008d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f7f8 f9aa 	bl	800106c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008d18:	e008      	b.n	8008d2c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d28:	605a      	str	r2, [r3, #4]
}
 8008d2a:	e7ff      	b.n	8008d2c <I2C_MasterReceive_RXNE+0x188>
 8008d2c:	bf00      	nop
 8008d2e:	3710      	adds	r7, #16
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d40:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	2b04      	cmp	r3, #4
 8008d4a:	d11b      	bne.n	8008d84 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	685a      	ldr	r2, [r3, #4]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d5a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	691a      	ldr	r2, [r3, #16]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d66:	b2d2      	uxtb	r2, r2
 8008d68:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d6e:	1c5a      	adds	r2, r3, #1
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008d82:	e0c4      	b.n	8008f0e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d129      	bne.n	8008de2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d9c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2b04      	cmp	r3, #4
 8008da2:	d00a      	beq.n	8008dba <I2C_MasterReceive_BTF+0x86>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d007      	beq.n	8008dba <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008db8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	691a      	ldr	r2, [r3, #16]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc4:	b2d2      	uxtb	r2, r2
 8008dc6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dcc:	1c5a      	adds	r2, r3, #1
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008de0:	e095      	b.n	8008f0e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d17d      	bne.n	8008ee8 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d002      	beq.n	8008df8 <I2C_MasterReceive_BTF+0xc4>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2b10      	cmp	r3, #16
 8008df6:	d108      	bne.n	8008e0a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	681a      	ldr	r2, [r3, #0]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e06:	601a      	str	r2, [r3, #0]
 8008e08:	e016      	b.n	8008e38 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2b04      	cmp	r3, #4
 8008e0e:	d002      	beq.n	8008e16 <I2C_MasterReceive_BTF+0xe2>
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d108      	bne.n	8008e28 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008e24:	601a      	str	r2, [r3, #0]
 8008e26:	e007      	b.n	8008e38 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e36:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	691a      	ldr	r2, [r3, #16]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e42:	b2d2      	uxtb	r2, r2
 8008e44:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e4a:	1c5a      	adds	r2, r3, #1
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	3b01      	subs	r3, #1
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	691a      	ldr	r2, [r3, #16]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e68:	b2d2      	uxtb	r2, r2
 8008e6a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e70:	1c5a      	adds	r2, r3, #1
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	685a      	ldr	r2, [r3, #4]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008e92:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2220      	movs	r2, #32
 8008e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b40      	cmp	r3, #64	@ 0x40
 8008ea6:	d10a      	bne.n	8008ebe <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f7f8 f8a8 	bl	800100c <HAL_I2C_MemRxCpltCallback>
}
 8008ebc:	e027      	b.n	8008f0e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2b08      	cmp	r3, #8
 8008eca:	d002      	beq.n	8008ed2 <I2C_MasterReceive_BTF+0x19e>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2b20      	cmp	r3, #32
 8008ed0:	d103      	bne.n	8008eda <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	631a      	str	r2, [r3, #48]	@ 0x30
 8008ed8:	e002      	b.n	8008ee0 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2212      	movs	r2, #18
 8008ede:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f7ff fc75 	bl	80087d0 <HAL_I2C_MasterRxCpltCallback>
}
 8008ee6:	e012      	b.n	8008f0e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	691a      	ldr	r2, [r3, #16]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ef2:	b2d2      	uxtb	r2, r2
 8008ef4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008efa:	1c5a      	adds	r2, r3, #1
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	3b01      	subs	r3, #1
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008f0e:	bf00      	nop
 8008f10:	3710      	adds	r7, #16
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008f16:	b480      	push	{r7}
 8008f18:	b083      	sub	sp, #12
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	2b40      	cmp	r3, #64	@ 0x40
 8008f28:	d117      	bne.n	8008f5a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d109      	bne.n	8008f46 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	461a      	mov	r2, r3
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008f42:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008f44:	e067      	b.n	8009016 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	f043 0301 	orr.w	r3, r3, #1
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	611a      	str	r2, [r3, #16]
}
 8008f58:	e05d      	b.n	8009016 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f62:	d133      	bne.n	8008fcc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	2b21      	cmp	r3, #33	@ 0x21
 8008f6e:	d109      	bne.n	8008f84 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	461a      	mov	r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008f80:	611a      	str	r2, [r3, #16]
 8008f82:	e008      	b.n	8008f96 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	f043 0301 	orr.w	r3, r3, #1
 8008f8e:	b2da      	uxtb	r2, r3
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d004      	beq.n	8008fa8 <I2C_Master_SB+0x92>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d108      	bne.n	8008fba <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d032      	beq.n	8009016 <I2C_Master_SB+0x100>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d02d      	beq.n	8009016 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	685a      	ldr	r2, [r3, #4]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008fc8:	605a      	str	r2, [r3, #4]
}
 8008fca:	e024      	b.n	8009016 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10e      	bne.n	8008ff2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	11db      	asrs	r3, r3, #7
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	f003 0306 	and.w	r3, r3, #6
 8008fe2:	b2db      	uxtb	r3, r3
 8008fe4:	f063 030f 	orn	r3, r3, #15
 8008fe8:	b2da      	uxtb	r2, r3
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	611a      	str	r2, [r3, #16]
}
 8008ff0:	e011      	b.n	8009016 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d10d      	bne.n	8009016 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	11db      	asrs	r3, r3, #7
 8009002:	b2db      	uxtb	r3, r3
 8009004:	f003 0306 	and.w	r3, r3, #6
 8009008:	b2db      	uxtb	r3, r3
 800900a:	f063 030e 	orn	r3, r3, #14
 800900e:	b2da      	uxtb	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	611a      	str	r2, [r3, #16]
}
 8009016:	bf00      	nop
 8009018:	370c      	adds	r7, #12
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8009022:	b480      	push	{r7}
 8009024:	b083      	sub	sp, #12
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800902e:	b2da      	uxtb	r2, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800903a:	2b00      	cmp	r3, #0
 800903c:	d004      	beq.n	8009048 <I2C_Master_ADD10+0x26>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009044:	2b00      	cmp	r3, #0
 8009046:	d108      	bne.n	800905a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904c:	2b00      	cmp	r3, #0
 800904e:	d00c      	beq.n	800906a <I2C_Master_ADD10+0x48>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009056:	2b00      	cmp	r3, #0
 8009058:	d007      	beq.n	800906a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	685a      	ldr	r2, [r3, #4]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009068:	605a      	str	r2, [r3, #4]
  }
}
 800906a:	bf00      	nop
 800906c:	370c      	adds	r7, #12
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr

08009076 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8009076:	b480      	push	{r7}
 8009078:	b091      	sub	sp, #68	@ 0x44
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009084:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009092:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800909a:	b2db      	uxtb	r3, r3
 800909c:	2b22      	cmp	r3, #34	@ 0x22
 800909e:	f040 8169 	bne.w	8009374 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10f      	bne.n	80090ca <I2C_Master_ADDR+0x54>
 80090aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80090ae:	2b40      	cmp	r3, #64	@ 0x40
 80090b0:	d10b      	bne.n	80090ca <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090b2:	2300      	movs	r3, #0
 80090b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	695b      	ldr	r3, [r3, #20]
 80090bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	699b      	ldr	r3, [r3, #24]
 80090c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	e160      	b.n	800938c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d11d      	bne.n	800910e <I2C_Master_ADDR+0x98>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80090da:	d118      	bne.n	800910e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090dc:	2300      	movs	r3, #0
 80090de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	695b      	ldr	r3, [r3, #20]
 80090e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	699b      	ldr	r3, [r3, #24]
 80090ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009100:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009106:	1c5a      	adds	r2, r3, #1
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	651a      	str	r2, [r3, #80]	@ 0x50
 800910c:	e13e      	b.n	800938c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009112:	b29b      	uxth	r3, r3
 8009114:	2b00      	cmp	r3, #0
 8009116:	d113      	bne.n	8009140 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009118:	2300      	movs	r3, #0
 800911a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	695b      	ldr	r3, [r3, #20]
 8009122:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800912c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800913c:	601a      	str	r2, [r3, #0]
 800913e:	e115      	b.n	800936c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009144:	b29b      	uxth	r3, r3
 8009146:	2b01      	cmp	r3, #1
 8009148:	f040 808a 	bne.w	8009260 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800914c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800914e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009152:	d137      	bne.n	80091c4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009162:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800916e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009172:	d113      	bne.n	800919c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009182:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009184:	2300      	movs	r3, #0
 8009186:	627b      	str	r3, [r7, #36]	@ 0x24
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	695b      	ldr	r3, [r3, #20]
 800918e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	627b      	str	r3, [r7, #36]	@ 0x24
 8009198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919a:	e0e7      	b.n	800936c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800919c:	2300      	movs	r3, #0
 800919e:	623b      	str	r3, [r7, #32]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	695b      	ldr	r3, [r3, #20]
 80091a6:	623b      	str	r3, [r7, #32]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	699b      	ldr	r3, [r3, #24]
 80091ae:	623b      	str	r3, [r7, #32]
 80091b0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091c0:	601a      	str	r2, [r3, #0]
 80091c2:	e0d3      	b.n	800936c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80091c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091c6:	2b08      	cmp	r3, #8
 80091c8:	d02e      	beq.n	8009228 <I2C_Master_ADDR+0x1b2>
 80091ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091cc:	2b20      	cmp	r3, #32
 80091ce:	d02b      	beq.n	8009228 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80091d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d2:	2b12      	cmp	r3, #18
 80091d4:	d102      	bne.n	80091dc <I2C_Master_ADDR+0x166>
 80091d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d125      	bne.n	8009228 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80091dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091de:	2b04      	cmp	r3, #4
 80091e0:	d00e      	beq.n	8009200 <I2C_Master_ADDR+0x18a>
 80091e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091e4:	2b02      	cmp	r3, #2
 80091e6:	d00b      	beq.n	8009200 <I2C_Master_ADDR+0x18a>
 80091e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ea:	2b10      	cmp	r3, #16
 80091ec:	d008      	beq.n	8009200 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091fc:	601a      	str	r2, [r3, #0]
 80091fe:	e007      	b.n	8009210 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800920e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009210:	2300      	movs	r3, #0
 8009212:	61fb      	str	r3, [r7, #28]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	695b      	ldr	r3, [r3, #20]
 800921a:	61fb      	str	r3, [r7, #28]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	699b      	ldr	r3, [r3, #24]
 8009222:	61fb      	str	r3, [r7, #28]
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	e0a1      	b.n	800936c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009236:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009238:	2300      	movs	r3, #0
 800923a:	61bb      	str	r3, [r7, #24]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	61bb      	str	r3, [r7, #24]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	699b      	ldr	r3, [r3, #24]
 800924a:	61bb      	str	r3, [r7, #24]
 800924c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	e085      	b.n	800936c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009264:	b29b      	uxth	r3, r3
 8009266:	2b02      	cmp	r3, #2
 8009268:	d14d      	bne.n	8009306 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800926a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926c:	2b04      	cmp	r3, #4
 800926e:	d016      	beq.n	800929e <I2C_Master_ADDR+0x228>
 8009270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009272:	2b02      	cmp	r3, #2
 8009274:	d013      	beq.n	800929e <I2C_Master_ADDR+0x228>
 8009276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009278:	2b10      	cmp	r3, #16
 800927a:	d010      	beq.n	800929e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800928a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800929a:	601a      	str	r2, [r3, #0]
 800929c:	e007      	b.n	80092ae <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80092ac:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092bc:	d117      	bne.n	80092ee <I2C_Master_ADDR+0x278>
 80092be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80092c4:	d00b      	beq.n	80092de <I2C_Master_ADDR+0x268>
 80092c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d008      	beq.n	80092de <I2C_Master_ADDR+0x268>
 80092cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ce:	2b08      	cmp	r3, #8
 80092d0:	d005      	beq.n	80092de <I2C_Master_ADDR+0x268>
 80092d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d4:	2b10      	cmp	r3, #16
 80092d6:	d002      	beq.n	80092de <I2C_Master_ADDR+0x268>
 80092d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092da:	2b20      	cmp	r3, #32
 80092dc:	d107      	bne.n	80092ee <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80092ec:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092ee:	2300      	movs	r3, #0
 80092f0:	617b      	str	r3, [r7, #20]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	695b      	ldr	r3, [r3, #20]
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	699b      	ldr	r3, [r3, #24]
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	e032      	b.n	800936c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009314:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009324:	d117      	bne.n	8009356 <I2C_Master_ADDR+0x2e0>
 8009326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009328:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800932c:	d00b      	beq.n	8009346 <I2C_Master_ADDR+0x2d0>
 800932e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009330:	2b01      	cmp	r3, #1
 8009332:	d008      	beq.n	8009346 <I2C_Master_ADDR+0x2d0>
 8009334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009336:	2b08      	cmp	r3, #8
 8009338:	d005      	beq.n	8009346 <I2C_Master_ADDR+0x2d0>
 800933a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933c:	2b10      	cmp	r3, #16
 800933e:	d002      	beq.n	8009346 <I2C_Master_ADDR+0x2d0>
 8009340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009342:	2b20      	cmp	r3, #32
 8009344:	d107      	bne.n	8009356 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	685a      	ldr	r2, [r3, #4]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009354:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009356:	2300      	movs	r3, #0
 8009358:	613b      	str	r3, [r7, #16]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	695b      	ldr	r3, [r3, #20]
 8009360:	613b      	str	r3, [r7, #16]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	699b      	ldr	r3, [r3, #24]
 8009368:	613b      	str	r3, [r7, #16]
 800936a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8009372:	e00b      	b.n	800938c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009374:	2300      	movs	r3, #0
 8009376:	60fb      	str	r3, [r7, #12]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	695b      	ldr	r3, [r3, #20]
 800937e:	60fb      	str	r3, [r7, #12]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699b      	ldr	r3, [r3, #24]
 8009386:	60fb      	str	r3, [r7, #12]
 8009388:	68fb      	ldr	r3, [r7, #12]
}
 800938a:	e7ff      	b.n	800938c <I2C_Master_ADDR+0x316>
 800938c:	bf00      	nop
 800938e:	3744      	adds	r7, #68	@ 0x44
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr

08009398 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093a6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d02b      	beq.n	800940a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093b6:	781a      	ldrb	r2, [r3, #0]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c2:	1c5a      	adds	r2, r3, #1
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	3b01      	subs	r3, #1
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093da:	b29b      	uxth	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d114      	bne.n	800940a <I2C_SlaveTransmit_TXE+0x72>
 80093e0:	7bfb      	ldrb	r3, [r7, #15]
 80093e2:	2b29      	cmp	r3, #41	@ 0x29
 80093e4:	d111      	bne.n	800940a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	685a      	ldr	r2, [r3, #4]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80093f4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2221      	movs	r2, #33	@ 0x21
 80093fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2228      	movs	r2, #40	@ 0x28
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7ff f9ed 	bl	80087e4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800940a:	bf00      	nop
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8009412:	b480      	push	{r7}
 8009414:	b083      	sub	sp, #12
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800941e:	b29b      	uxth	r3, r3
 8009420:	2b00      	cmp	r3, #0
 8009422:	d011      	beq.n	8009448 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009428:	781a      	ldrb	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009434:	1c5a      	adds	r2, r3, #1
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800943e:	b29b      	uxth	r3, r3
 8009440:	3b01      	subs	r3, #1
 8009442:	b29a      	uxth	r2, r3
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009448:	bf00      	nop
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr

08009454 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b084      	sub	sp, #16
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009462:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009468:	b29b      	uxth	r3, r3
 800946a:	2b00      	cmp	r3, #0
 800946c:	d02c      	beq.n	80094c8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	691a      	ldr	r2, [r3, #16]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009478:	b2d2      	uxtb	r2, r2
 800947a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800948a:	b29b      	uxth	r3, r3
 800948c:	3b01      	subs	r3, #1
 800948e:	b29a      	uxth	r2, r3
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009498:	b29b      	uxth	r3, r3
 800949a:	2b00      	cmp	r3, #0
 800949c:	d114      	bne.n	80094c8 <I2C_SlaveReceive_RXNE+0x74>
 800949e:	7bfb      	ldrb	r3, [r7, #15]
 80094a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80094a2:	d111      	bne.n	80094c8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	685a      	ldr	r2, [r3, #4]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80094b2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2222      	movs	r2, #34	@ 0x22
 80094b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2228      	movs	r2, #40	@ 0x28
 80094be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f7ff f998 	bl	80087f8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80094c8:	bf00      	nop
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b083      	sub	sp, #12
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094dc:	b29b      	uxth	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d012      	beq.n	8009508 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	691a      	ldr	r2, [r3, #16]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ec:	b2d2      	uxtb	r2, r2
 80094ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f4:	1c5a      	adds	r2, r3, #1
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094fe:	b29b      	uxth	r3, r3
 8009500:	3b01      	subs	r3, #1
 8009502:	b29a      	uxth	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009508:	bf00      	nop
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800951e:	2300      	movs	r3, #0
 8009520:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009528:	b2db      	uxtb	r3, r3
 800952a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800952e:	2b28      	cmp	r3, #40	@ 0x28
 8009530:	d127      	bne.n	8009582 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685a      	ldr	r2, [r3, #4]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009540:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	089b      	lsrs	r3, r3, #2
 8009546:	f003 0301 	and.w	r3, r3, #1
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800954e:	2301      	movs	r3, #1
 8009550:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	09db      	lsrs	r3, r3, #7
 8009556:	f003 0301 	and.w	r3, r3, #1
 800955a:	2b00      	cmp	r3, #0
 800955c:	d103      	bne.n	8009566 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	81bb      	strh	r3, [r7, #12]
 8009564:	e002      	b.n	800956c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	699b      	ldr	r3, [r3, #24]
 800956a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009574:	89ba      	ldrh	r2, [r7, #12]
 8009576:	7bfb      	ldrb	r3, [r7, #15]
 8009578:	4619      	mov	r1, r3
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f7ff f946 	bl	800880c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009580:	e00e      	b.n	80095a0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009582:	2300      	movs	r3, #0
 8009584:	60bb      	str	r3, [r7, #8]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	695b      	ldr	r3, [r3, #20]
 800958c:	60bb      	str	r3, [r7, #8]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	699b      	ldr	r3, [r3, #24]
 8009594:	60bb      	str	r3, [r7, #8]
 8009596:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80095a0:	bf00      	nop
 80095a2:	3710      	adds	r7, #16
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095b6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	685a      	ldr	r2, [r3, #4]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80095c6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80095c8:	2300      	movs	r3, #0
 80095ca:	60bb      	str	r3, [r7, #8]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	695b      	ldr	r3, [r3, #20]
 80095d2:	60bb      	str	r3, [r7, #8]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f042 0201 	orr.w	r2, r2, #1
 80095e2:	601a      	str	r2, [r3, #0]
 80095e4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	681a      	ldr	r2, [r3, #0]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80095f4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009600:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009604:	d172      	bne.n	80096ec <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009606:	7bfb      	ldrb	r3, [r7, #15]
 8009608:	2b22      	cmp	r3, #34	@ 0x22
 800960a:	d002      	beq.n	8009612 <I2C_Slave_STOPF+0x6a>
 800960c:	7bfb      	ldrb	r3, [r7, #15]
 800960e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009610:	d135      	bne.n	800967e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	b29a      	uxth	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009624:	b29b      	uxth	r3, r3
 8009626:	2b00      	cmp	r3, #0
 8009628:	d005      	beq.n	8009636 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800962e:	f043 0204 	orr.w	r2, r3, #4
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	685a      	ldr	r2, [r3, #4]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009644:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800964a:	4618      	mov	r0, r3
 800964c:	f7fd ff3e 	bl	80074cc <HAL_DMA_GetState>
 8009650:	4603      	mov	r3, r0
 8009652:	2b01      	cmp	r3, #1
 8009654:	d049      	beq.n	80096ea <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800965a:	4a69      	ldr	r2, [pc, #420]	@ (8009800 <I2C_Slave_STOPF+0x258>)
 800965c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009662:	4618      	mov	r0, r3
 8009664:	f7fd fd86 	bl	8007174 <HAL_DMA_Abort_IT>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d03d      	beq.n	80096ea <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009678:	4610      	mov	r0, r2
 800967a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800967c:	e035      	b.n	80096ea <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	b29a      	uxth	r2, r3
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009690:	b29b      	uxth	r3, r3
 8009692:	2b00      	cmp	r3, #0
 8009694:	d005      	beq.n	80096a2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800969a:	f043 0204 	orr.w	r2, r3, #4
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	685a      	ldr	r2, [r3, #4]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80096b0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7fd ff08 	bl	80074cc <HAL_DMA_GetState>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d014      	beq.n	80096ec <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096c6:	4a4e      	ldr	r2, [pc, #312]	@ (8009800 <I2C_Slave_STOPF+0x258>)
 80096c8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7fd fd50 	bl	8007174 <HAL_DMA_Abort_IT>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d008      	beq.n	80096ec <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096e0:	687a      	ldr	r2, [r7, #4]
 80096e2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80096e4:	4610      	mov	r0, r2
 80096e6:	4798      	blx	r3
 80096e8:	e000      	b.n	80096ec <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80096ea:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d03e      	beq.n	8009774 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	695b      	ldr	r3, [r3, #20]
 80096fc:	f003 0304 	and.w	r3, r3, #4
 8009700:	2b04      	cmp	r3, #4
 8009702:	d112      	bne.n	800972a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	691a      	ldr	r2, [r3, #16]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800970e:	b2d2      	uxtb	r2, r2
 8009710:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009716:	1c5a      	adds	r2, r3, #1
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009720:	b29b      	uxth	r3, r3
 8009722:	3b01      	subs	r3, #1
 8009724:	b29a      	uxth	r2, r3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	695b      	ldr	r3, [r3, #20]
 8009730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009734:	2b40      	cmp	r3, #64	@ 0x40
 8009736:	d112      	bne.n	800975e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	691a      	ldr	r2, [r3, #16]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009742:	b2d2      	uxtb	r2, r2
 8009744:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974a:	1c5a      	adds	r2, r3, #1
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009754:	b29b      	uxth	r3, r3
 8009756:	3b01      	subs	r3, #1
 8009758:	b29a      	uxth	r2, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009762:	b29b      	uxth	r3, r3
 8009764:	2b00      	cmp	r3, #0
 8009766:	d005      	beq.n	8009774 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800976c:	f043 0204 	orr.w	r2, r3, #4
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009778:	2b00      	cmp	r3, #0
 800977a:	d003      	beq.n	8009784 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 f8b7 	bl	80098f0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009782:	e039      	b.n	80097f8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009784:	7bfb      	ldrb	r3, [r7, #15]
 8009786:	2b2a      	cmp	r3, #42	@ 0x2a
 8009788:	d109      	bne.n	800979e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2228      	movs	r2, #40	@ 0x28
 8009794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f7ff f82d 	bl	80087f8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	2b28      	cmp	r3, #40	@ 0x28
 80097a8:	d111      	bne.n	80097ce <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a15      	ldr	r2, [pc, #84]	@ (8009804 <I2C_Slave_STOPF+0x25c>)
 80097ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2220      	movs	r2, #32
 80097ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f7ff f82e 	bl	8008828 <HAL_I2C_ListenCpltCallback>
}
 80097cc:	e014      	b.n	80097f8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097d2:	2b22      	cmp	r3, #34	@ 0x22
 80097d4:	d002      	beq.n	80097dc <I2C_Slave_STOPF+0x234>
 80097d6:	7bfb      	ldrb	r3, [r7, #15]
 80097d8:	2b22      	cmp	r3, #34	@ 0x22
 80097da:	d10d      	bne.n	80097f8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2220      	movs	r2, #32
 80097e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2200      	movs	r2, #0
 80097ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f7ff f800 	bl	80087f8 <HAL_I2C_SlaveRxCpltCallback>
}
 80097f8:	bf00      	nop
 80097fa:	3710      	adds	r7, #16
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	08009c59 	.word	0x08009c59
 8009804:	ffff0000 	.word	0xffff0000

08009808 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b084      	sub	sp, #16
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009816:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800981c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	2b08      	cmp	r3, #8
 8009822:	d002      	beq.n	800982a <I2C_Slave_AF+0x22>
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	2b20      	cmp	r3, #32
 8009828:	d129      	bne.n	800987e <I2C_Slave_AF+0x76>
 800982a:	7bfb      	ldrb	r3, [r7, #15]
 800982c:	2b28      	cmp	r3, #40	@ 0x28
 800982e:	d126      	bne.n	800987e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a2e      	ldr	r2, [pc, #184]	@ (80098ec <I2C_Slave_AF+0xe4>)
 8009834:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	685a      	ldr	r2, [r3, #4]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009844:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800984e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800985e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2220      	movs	r2, #32
 800986a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2200      	movs	r2, #0
 8009872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f7fe ffd6 	bl	8008828 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800987c:	e031      	b.n	80098e2 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800987e:	7bfb      	ldrb	r3, [r7, #15]
 8009880:	2b21      	cmp	r3, #33	@ 0x21
 8009882:	d129      	bne.n	80098d8 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a19      	ldr	r2, [pc, #100]	@ (80098ec <I2C_Slave_AF+0xe4>)
 8009888:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2221      	movs	r2, #33	@ 0x21
 800988e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2220      	movs	r2, #32
 8009894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	685a      	ldr	r2, [r3, #4]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80098ae:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80098b8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098c8:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f7fe fae3 	bl	8007e96 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7fe ff87 	bl	80087e4 <HAL_I2C_SlaveTxCpltCallback>
}
 80098d6:	e004      	b.n	80098e2 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80098e0:	615a      	str	r2, [r3, #20]
}
 80098e2:	bf00      	nop
 80098e4:	3710      	adds	r7, #16
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	bf00      	nop
 80098ec:	ffff0000 	.word	0xffff0000

080098f0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80098fe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009906:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009908:	7bbb      	ldrb	r3, [r7, #14]
 800990a:	2b10      	cmp	r3, #16
 800990c:	d002      	beq.n	8009914 <I2C_ITError+0x24>
 800990e:	7bbb      	ldrb	r3, [r7, #14]
 8009910:	2b40      	cmp	r3, #64	@ 0x40
 8009912:	d10a      	bne.n	800992a <I2C_ITError+0x3a>
 8009914:	7bfb      	ldrb	r3, [r7, #15]
 8009916:	2b22      	cmp	r3, #34	@ 0x22
 8009918:	d107      	bne.n	800992a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	681a      	ldr	r2, [r3, #0]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009928:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800992a:	7bfb      	ldrb	r3, [r7, #15]
 800992c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009930:	2b28      	cmp	r3, #40	@ 0x28
 8009932:	d107      	bne.n	8009944 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2228      	movs	r2, #40	@ 0x28
 800993e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009942:	e015      	b.n	8009970 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800994e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009952:	d00a      	beq.n	800996a <I2C_ITError+0x7a>
 8009954:	7bfb      	ldrb	r3, [r7, #15]
 8009956:	2b60      	cmp	r3, #96	@ 0x60
 8009958:	d007      	beq.n	800996a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2220      	movs	r2, #32
 800995e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800997a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800997e:	d162      	bne.n	8009a46 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685a      	ldr	r2, [r3, #4]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800998e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009994:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009998:	b2db      	uxtb	r3, r3
 800999a:	2b01      	cmp	r3, #1
 800999c:	d020      	beq.n	80099e0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099a2:	4a6a      	ldr	r2, [pc, #424]	@ (8009b4c <I2C_ITError+0x25c>)
 80099a4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7fd fbe2 	bl	8007174 <HAL_DMA_Abort_IT>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	f000 8089 	beq.w	8009aca <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f022 0201 	bic.w	r2, r2, #1
 80099c6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2220      	movs	r2, #32
 80099cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099d6:	687a      	ldr	r2, [r7, #4]
 80099d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80099da:	4610      	mov	r0, r2
 80099dc:	4798      	blx	r3
 80099de:	e074      	b.n	8009aca <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099e4:	4a59      	ldr	r2, [pc, #356]	@ (8009b4c <I2C_ITError+0x25c>)
 80099e6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7fd fbc1 	bl	8007174 <HAL_DMA_Abort_IT>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d068      	beq.n	8009aca <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	695b      	ldr	r3, [r3, #20]
 80099fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a02:	2b40      	cmp	r3, #64	@ 0x40
 8009a04:	d10b      	bne.n	8009a1e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	691a      	ldr	r2, [r3, #16]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a10:	b2d2      	uxtb	r2, r2
 8009a12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a18:	1c5a      	adds	r2, r3, #1
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f022 0201 	bic.w	r2, r2, #1
 8009a2c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2220      	movs	r2, #32
 8009a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009a40:	4610      	mov	r0, r2
 8009a42:	4798      	blx	r3
 8009a44:	e041      	b.n	8009aca <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	2b60      	cmp	r3, #96	@ 0x60
 8009a50:	d125      	bne.n	8009a9e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2220      	movs	r2, #32
 8009a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	695b      	ldr	r3, [r3, #20]
 8009a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a6a:	2b40      	cmp	r3, #64	@ 0x40
 8009a6c:	d10b      	bne.n	8009a86 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	691a      	ldr	r2, [r3, #16]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a78:	b2d2      	uxtb	r2, r2
 8009a7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a80:	1c5a      	adds	r2, r3, #1
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 0201 	bic.w	r2, r2, #1
 8009a94:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7fe fed0 	bl	800883c <HAL_I2C_AbortCpltCallback>
 8009a9c:	e015      	b.n	8009aca <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	695b      	ldr	r3, [r3, #20]
 8009aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aa8:	2b40      	cmp	r3, #64	@ 0x40
 8009aaa:	d10b      	bne.n	8009ac4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	691a      	ldr	r2, [r3, #16]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab6:	b2d2      	uxtb	r2, r2
 8009ab8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009abe:	1c5a      	adds	r2, r3, #1
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f7f7 fad1 	bl	800106c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ace:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d10e      	bne.n	8009af8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d109      	bne.n	8009af8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d104      	bne.n	8009af8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d007      	beq.n	8009b08 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	685a      	ldr	r2, [r3, #4]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009b06:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b0e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b14:	f003 0304 	and.w	r3, r3, #4
 8009b18:	2b04      	cmp	r3, #4
 8009b1a:	d113      	bne.n	8009b44 <I2C_ITError+0x254>
 8009b1c:	7bfb      	ldrb	r3, [r7, #15]
 8009b1e:	2b28      	cmp	r3, #40	@ 0x28
 8009b20:	d110      	bne.n	8009b44 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a0a      	ldr	r2, [pc, #40]	@ (8009b50 <I2C_ITError+0x260>)
 8009b26:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2220      	movs	r2, #32
 8009b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f7fe fe72 	bl	8008828 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b44:	bf00      	nop
 8009b46:	3710      	adds	r7, #16
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}
 8009b4c:	08009c59 	.word	0x08009c59
 8009b50:	ffff0000 	.word	0xffff0000

08009b54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b088      	sub	sp, #32
 8009b58:	af02      	add	r7, sp, #8
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	607a      	str	r2, [r7, #4]
 8009b5e:	603b      	str	r3, [r7, #0]
 8009b60:	460b      	mov	r3, r1
 8009b62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	2b08      	cmp	r3, #8
 8009b6e:	d006      	beq.n	8009b7e <I2C_MasterRequestWrite+0x2a>
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d003      	beq.n	8009b7e <I2C_MasterRequestWrite+0x2a>
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009b7c:	d108      	bne.n	8009b90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b8c:	601a      	str	r2, [r3, #0]
 8009b8e:	e00b      	b.n	8009ba8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b94:	2b12      	cmp	r3, #18
 8009b96:	d107      	bne.n	8009ba8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009ba6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 f8f7 	bl	8009da8 <I2C_WaitOnFlagUntilTimeout>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00d      	beq.n	8009bdc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bce:	d103      	bne.n	8009bd8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009bd6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e035      	b.n	8009c48 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	691b      	ldr	r3, [r3, #16]
 8009be0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009be4:	d108      	bne.n	8009bf8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009be6:	897b      	ldrh	r3, [r7, #10]
 8009be8:	b2db      	uxtb	r3, r3
 8009bea:	461a      	mov	r2, r3
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009bf4:	611a      	str	r2, [r3, #16]
 8009bf6:	e01b      	b.n	8009c30 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009bf8:	897b      	ldrh	r3, [r7, #10]
 8009bfa:	11db      	asrs	r3, r3, #7
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	f003 0306 	and.w	r3, r3, #6
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	f063 030f 	orn	r3, r3, #15
 8009c08:	b2da      	uxtb	r2, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	490e      	ldr	r1, [pc, #56]	@ (8009c50 <I2C_MasterRequestWrite+0xfc>)
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f000 f940 	bl	8009e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d001      	beq.n	8009c26 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009c22:	2301      	movs	r3, #1
 8009c24:	e010      	b.n	8009c48 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009c26:	897b      	ldrh	r3, [r7, #10]
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	4907      	ldr	r1, [pc, #28]	@ (8009c54 <I2C_MasterRequestWrite+0x100>)
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	f000 f930 	bl	8009e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d001      	beq.n	8009c46 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009c42:	2301      	movs	r3, #1
 8009c44:	e000      	b.n	8009c48 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3718      	adds	r7, #24
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	00010008 	.word	0x00010008
 8009c54:	00010002 	.word	0x00010002

08009c58 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b086      	sub	sp, #24
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009c60:	2300      	movs	r3, #0
 8009c62:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c68:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c70:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009c72:	4b4b      	ldr	r3, [pc, #300]	@ (8009da0 <I2C_DMAAbort+0x148>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	08db      	lsrs	r3, r3, #3
 8009c78:	4a4a      	ldr	r2, [pc, #296]	@ (8009da4 <I2C_DMAAbort+0x14c>)
 8009c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c7e:	0a1a      	lsrs	r2, r3, #8
 8009c80:	4613      	mov	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4413      	add	r3, r2
 8009c86:	00da      	lsls	r2, r3, #3
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d106      	bne.n	8009ca0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c96:	f043 0220 	orr.w	r2, r3, #32
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009c9e:	e00a      	b.n	8009cb6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	3b01      	subs	r3, #1
 8009ca4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cb4:	d0ea      	beq.n	8009c8c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d003      	beq.n	8009cc6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d003      	beq.n	8009cd6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ce4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d003      	beq.n	8009cfc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d003      	beq.n	8009d0c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d08:	2200      	movs	r2, #0
 8009d0a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	681a      	ldr	r2, [r3, #0]
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f022 0201 	bic.w	r2, r2, #1
 8009d1a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b60      	cmp	r3, #96	@ 0x60
 8009d26:	d10e      	bne.n	8009d46 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	2220      	movs	r2, #32
 8009d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	2200      	movs	r2, #0
 8009d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009d3e:	6978      	ldr	r0, [r7, #20]
 8009d40:	f7fe fd7c 	bl	800883c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009d44:	e027      	b.n	8009d96 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009d46:	7cfb      	ldrb	r3, [r7, #19]
 8009d48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009d4c:	2b28      	cmp	r3, #40	@ 0x28
 8009d4e:	d117      	bne.n	8009d80 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f042 0201 	orr.w	r2, r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009d6e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	2200      	movs	r2, #0
 8009d74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	2228      	movs	r2, #40	@ 0x28
 8009d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009d7e:	e007      	b.n	8009d90 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	2220      	movs	r2, #32
 8009d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009d90:	6978      	ldr	r0, [r7, #20]
 8009d92:	f7f7 f96b 	bl	800106c <HAL_I2C_ErrorCallback>
}
 8009d96:	bf00      	nop
 8009d98:	3718      	adds	r7, #24
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	200000f0 	.word	0x200000f0
 8009da4:	14f8b589 	.word	0x14f8b589

08009da8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	603b      	str	r3, [r7, #0]
 8009db4:	4613      	mov	r3, r2
 8009db6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009db8:	e048      	b.n	8009e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc0:	d044      	beq.n	8009e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dc2:	f7fb faff 	bl	80053c4 <HAL_GetTick>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	1ad3      	subs	r3, r2, r3
 8009dcc:	683a      	ldr	r2, [r7, #0]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d302      	bcc.n	8009dd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d139      	bne.n	8009e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	0c1b      	lsrs	r3, r3, #16
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d10d      	bne.n	8009dfe <I2C_WaitOnFlagUntilTimeout+0x56>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	695b      	ldr	r3, [r3, #20]
 8009de8:	43da      	mvns	r2, r3
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	4013      	ands	r3, r2
 8009dee:	b29b      	uxth	r3, r3
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	bf0c      	ite	eq
 8009df4:	2301      	moveq	r3, #1
 8009df6:	2300      	movne	r3, #0
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	e00c      	b.n	8009e18 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	699b      	ldr	r3, [r3, #24]
 8009e04:	43da      	mvns	r2, r3
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	4013      	ands	r3, r2
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	bf0c      	ite	eq
 8009e10:	2301      	moveq	r3, #1
 8009e12:	2300      	movne	r3, #0
 8009e14:	b2db      	uxtb	r3, r3
 8009e16:	461a      	mov	r2, r3
 8009e18:	79fb      	ldrb	r3, [r7, #7]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d116      	bne.n	8009e4c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2200      	movs	r2, #0
 8009e22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2220      	movs	r2, #32
 8009e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e38:	f043 0220 	orr.w	r2, r3, #32
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2200      	movs	r2, #0
 8009e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e023      	b.n	8009e94 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	0c1b      	lsrs	r3, r3, #16
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d10d      	bne.n	8009e72 <I2C_WaitOnFlagUntilTimeout+0xca>
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	695b      	ldr	r3, [r3, #20]
 8009e5c:	43da      	mvns	r2, r3
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	4013      	ands	r3, r2
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	bf0c      	ite	eq
 8009e68:	2301      	moveq	r3, #1
 8009e6a:	2300      	movne	r3, #0
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	461a      	mov	r2, r3
 8009e70:	e00c      	b.n	8009e8c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	43da      	mvns	r2, r3
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	4013      	ands	r3, r2
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	bf0c      	ite	eq
 8009e84:	2301      	moveq	r3, #1
 8009e86:	2300      	movne	r3, #0
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	79fb      	ldrb	r3, [r7, #7]
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d093      	beq.n	8009dba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e92:	2300      	movs	r3, #0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3710      	adds	r7, #16
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	60f8      	str	r0, [r7, #12]
 8009ea4:	60b9      	str	r1, [r7, #8]
 8009ea6:	607a      	str	r2, [r7, #4]
 8009ea8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009eaa:	e071      	b.n	8009f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	695b      	ldr	r3, [r3, #20]
 8009eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009eba:	d123      	bne.n	8009f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009eca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009ed4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2220      	movs	r2, #32
 8009ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ef0:	f043 0204 	orr.w	r2, r3, #4
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009f00:	2301      	movs	r3, #1
 8009f02:	e067      	b.n	8009fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f0a:	d041      	beq.n	8009f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f0c:	f7fb fa5a 	bl	80053c4 <HAL_GetTick>
 8009f10:	4602      	mov	r2, r0
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d302      	bcc.n	8009f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d136      	bne.n	8009f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	0c1b      	lsrs	r3, r3, #16
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d10c      	bne.n	8009f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	695b      	ldr	r3, [r3, #20]
 8009f32:	43da      	mvns	r2, r3
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	4013      	ands	r3, r2
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	bf14      	ite	ne
 8009f3e:	2301      	movne	r3, #1
 8009f40:	2300      	moveq	r3, #0
 8009f42:	b2db      	uxtb	r3, r3
 8009f44:	e00b      	b.n	8009f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	699b      	ldr	r3, [r3, #24]
 8009f4c:	43da      	mvns	r2, r3
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	4013      	ands	r3, r2
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	bf14      	ite	ne
 8009f58:	2301      	movne	r3, #1
 8009f5a:	2300      	moveq	r3, #0
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d016      	beq.n	8009f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2200      	movs	r2, #0
 8009f66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2220      	movs	r2, #32
 8009f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f7c:	f043 0220 	orr.w	r2, r3, #32
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2200      	movs	r2, #0
 8009f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	e021      	b.n	8009fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	0c1b      	lsrs	r3, r3, #16
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d10c      	bne.n	8009fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	695b      	ldr	r3, [r3, #20]
 8009fa0:	43da      	mvns	r2, r3
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	4013      	ands	r3, r2
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	bf14      	ite	ne
 8009fac:	2301      	movne	r3, #1
 8009fae:	2300      	moveq	r3, #0
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	e00b      	b.n	8009fcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	699b      	ldr	r3, [r3, #24]
 8009fba:	43da      	mvns	r2, r3
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	bf14      	ite	ne
 8009fc6:	2301      	movne	r3, #1
 8009fc8:	2300      	moveq	r3, #0
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	f47f af6d 	bne.w	8009eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009fe8:	e034      	b.n	800a054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009fea:	68f8      	ldr	r0, [r7, #12]
 8009fec:	f000 f8b8 	bl	800a160 <I2C_IsAcknowledgeFailed>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d001      	beq.n	8009ffa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	e034      	b.n	800a064 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a000:	d028      	beq.n	800a054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a002:	f7fb f9df 	bl	80053c4 <HAL_GetTick>
 800a006:	4602      	mov	r2, r0
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	1ad3      	subs	r3, r2, r3
 800a00c:	68ba      	ldr	r2, [r7, #8]
 800a00e:	429a      	cmp	r2, r3
 800a010:	d302      	bcc.n	800a018 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d11d      	bne.n	800a054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	695b      	ldr	r3, [r3, #20]
 800a01e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a022:	2b80      	cmp	r3, #128	@ 0x80
 800a024:	d016      	beq.n	800a054 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2200      	movs	r2, #0
 800a02a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2220      	movs	r2, #32
 800a030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2200      	movs	r2, #0
 800a038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a040:	f043 0220 	orr.w	r2, r3, #32
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2200      	movs	r2, #0
 800a04c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a050:	2301      	movs	r3, #1
 800a052:	e007      	b.n	800a064 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	695b      	ldr	r3, [r3, #20]
 800a05a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a05e:	2b80      	cmp	r3, #128	@ 0x80
 800a060:	d1c3      	bne.n	8009fea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a062:	2300      	movs	r3, #0
}
 800a064:	4618      	mov	r0, r3
 800a066:	3710      	adds	r7, #16
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b084      	sub	sp, #16
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a078:	e034      	b.n	800a0e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f000 f870 	bl	800a160 <I2C_IsAcknowledgeFailed>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d001      	beq.n	800a08a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	e034      	b.n	800a0f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a090:	d028      	beq.n	800a0e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a092:	f7fb f997 	bl	80053c4 <HAL_GetTick>
 800a096:	4602      	mov	r2, r0
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	1ad3      	subs	r3, r2, r3
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d302      	bcc.n	800a0a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d11d      	bne.n	800a0e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	695b      	ldr	r3, [r3, #20]
 800a0ae:	f003 0304 	and.w	r3, r3, #4
 800a0b2:	2b04      	cmp	r3, #4
 800a0b4:	d016      	beq.n	800a0e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2220      	movs	r2, #32
 800a0c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0d0:	f043 0220 	orr.w	r2, r3, #32
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	e007      	b.n	800a0f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	695b      	ldr	r3, [r3, #20]
 800a0ea:	f003 0304 	and.w	r3, r3, #4
 800a0ee:	2b04      	cmp	r3, #4
 800a0f0:	d1c3      	bne.n	800a07a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a104:	2300      	movs	r3, #0
 800a106:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800a108:	4b13      	ldr	r3, [pc, #76]	@ (800a158 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	08db      	lsrs	r3, r3, #3
 800a10e:	4a13      	ldr	r2, [pc, #76]	@ (800a15c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800a110:	fba2 2303 	umull	r2, r3, r2, r3
 800a114:	0a1a      	lsrs	r2, r3, #8
 800a116:	4613      	mov	r3, r2
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	4413      	add	r3, r2
 800a11c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	3b01      	subs	r3, #1
 800a122:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d107      	bne.n	800a13a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a12e:	f043 0220 	orr.w	r2, r3, #32
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800a136:	2301      	movs	r3, #1
 800a138:	e008      	b.n	800a14c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a148:	d0e9      	beq.n	800a11e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3714      	adds	r7, #20
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr
 800a158:	200000f0 	.word	0x200000f0
 800a15c:	14f8b589 	.word	0x14f8b589

0800a160 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	695b      	ldr	r3, [r3, #20]
 800a16e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a176:	d11b      	bne.n	800a1b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a180:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2200      	movs	r2, #0
 800a186:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2220      	movs	r2, #32
 800a18c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2200      	movs	r2, #0
 800a194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a19c:	f043 0204 	orr.w	r2, r3, #4
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e000      	b.n	800a1b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a1b0:	2300      	movs	r3, #0
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	370c      	adds	r7, #12
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr

0800a1be <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b083      	sub	sp, #12
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ca:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a1ce:	d103      	bne.n	800a1d8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a1d6:	e007      	b.n	800a1e8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1dc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a1e0:	d102      	bne.n	800a1e8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2208      	movs	r2, #8
 800a1e6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a1e8:	bf00      	nop
 800a1ea:	370c      	adds	r7, #12
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr

0800a1f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b086      	sub	sp, #24
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	e267      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f003 0301 	and.w	r3, r3, #1
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d075      	beq.n	800a2fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a212:	4b88      	ldr	r3, [pc, #544]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	f003 030c 	and.w	r3, r3, #12
 800a21a:	2b04      	cmp	r3, #4
 800a21c:	d00c      	beq.n	800a238 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a21e:	4b85      	ldr	r3, [pc, #532]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a226:	2b08      	cmp	r3, #8
 800a228:	d112      	bne.n	800a250 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a22a:	4b82      	ldr	r3, [pc, #520]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a232:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a236:	d10b      	bne.n	800a250 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a238:	4b7e      	ldr	r3, [pc, #504]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d05b      	beq.n	800a2fc <HAL_RCC_OscConfig+0x108>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d157      	bne.n	800a2fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	e242      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a258:	d106      	bne.n	800a268 <HAL_RCC_OscConfig+0x74>
 800a25a:	4b76      	ldr	r3, [pc, #472]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a75      	ldr	r2, [pc, #468]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a264:	6013      	str	r3, [r2, #0]
 800a266:	e01d      	b.n	800a2a4 <HAL_RCC_OscConfig+0xb0>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a270:	d10c      	bne.n	800a28c <HAL_RCC_OscConfig+0x98>
 800a272:	4b70      	ldr	r3, [pc, #448]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a6f      	ldr	r2, [pc, #444]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a278:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a27c:	6013      	str	r3, [r2, #0]
 800a27e:	4b6d      	ldr	r3, [pc, #436]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a6c      	ldr	r2, [pc, #432]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a288:	6013      	str	r3, [r2, #0]
 800a28a:	e00b      	b.n	800a2a4 <HAL_RCC_OscConfig+0xb0>
 800a28c:	4b69      	ldr	r3, [pc, #420]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a68      	ldr	r2, [pc, #416]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a292:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a296:	6013      	str	r3, [r2, #0]
 800a298:	4b66      	ldr	r3, [pc, #408]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a65      	ldr	r2, [pc, #404]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a29e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a2a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d013      	beq.n	800a2d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a2ac:	f7fb f88a 	bl	80053c4 <HAL_GetTick>
 800a2b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a2b2:	e008      	b.n	800a2c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a2b4:	f7fb f886 	bl	80053c4 <HAL_GetTick>
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	2b64      	cmp	r3, #100	@ 0x64
 800a2c0:	d901      	bls.n	800a2c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a2c2:	2303      	movs	r3, #3
 800a2c4:	e207      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a2c6:	4b5b      	ldr	r3, [pc, #364]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d0f0      	beq.n	800a2b4 <HAL_RCC_OscConfig+0xc0>
 800a2d2:	e014      	b.n	800a2fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a2d4:	f7fb f876 	bl	80053c4 <HAL_GetTick>
 800a2d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a2da:	e008      	b.n	800a2ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a2dc:	f7fb f872 	bl	80053c4 <HAL_GetTick>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	2b64      	cmp	r3, #100	@ 0x64
 800a2e8:	d901      	bls.n	800a2ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	e1f3      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a2ee:	4b51      	ldr	r3, [pc, #324]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d1f0      	bne.n	800a2dc <HAL_RCC_OscConfig+0xe8>
 800a2fa:	e000      	b.n	800a2fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a2fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f003 0302 	and.w	r3, r3, #2
 800a306:	2b00      	cmp	r3, #0
 800a308:	d063      	beq.n	800a3d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a30a:	4b4a      	ldr	r3, [pc, #296]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	f003 030c 	and.w	r3, r3, #12
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00b      	beq.n	800a32e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a316:	4b47      	ldr	r3, [pc, #284]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a31e:	2b08      	cmp	r3, #8
 800a320:	d11c      	bne.n	800a35c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a322:	4b44      	ldr	r3, [pc, #272]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d116      	bne.n	800a35c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a32e:	4b41      	ldr	r3, [pc, #260]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f003 0302 	and.w	r3, r3, #2
 800a336:	2b00      	cmp	r3, #0
 800a338:	d005      	beq.n	800a346 <HAL_RCC_OscConfig+0x152>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	2b01      	cmp	r3, #1
 800a340:	d001      	beq.n	800a346 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	e1c7      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a346:	4b3b      	ldr	r3, [pc, #236]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	691b      	ldr	r3, [r3, #16]
 800a352:	00db      	lsls	r3, r3, #3
 800a354:	4937      	ldr	r1, [pc, #220]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a356:	4313      	orrs	r3, r2
 800a358:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a35a:	e03a      	b.n	800a3d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d020      	beq.n	800a3a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a364:	4b34      	ldr	r3, [pc, #208]	@ (800a438 <HAL_RCC_OscConfig+0x244>)
 800a366:	2201      	movs	r2, #1
 800a368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a36a:	f7fb f82b 	bl	80053c4 <HAL_GetTick>
 800a36e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a370:	e008      	b.n	800a384 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a372:	f7fb f827 	bl	80053c4 <HAL_GetTick>
 800a376:	4602      	mov	r2, r0
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	1ad3      	subs	r3, r2, r3
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d901      	bls.n	800a384 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a380:	2303      	movs	r3, #3
 800a382:	e1a8      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a384:	4b2b      	ldr	r3, [pc, #172]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f003 0302 	and.w	r3, r3, #2
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d0f0      	beq.n	800a372 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a390:	4b28      	ldr	r3, [pc, #160]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	691b      	ldr	r3, [r3, #16]
 800a39c:	00db      	lsls	r3, r3, #3
 800a39e:	4925      	ldr	r1, [pc, #148]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	600b      	str	r3, [r1, #0]
 800a3a4:	e015      	b.n	800a3d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a3a6:	4b24      	ldr	r3, [pc, #144]	@ (800a438 <HAL_RCC_OscConfig+0x244>)
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3ac:	f7fb f80a 	bl	80053c4 <HAL_GetTick>
 800a3b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a3b2:	e008      	b.n	800a3c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a3b4:	f7fb f806 	bl	80053c4 <HAL_GetTick>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	2b02      	cmp	r3, #2
 800a3c0:	d901      	bls.n	800a3c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a3c2:	2303      	movs	r3, #3
 800a3c4:	e187      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a3c6:	4b1b      	ldr	r3, [pc, #108]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1f0      	bne.n	800a3b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0308 	and.w	r3, r3, #8
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d036      	beq.n	800a44c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	695b      	ldr	r3, [r3, #20]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d016      	beq.n	800a414 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a3e6:	4b15      	ldr	r3, [pc, #84]	@ (800a43c <HAL_RCC_OscConfig+0x248>)
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3ec:	f7fa ffea 	bl	80053c4 <HAL_GetTick>
 800a3f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a3f2:	e008      	b.n	800a406 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a3f4:	f7fa ffe6 	bl	80053c4 <HAL_GetTick>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	1ad3      	subs	r3, r2, r3
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	d901      	bls.n	800a406 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a402:	2303      	movs	r3, #3
 800a404:	e167      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a406:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <HAL_RCC_OscConfig+0x240>)
 800a408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a40a:	f003 0302 	and.w	r3, r3, #2
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d0f0      	beq.n	800a3f4 <HAL_RCC_OscConfig+0x200>
 800a412:	e01b      	b.n	800a44c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a414:	4b09      	ldr	r3, [pc, #36]	@ (800a43c <HAL_RCC_OscConfig+0x248>)
 800a416:	2200      	movs	r2, #0
 800a418:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a41a:	f7fa ffd3 	bl	80053c4 <HAL_GetTick>
 800a41e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a420:	e00e      	b.n	800a440 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a422:	f7fa ffcf 	bl	80053c4 <HAL_GetTick>
 800a426:	4602      	mov	r2, r0
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	1ad3      	subs	r3, r2, r3
 800a42c:	2b02      	cmp	r3, #2
 800a42e:	d907      	bls.n	800a440 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a430:	2303      	movs	r3, #3
 800a432:	e150      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
 800a434:	40023800 	.word	0x40023800
 800a438:	42470000 	.word	0x42470000
 800a43c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a440:	4b88      	ldr	r3, [pc, #544]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a444:	f003 0302 	and.w	r3, r3, #2
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d1ea      	bne.n	800a422 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 0304 	and.w	r3, r3, #4
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 8097 	beq.w	800a588 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a45a:	2300      	movs	r3, #0
 800a45c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a45e:	4b81      	ldr	r3, [pc, #516]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10f      	bne.n	800a48a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a46a:	2300      	movs	r3, #0
 800a46c:	60bb      	str	r3, [r7, #8]
 800a46e:	4b7d      	ldr	r3, [pc, #500]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a472:	4a7c      	ldr	r2, [pc, #496]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a478:	6413      	str	r3, [r2, #64]	@ 0x40
 800a47a:	4b7a      	ldr	r3, [pc, #488]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a47c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a47e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a482:	60bb      	str	r3, [r7, #8]
 800a484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a486:	2301      	movs	r3, #1
 800a488:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a48a:	4b77      	ldr	r3, [pc, #476]	@ (800a668 <HAL_RCC_OscConfig+0x474>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a492:	2b00      	cmp	r3, #0
 800a494:	d118      	bne.n	800a4c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a496:	4b74      	ldr	r3, [pc, #464]	@ (800a668 <HAL_RCC_OscConfig+0x474>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a73      	ldr	r2, [pc, #460]	@ (800a668 <HAL_RCC_OscConfig+0x474>)
 800a49c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a4a2:	f7fa ff8f 	bl	80053c4 <HAL_GetTick>
 800a4a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a4a8:	e008      	b.n	800a4bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a4aa:	f7fa ff8b 	bl	80053c4 <HAL_GetTick>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d901      	bls.n	800a4bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	e10c      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a4bc:	4b6a      	ldr	r3, [pc, #424]	@ (800a668 <HAL_RCC_OscConfig+0x474>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0f0      	beq.n	800a4aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d106      	bne.n	800a4de <HAL_RCC_OscConfig+0x2ea>
 800a4d0:	4b64      	ldr	r3, [pc, #400]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a4d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4d4:	4a63      	ldr	r2, [pc, #396]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a4d6:	f043 0301 	orr.w	r3, r3, #1
 800a4da:	6713      	str	r3, [r2, #112]	@ 0x70
 800a4dc:	e01c      	b.n	800a518 <HAL_RCC_OscConfig+0x324>
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	2b05      	cmp	r3, #5
 800a4e4:	d10c      	bne.n	800a500 <HAL_RCC_OscConfig+0x30c>
 800a4e6:	4b5f      	ldr	r3, [pc, #380]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a4e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4ea:	4a5e      	ldr	r2, [pc, #376]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a4ec:	f043 0304 	orr.w	r3, r3, #4
 800a4f0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a4f2:	4b5c      	ldr	r3, [pc, #368]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a4f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4f6:	4a5b      	ldr	r2, [pc, #364]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a4f8:	f043 0301 	orr.w	r3, r3, #1
 800a4fc:	6713      	str	r3, [r2, #112]	@ 0x70
 800a4fe:	e00b      	b.n	800a518 <HAL_RCC_OscConfig+0x324>
 800a500:	4b58      	ldr	r3, [pc, #352]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a504:	4a57      	ldr	r2, [pc, #348]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a506:	f023 0301 	bic.w	r3, r3, #1
 800a50a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a50c:	4b55      	ldr	r3, [pc, #340]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a50e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a510:	4a54      	ldr	r2, [pc, #336]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a512:	f023 0304 	bic.w	r3, r3, #4
 800a516:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d015      	beq.n	800a54c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a520:	f7fa ff50 	bl	80053c4 <HAL_GetTick>
 800a524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a526:	e00a      	b.n	800a53e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a528:	f7fa ff4c 	bl	80053c4 <HAL_GetTick>
 800a52c:	4602      	mov	r2, r0
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a536:	4293      	cmp	r3, r2
 800a538:	d901      	bls.n	800a53e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a53a:	2303      	movs	r3, #3
 800a53c:	e0cb      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a53e:	4b49      	ldr	r3, [pc, #292]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a542:	f003 0302 	and.w	r3, r3, #2
 800a546:	2b00      	cmp	r3, #0
 800a548:	d0ee      	beq.n	800a528 <HAL_RCC_OscConfig+0x334>
 800a54a:	e014      	b.n	800a576 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a54c:	f7fa ff3a 	bl	80053c4 <HAL_GetTick>
 800a550:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a552:	e00a      	b.n	800a56a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a554:	f7fa ff36 	bl	80053c4 <HAL_GetTick>
 800a558:	4602      	mov	r2, r0
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a562:	4293      	cmp	r3, r2
 800a564:	d901      	bls.n	800a56a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e0b5      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a56a:	4b3e      	ldr	r3, [pc, #248]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a56c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a56e:	f003 0302 	and.w	r3, r3, #2
 800a572:	2b00      	cmp	r3, #0
 800a574:	d1ee      	bne.n	800a554 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a576:	7dfb      	ldrb	r3, [r7, #23]
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d105      	bne.n	800a588 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a57c:	4b39      	ldr	r3, [pc, #228]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a57e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a580:	4a38      	ldr	r2, [pc, #224]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a586:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	699b      	ldr	r3, [r3, #24]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	f000 80a1 	beq.w	800a6d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a592:	4b34      	ldr	r3, [pc, #208]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	f003 030c 	and.w	r3, r3, #12
 800a59a:	2b08      	cmp	r3, #8
 800a59c:	d05c      	beq.n	800a658 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	699b      	ldr	r3, [r3, #24]
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d141      	bne.n	800a62a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a5a6:	4b31      	ldr	r3, [pc, #196]	@ (800a66c <HAL_RCC_OscConfig+0x478>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a5ac:	f7fa ff0a 	bl	80053c4 <HAL_GetTick>
 800a5b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a5b2:	e008      	b.n	800a5c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5b4:	f7fa ff06 	bl	80053c4 <HAL_GetTick>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	1ad3      	subs	r3, r2, r3
 800a5be:	2b02      	cmp	r3, #2
 800a5c0:	d901      	bls.n	800a5c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a5c2:	2303      	movs	r3, #3
 800a5c4:	e087      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a5c6:	4b27      	ldr	r3, [pc, #156]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d1f0      	bne.n	800a5b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	69da      	ldr	r2, [r3, #28]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6a1b      	ldr	r3, [r3, #32]
 800a5da:	431a      	orrs	r2, r3
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5e0:	019b      	lsls	r3, r3, #6
 800a5e2:	431a      	orrs	r2, r3
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5e8:	085b      	lsrs	r3, r3, #1
 800a5ea:	3b01      	subs	r3, #1
 800a5ec:	041b      	lsls	r3, r3, #16
 800a5ee:	431a      	orrs	r2, r3
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5f4:	061b      	lsls	r3, r3, #24
 800a5f6:	491b      	ldr	r1, [pc, #108]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a5f8:	4313      	orrs	r3, r2
 800a5fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a5fc:	4b1b      	ldr	r3, [pc, #108]	@ (800a66c <HAL_RCC_OscConfig+0x478>)
 800a5fe:	2201      	movs	r2, #1
 800a600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a602:	f7fa fedf 	bl	80053c4 <HAL_GetTick>
 800a606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a608:	e008      	b.n	800a61c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a60a:	f7fa fedb 	bl	80053c4 <HAL_GetTick>
 800a60e:	4602      	mov	r2, r0
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	1ad3      	subs	r3, r2, r3
 800a614:	2b02      	cmp	r3, #2
 800a616:	d901      	bls.n	800a61c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a618:	2303      	movs	r3, #3
 800a61a:	e05c      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a61c:	4b11      	ldr	r3, [pc, #68]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a624:	2b00      	cmp	r3, #0
 800a626:	d0f0      	beq.n	800a60a <HAL_RCC_OscConfig+0x416>
 800a628:	e054      	b.n	800a6d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a62a:	4b10      	ldr	r3, [pc, #64]	@ (800a66c <HAL_RCC_OscConfig+0x478>)
 800a62c:	2200      	movs	r2, #0
 800a62e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a630:	f7fa fec8 	bl	80053c4 <HAL_GetTick>
 800a634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a636:	e008      	b.n	800a64a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a638:	f7fa fec4 	bl	80053c4 <HAL_GetTick>
 800a63c:	4602      	mov	r2, r0
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	1ad3      	subs	r3, r2, r3
 800a642:	2b02      	cmp	r3, #2
 800a644:	d901      	bls.n	800a64a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a646:	2303      	movs	r3, #3
 800a648:	e045      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a64a:	4b06      	ldr	r3, [pc, #24]	@ (800a664 <HAL_RCC_OscConfig+0x470>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a652:	2b00      	cmp	r3, #0
 800a654:	d1f0      	bne.n	800a638 <HAL_RCC_OscConfig+0x444>
 800a656:	e03d      	b.n	800a6d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	699b      	ldr	r3, [r3, #24]
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d107      	bne.n	800a670 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	e038      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
 800a664:	40023800 	.word	0x40023800
 800a668:	40007000 	.word	0x40007000
 800a66c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a670:	4b1b      	ldr	r3, [pc, #108]	@ (800a6e0 <HAL_RCC_OscConfig+0x4ec>)
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	d028      	beq.n	800a6d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a688:	429a      	cmp	r2, r3
 800a68a:	d121      	bne.n	800a6d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a696:	429a      	cmp	r2, r3
 800a698:	d11a      	bne.n	800a6d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a69a:	68fa      	ldr	r2, [r7, #12]
 800a69c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a6a0:	4013      	ands	r3, r2
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a6a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d111      	bne.n	800a6d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6b6:	085b      	lsrs	r3, r3, #1
 800a6b8:	3b01      	subs	r3, #1
 800a6ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d107      	bne.n	800a6d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d001      	beq.n	800a6d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	e000      	b.n	800a6d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3718      	adds	r7, #24
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	40023800 	.word	0x40023800

0800a6e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b084      	sub	sp, #16
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d101      	bne.n	800a6f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	e0cc      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a6f8:	4b68      	ldr	r3, [pc, #416]	@ (800a89c <HAL_RCC_ClockConfig+0x1b8>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f003 0307 	and.w	r3, r3, #7
 800a700:	683a      	ldr	r2, [r7, #0]
 800a702:	429a      	cmp	r2, r3
 800a704:	d90c      	bls.n	800a720 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a706:	4b65      	ldr	r3, [pc, #404]	@ (800a89c <HAL_RCC_ClockConfig+0x1b8>)
 800a708:	683a      	ldr	r2, [r7, #0]
 800a70a:	b2d2      	uxtb	r2, r2
 800a70c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a70e:	4b63      	ldr	r3, [pc, #396]	@ (800a89c <HAL_RCC_ClockConfig+0x1b8>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0307 	and.w	r3, r3, #7
 800a716:	683a      	ldr	r2, [r7, #0]
 800a718:	429a      	cmp	r2, r3
 800a71a:	d001      	beq.n	800a720 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a71c:	2301      	movs	r3, #1
 800a71e:	e0b8      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 0302 	and.w	r3, r3, #2
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d020      	beq.n	800a76e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f003 0304 	and.w	r3, r3, #4
 800a734:	2b00      	cmp	r3, #0
 800a736:	d005      	beq.n	800a744 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a738:	4b59      	ldr	r3, [pc, #356]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	4a58      	ldr	r2, [pc, #352]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a73e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a742:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0308 	and.w	r3, r3, #8
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d005      	beq.n	800a75c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a750:	4b53      	ldr	r3, [pc, #332]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a752:	689b      	ldr	r3, [r3, #8]
 800a754:	4a52      	ldr	r2, [pc, #328]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a756:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a75a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a75c:	4b50      	ldr	r3, [pc, #320]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	494d      	ldr	r1, [pc, #308]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a76a:	4313      	orrs	r3, r2
 800a76c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 0301 	and.w	r3, r3, #1
 800a776:	2b00      	cmp	r3, #0
 800a778:	d044      	beq.n	800a804 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d107      	bne.n	800a792 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a782:	4b47      	ldr	r3, [pc, #284]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d119      	bne.n	800a7c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	e07f      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	2b02      	cmp	r3, #2
 800a798:	d003      	beq.n	800a7a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a79e:	2b03      	cmp	r3, #3
 800a7a0:	d107      	bne.n	800a7b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a7a2:	4b3f      	ldr	r3, [pc, #252]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d109      	bne.n	800a7c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e06f      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7b2:	4b3b      	ldr	r3, [pc, #236]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f003 0302 	and.w	r3, r3, #2
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d101      	bne.n	800a7c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e067      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a7c2:	4b37      	ldr	r3, [pc, #220]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a7c4:	689b      	ldr	r3, [r3, #8]
 800a7c6:	f023 0203 	bic.w	r2, r3, #3
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	4934      	ldr	r1, [pc, #208]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a7d4:	f7fa fdf6 	bl	80053c4 <HAL_GetTick>
 800a7d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a7da:	e00a      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a7dc:	f7fa fdf2 	bl	80053c4 <HAL_GetTick>
 800a7e0:	4602      	mov	r2, r0
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	1ad3      	subs	r3, r2, r3
 800a7e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d901      	bls.n	800a7f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	e04f      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a7f2:	4b2b      	ldr	r3, [pc, #172]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	f003 020c 	and.w	r2, r3, #12
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	429a      	cmp	r2, r3
 800a802:	d1eb      	bne.n	800a7dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a804:	4b25      	ldr	r3, [pc, #148]	@ (800a89c <HAL_RCC_ClockConfig+0x1b8>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f003 0307 	and.w	r3, r3, #7
 800a80c:	683a      	ldr	r2, [r7, #0]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d20c      	bcs.n	800a82c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a812:	4b22      	ldr	r3, [pc, #136]	@ (800a89c <HAL_RCC_ClockConfig+0x1b8>)
 800a814:	683a      	ldr	r2, [r7, #0]
 800a816:	b2d2      	uxtb	r2, r2
 800a818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a81a:	4b20      	ldr	r3, [pc, #128]	@ (800a89c <HAL_RCC_ClockConfig+0x1b8>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f003 0307 	and.w	r3, r3, #7
 800a822:	683a      	ldr	r2, [r7, #0]
 800a824:	429a      	cmp	r2, r3
 800a826:	d001      	beq.n	800a82c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a828:	2301      	movs	r3, #1
 800a82a:	e032      	b.n	800a892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f003 0304 	and.w	r3, r3, #4
 800a834:	2b00      	cmp	r3, #0
 800a836:	d008      	beq.n	800a84a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a838:	4b19      	ldr	r3, [pc, #100]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	68db      	ldr	r3, [r3, #12]
 800a844:	4916      	ldr	r1, [pc, #88]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a846:	4313      	orrs	r3, r2
 800a848:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f003 0308 	and.w	r3, r3, #8
 800a852:	2b00      	cmp	r3, #0
 800a854:	d009      	beq.n	800a86a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a856:	4b12      	ldr	r3, [pc, #72]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	691b      	ldr	r3, [r3, #16]
 800a862:	00db      	lsls	r3, r3, #3
 800a864:	490e      	ldr	r1, [pc, #56]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a866:	4313      	orrs	r3, r2
 800a868:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a86a:	f000 f821 	bl	800a8b0 <HAL_RCC_GetSysClockFreq>
 800a86e:	4602      	mov	r2, r0
 800a870:	4b0b      	ldr	r3, [pc, #44]	@ (800a8a0 <HAL_RCC_ClockConfig+0x1bc>)
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	091b      	lsrs	r3, r3, #4
 800a876:	f003 030f 	and.w	r3, r3, #15
 800a87a:	490a      	ldr	r1, [pc, #40]	@ (800a8a4 <HAL_RCC_ClockConfig+0x1c0>)
 800a87c:	5ccb      	ldrb	r3, [r1, r3]
 800a87e:	fa22 f303 	lsr.w	r3, r2, r3
 800a882:	4a09      	ldr	r2, [pc, #36]	@ (800a8a8 <HAL_RCC_ClockConfig+0x1c4>)
 800a884:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a886:	4b09      	ldr	r3, [pc, #36]	@ (800a8ac <HAL_RCC_ClockConfig+0x1c8>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fa fd56 	bl	800533c <HAL_InitTick>

  return HAL_OK;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3710      	adds	r7, #16
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	40023c00 	.word	0x40023c00
 800a8a0:	40023800 	.word	0x40023800
 800a8a4:	08011ca4 	.word	0x08011ca4
 800a8a8:	200000f0 	.word	0x200000f0
 800a8ac:	2000012c 	.word	0x2000012c

0800a8b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a8b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a8b4:	b094      	sub	sp, #80	@ 0x50
 800a8b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a8c8:	4b79      	ldr	r3, [pc, #484]	@ (800aab0 <HAL_RCC_GetSysClockFreq+0x200>)
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	f003 030c 	and.w	r3, r3, #12
 800a8d0:	2b08      	cmp	r3, #8
 800a8d2:	d00d      	beq.n	800a8f0 <HAL_RCC_GetSysClockFreq+0x40>
 800a8d4:	2b08      	cmp	r3, #8
 800a8d6:	f200 80e1 	bhi.w	800aa9c <HAL_RCC_GetSysClockFreq+0x1ec>
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d002      	beq.n	800a8e4 <HAL_RCC_GetSysClockFreq+0x34>
 800a8de:	2b04      	cmp	r3, #4
 800a8e0:	d003      	beq.n	800a8ea <HAL_RCC_GetSysClockFreq+0x3a>
 800a8e2:	e0db      	b.n	800aa9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a8e4:	4b73      	ldr	r3, [pc, #460]	@ (800aab4 <HAL_RCC_GetSysClockFreq+0x204>)
 800a8e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a8e8:	e0db      	b.n	800aaa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a8ea:	4b73      	ldr	r3, [pc, #460]	@ (800aab8 <HAL_RCC_GetSysClockFreq+0x208>)
 800a8ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a8ee:	e0d8      	b.n	800aaa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a8f0:	4b6f      	ldr	r3, [pc, #444]	@ (800aab0 <HAL_RCC_GetSysClockFreq+0x200>)
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a8f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a8fa:	4b6d      	ldr	r3, [pc, #436]	@ (800aab0 <HAL_RCC_GetSysClockFreq+0x200>)
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a902:	2b00      	cmp	r3, #0
 800a904:	d063      	beq.n	800a9ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a906:	4b6a      	ldr	r3, [pc, #424]	@ (800aab0 <HAL_RCC_GetSysClockFreq+0x200>)
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	099b      	lsrs	r3, r3, #6
 800a90c:	2200      	movs	r2, #0
 800a90e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a910:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a918:	633b      	str	r3, [r7, #48]	@ 0x30
 800a91a:	2300      	movs	r3, #0
 800a91c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a91e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800a922:	4622      	mov	r2, r4
 800a924:	462b      	mov	r3, r5
 800a926:	f04f 0000 	mov.w	r0, #0
 800a92a:	f04f 0100 	mov.w	r1, #0
 800a92e:	0159      	lsls	r1, r3, #5
 800a930:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a934:	0150      	lsls	r0, r2, #5
 800a936:	4602      	mov	r2, r0
 800a938:	460b      	mov	r3, r1
 800a93a:	4621      	mov	r1, r4
 800a93c:	1a51      	subs	r1, r2, r1
 800a93e:	6139      	str	r1, [r7, #16]
 800a940:	4629      	mov	r1, r5
 800a942:	eb63 0301 	sbc.w	r3, r3, r1
 800a946:	617b      	str	r3, [r7, #20]
 800a948:	f04f 0200 	mov.w	r2, #0
 800a94c:	f04f 0300 	mov.w	r3, #0
 800a950:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a954:	4659      	mov	r1, fp
 800a956:	018b      	lsls	r3, r1, #6
 800a958:	4651      	mov	r1, sl
 800a95a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a95e:	4651      	mov	r1, sl
 800a960:	018a      	lsls	r2, r1, #6
 800a962:	4651      	mov	r1, sl
 800a964:	ebb2 0801 	subs.w	r8, r2, r1
 800a968:	4659      	mov	r1, fp
 800a96a:	eb63 0901 	sbc.w	r9, r3, r1
 800a96e:	f04f 0200 	mov.w	r2, #0
 800a972:	f04f 0300 	mov.w	r3, #0
 800a976:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a97a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a97e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a982:	4690      	mov	r8, r2
 800a984:	4699      	mov	r9, r3
 800a986:	4623      	mov	r3, r4
 800a988:	eb18 0303 	adds.w	r3, r8, r3
 800a98c:	60bb      	str	r3, [r7, #8]
 800a98e:	462b      	mov	r3, r5
 800a990:	eb49 0303 	adc.w	r3, r9, r3
 800a994:	60fb      	str	r3, [r7, #12]
 800a996:	f04f 0200 	mov.w	r2, #0
 800a99a:	f04f 0300 	mov.w	r3, #0
 800a99e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a9a2:	4629      	mov	r1, r5
 800a9a4:	024b      	lsls	r3, r1, #9
 800a9a6:	4621      	mov	r1, r4
 800a9a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a9ac:	4621      	mov	r1, r4
 800a9ae:	024a      	lsls	r2, r1, #9
 800a9b0:	4610      	mov	r0, r2
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a9bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a9c0:	f7f6 f8f2 	bl	8000ba8 <__aeabi_uldivmod>
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	460b      	mov	r3, r1
 800a9c8:	4613      	mov	r3, r2
 800a9ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9cc:	e058      	b.n	800aa80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a9ce:	4b38      	ldr	r3, [pc, #224]	@ (800aab0 <HAL_RCC_GetSysClockFreq+0x200>)
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	099b      	lsrs	r3, r3, #6
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	4611      	mov	r1, r2
 800a9da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a9de:	623b      	str	r3, [r7, #32]
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a9e8:	4642      	mov	r2, r8
 800a9ea:	464b      	mov	r3, r9
 800a9ec:	f04f 0000 	mov.w	r0, #0
 800a9f0:	f04f 0100 	mov.w	r1, #0
 800a9f4:	0159      	lsls	r1, r3, #5
 800a9f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a9fa:	0150      	lsls	r0, r2, #5
 800a9fc:	4602      	mov	r2, r0
 800a9fe:	460b      	mov	r3, r1
 800aa00:	4641      	mov	r1, r8
 800aa02:	ebb2 0a01 	subs.w	sl, r2, r1
 800aa06:	4649      	mov	r1, r9
 800aa08:	eb63 0b01 	sbc.w	fp, r3, r1
 800aa0c:	f04f 0200 	mov.w	r2, #0
 800aa10:	f04f 0300 	mov.w	r3, #0
 800aa14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800aa18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800aa1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800aa20:	ebb2 040a 	subs.w	r4, r2, sl
 800aa24:	eb63 050b 	sbc.w	r5, r3, fp
 800aa28:	f04f 0200 	mov.w	r2, #0
 800aa2c:	f04f 0300 	mov.w	r3, #0
 800aa30:	00eb      	lsls	r3, r5, #3
 800aa32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aa36:	00e2      	lsls	r2, r4, #3
 800aa38:	4614      	mov	r4, r2
 800aa3a:	461d      	mov	r5, r3
 800aa3c:	4643      	mov	r3, r8
 800aa3e:	18e3      	adds	r3, r4, r3
 800aa40:	603b      	str	r3, [r7, #0]
 800aa42:	464b      	mov	r3, r9
 800aa44:	eb45 0303 	adc.w	r3, r5, r3
 800aa48:	607b      	str	r3, [r7, #4]
 800aa4a:	f04f 0200 	mov.w	r2, #0
 800aa4e:	f04f 0300 	mov.w	r3, #0
 800aa52:	e9d7 4500 	ldrd	r4, r5, [r7]
 800aa56:	4629      	mov	r1, r5
 800aa58:	028b      	lsls	r3, r1, #10
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800aa60:	4621      	mov	r1, r4
 800aa62:	028a      	lsls	r2, r1, #10
 800aa64:	4610      	mov	r0, r2
 800aa66:	4619      	mov	r1, r3
 800aa68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	61bb      	str	r3, [r7, #24]
 800aa6e:	61fa      	str	r2, [r7, #28]
 800aa70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa74:	f7f6 f898 	bl	8000ba8 <__aeabi_uldivmod>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	460b      	mov	r3, r1
 800aa7c:	4613      	mov	r3, r2
 800aa7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800aa80:	4b0b      	ldr	r3, [pc, #44]	@ (800aab0 <HAL_RCC_GetSysClockFreq+0x200>)
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	0c1b      	lsrs	r3, r3, #16
 800aa86:	f003 0303 	and.w	r3, r3, #3
 800aa8a:	3301      	adds	r3, #1
 800aa8c:	005b      	lsls	r3, r3, #1
 800aa8e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800aa90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa94:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa98:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800aa9a:	e002      	b.n	800aaa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800aa9c:	4b05      	ldr	r3, [pc, #20]	@ (800aab4 <HAL_RCC_GetSysClockFreq+0x204>)
 800aa9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800aaa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800aaa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3750      	adds	r7, #80	@ 0x50
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aaae:	bf00      	nop
 800aab0:	40023800 	.word	0x40023800
 800aab4:	00f42400 	.word	0x00f42400
 800aab8:	007a1200 	.word	0x007a1200

0800aabc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aabc:	b480      	push	{r7}
 800aabe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aac0:	4b03      	ldr	r3, [pc, #12]	@ (800aad0 <HAL_RCC_GetHCLKFreq+0x14>)
 800aac2:	681b      	ldr	r3, [r3, #0]
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr
 800aace:	bf00      	nop
 800aad0:	200000f0 	.word	0x200000f0

0800aad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800aad8:	f7ff fff0 	bl	800aabc <HAL_RCC_GetHCLKFreq>
 800aadc:	4602      	mov	r2, r0
 800aade:	4b05      	ldr	r3, [pc, #20]	@ (800aaf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800aae0:	689b      	ldr	r3, [r3, #8]
 800aae2:	0a9b      	lsrs	r3, r3, #10
 800aae4:	f003 0307 	and.w	r3, r3, #7
 800aae8:	4903      	ldr	r1, [pc, #12]	@ (800aaf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aaea:	5ccb      	ldrb	r3, [r1, r3]
 800aaec:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	40023800 	.word	0x40023800
 800aaf8:	08011cb4 	.word	0x08011cb4

0800aafc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ab00:	f7ff ffdc 	bl	800aabc <HAL_RCC_GetHCLKFreq>
 800ab04:	4602      	mov	r2, r0
 800ab06:	4b05      	ldr	r3, [pc, #20]	@ (800ab1c <HAL_RCC_GetPCLK2Freq+0x20>)
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	0b5b      	lsrs	r3, r3, #13
 800ab0c:	f003 0307 	and.w	r3, r3, #7
 800ab10:	4903      	ldr	r1, [pc, #12]	@ (800ab20 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ab12:	5ccb      	ldrb	r3, [r1, r3]
 800ab14:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	40023800 	.word	0x40023800
 800ab20:	08011cb4 	.word	0x08011cb4

0800ab24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b082      	sub	sp, #8
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d101      	bne.n	800ab36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ab32:	2301      	movs	r3, #1
 800ab34:	e07b      	b.n	800ac2e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d108      	bne.n	800ab50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	685b      	ldr	r3, [r3, #4]
 800ab42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab46:	d009      	beq.n	800ab5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	61da      	str	r2, [r3, #28]
 800ab4e:	e005      	b.n	800ab5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2200      	movs	r2, #0
 800ab54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d106      	bne.n	800ab7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2200      	movs	r2, #0
 800ab72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f7f9 fc0e 	bl	8004398 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2202      	movs	r2, #2
 800ab80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	689b      	ldr	r3, [r3, #8]
 800aba0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800aba4:	431a      	orrs	r2, r3
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	68db      	ldr	r3, [r3, #12]
 800abaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800abae:	431a      	orrs	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	691b      	ldr	r3, [r3, #16]
 800abb4:	f003 0302 	and.w	r3, r3, #2
 800abb8:	431a      	orrs	r2, r3
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	695b      	ldr	r3, [r3, #20]
 800abbe:	f003 0301 	and.w	r3, r3, #1
 800abc2:	431a      	orrs	r2, r3
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	699b      	ldr	r3, [r3, #24]
 800abc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abcc:	431a      	orrs	r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800abd6:	431a      	orrs	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6a1b      	ldr	r3, [r3, #32]
 800abdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abe0:	ea42 0103 	orr.w	r1, r2, r3
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	430a      	orrs	r2, r1
 800abf2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	0c1b      	lsrs	r3, r3, #16
 800abfa:	f003 0104 	and.w	r1, r3, #4
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac02:	f003 0210 	and.w	r2, r3, #16
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	430a      	orrs	r2, r1
 800ac0c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	69da      	ldr	r2, [r3, #28]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ac1c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2200      	movs	r2, #0
 800ac22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2201      	movs	r2, #1
 800ac28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800ac2c:	2300      	movs	r3, #0
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3708      	adds	r7, #8
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ac36:	b580      	push	{r7, lr}
 800ac38:	b08a      	sub	sp, #40	@ 0x28
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	60f8      	str	r0, [r7, #12]
 800ac3e:	60b9      	str	r1, [r7, #8]
 800ac40:	607a      	str	r2, [r7, #4]
 800ac42:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ac44:	2301      	movs	r3, #1
 800ac46:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ac48:	f7fa fbbc 	bl	80053c4 <HAL_GetTick>
 800ac4c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ac54:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ac5c:	887b      	ldrh	r3, [r7, #2]
 800ac5e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ac60:	7ffb      	ldrb	r3, [r7, #31]
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d00c      	beq.n	800ac80 <HAL_SPI_TransmitReceive+0x4a>
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac6c:	d106      	bne.n	800ac7c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	689b      	ldr	r3, [r3, #8]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d102      	bne.n	800ac7c <HAL_SPI_TransmitReceive+0x46>
 800ac76:	7ffb      	ldrb	r3, [r7, #31]
 800ac78:	2b04      	cmp	r3, #4
 800ac7a:	d001      	beq.n	800ac80 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ac7c:	2302      	movs	r3, #2
 800ac7e:	e17f      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d005      	beq.n	800ac92 <HAL_SPI_TransmitReceive+0x5c>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d002      	beq.n	800ac92 <HAL_SPI_TransmitReceive+0x5c>
 800ac8c:	887b      	ldrh	r3, [r7, #2]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d101      	bne.n	800ac96 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	e174      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d101      	bne.n	800aca4 <HAL_SPI_TransmitReceive+0x6e>
 800aca0:	2302      	movs	r3, #2
 800aca2:	e16d      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2201      	movs	r2, #1
 800aca8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	2b04      	cmp	r3, #4
 800acb6:	d003      	beq.n	800acc0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2205      	movs	r2, #5
 800acbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2200      	movs	r2, #0
 800acc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	887a      	ldrh	r2, [r7, #2]
 800acd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	887a      	ldrh	r2, [r7, #2]
 800acd6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	68ba      	ldr	r2, [r7, #8]
 800acdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	887a      	ldrh	r2, [r7, #2]
 800ace2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	887a      	ldrh	r2, [r7, #2]
 800ace8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2200      	movs	r2, #0
 800acee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2200      	movs	r2, #0
 800acf4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad00:	2b40      	cmp	r3, #64	@ 0x40
 800ad02:	d007      	beq.n	800ad14 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	681a      	ldr	r2, [r3, #0]
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ad12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	68db      	ldr	r3, [r3, #12]
 800ad18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ad1c:	d17e      	bne.n	800ae1c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d002      	beq.n	800ad2c <HAL_SPI_TransmitReceive+0xf6>
 800ad26:	8afb      	ldrh	r3, [r7, #22]
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d16c      	bne.n	800ae06 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad30:	881a      	ldrh	r2, [r3, #0]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad3c:	1c9a      	adds	r2, r3, #2
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad46:	b29b      	uxth	r3, r3
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	b29a      	uxth	r2, r3
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ad50:	e059      	b.n	800ae06 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	f003 0302 	and.w	r3, r3, #2
 800ad5c:	2b02      	cmp	r3, #2
 800ad5e:	d11b      	bne.n	800ad98 <HAL_SPI_TransmitReceive+0x162>
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d016      	beq.n	800ad98 <HAL_SPI_TransmitReceive+0x162>
 800ad6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d113      	bne.n	800ad98 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad74:	881a      	ldrh	r2, [r3, #0]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad80:	1c9a      	adds	r2, r3, #2
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad8a:	b29b      	uxth	r3, r3
 800ad8c:	3b01      	subs	r3, #1
 800ad8e:	b29a      	uxth	r2, r3
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ad94:	2300      	movs	r3, #0
 800ad96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	689b      	ldr	r3, [r3, #8]
 800ad9e:	f003 0301 	and.w	r3, r3, #1
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d119      	bne.n	800adda <HAL_SPI_TransmitReceive+0x1a4>
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800adaa:	b29b      	uxth	r3, r3
 800adac:	2b00      	cmp	r3, #0
 800adae:	d014      	beq.n	800adda <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	68da      	ldr	r2, [r3, #12]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adba:	b292      	uxth	r2, r2
 800adbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adc2:	1c9a      	adds	r2, r3, #2
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800adcc:	b29b      	uxth	r3, r3
 800adce:	3b01      	subs	r3, #1
 800add0:	b29a      	uxth	r2, r3
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800add6:	2301      	movs	r3, #1
 800add8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800adda:	f7fa faf3 	bl	80053c4 <HAL_GetTick>
 800adde:	4602      	mov	r2, r0
 800ade0:	6a3b      	ldr	r3, [r7, #32]
 800ade2:	1ad3      	subs	r3, r2, r3
 800ade4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d80d      	bhi.n	800ae06 <HAL_SPI_TransmitReceive+0x1d0>
 800adea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf0:	d009      	beq.n	800ae06 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2201      	movs	r2, #1
 800adf6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800ae02:	2303      	movs	r3, #3
 800ae04:	e0bc      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1a0      	bne.n	800ad52 <HAL_SPI_TransmitReceive+0x11c>
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d19b      	bne.n	800ad52 <HAL_SPI_TransmitReceive+0x11c>
 800ae1a:	e082      	b.n	800af22 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d002      	beq.n	800ae2a <HAL_SPI_TransmitReceive+0x1f4>
 800ae24:	8afb      	ldrh	r3, [r7, #22]
 800ae26:	2b01      	cmp	r3, #1
 800ae28:	d171      	bne.n	800af0e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	330c      	adds	r3, #12
 800ae34:	7812      	ldrb	r2, [r2, #0]
 800ae36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae3c:	1c5a      	adds	r2, r3, #1
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	3b01      	subs	r3, #1
 800ae4a:	b29a      	uxth	r2, r3
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae50:	e05d      	b.n	800af0e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	689b      	ldr	r3, [r3, #8]
 800ae58:	f003 0302 	and.w	r3, r3, #2
 800ae5c:	2b02      	cmp	r3, #2
 800ae5e:	d11c      	bne.n	800ae9a <HAL_SPI_TransmitReceive+0x264>
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae64:	b29b      	uxth	r3, r3
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d017      	beq.n	800ae9a <HAL_SPI_TransmitReceive+0x264>
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d114      	bne.n	800ae9a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	330c      	adds	r3, #12
 800ae7a:	7812      	ldrb	r2, [r2, #0]
 800ae7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae82:	1c5a      	adds	r2, r3, #1
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	3b01      	subs	r3, #1
 800ae90:	b29a      	uxth	r2, r3
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ae96:	2300      	movs	r3, #0
 800ae98:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	f003 0301 	and.w	r3, r3, #1
 800aea4:	2b01      	cmp	r3, #1
 800aea6:	d119      	bne.n	800aedc <HAL_SPI_TransmitReceive+0x2a6>
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aeac:	b29b      	uxth	r3, r3
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d014      	beq.n	800aedc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	68da      	ldr	r2, [r3, #12]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aebc:	b2d2      	uxtb	r2, r2
 800aebe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aec4:	1c5a      	adds	r2, r3, #1
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aece:	b29b      	uxth	r3, r3
 800aed0:	3b01      	subs	r3, #1
 800aed2:	b29a      	uxth	r2, r3
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aed8:	2301      	movs	r3, #1
 800aeda:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aedc:	f7fa fa72 	bl	80053c4 <HAL_GetTick>
 800aee0:	4602      	mov	r2, r0
 800aee2:	6a3b      	ldr	r3, [r7, #32]
 800aee4:	1ad3      	subs	r3, r2, r3
 800aee6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d803      	bhi.n	800aef4 <HAL_SPI_TransmitReceive+0x2be>
 800aeec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef2:	d102      	bne.n	800aefa <HAL_SPI_TransmitReceive+0x2c4>
 800aef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d109      	bne.n	800af0e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2201      	movs	r2, #1
 800aefe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800af0a:	2303      	movs	r3, #3
 800af0c:	e038      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af12:	b29b      	uxth	r3, r3
 800af14:	2b00      	cmp	r3, #0
 800af16:	d19c      	bne.n	800ae52 <HAL_SPI_TransmitReceive+0x21c>
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d197      	bne.n	800ae52 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af22:	6a3a      	ldr	r2, [r7, #32]
 800af24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800af26:	68f8      	ldr	r0, [r7, #12]
 800af28:	f000 f8b6 	bl	800b098 <SPI_EndRxTxTransaction>
 800af2c:	4603      	mov	r3, r0
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d008      	beq.n	800af44 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2220      	movs	r2, #32
 800af36:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2200      	movs	r2, #0
 800af3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800af40:	2301      	movs	r3, #1
 800af42:	e01d      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d10a      	bne.n	800af62 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af4c:	2300      	movs	r3, #0
 800af4e:	613b      	str	r3, [r7, #16]
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	613b      	str	r3, [r7, #16]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	689b      	ldr	r3, [r3, #8]
 800af5e:	613b      	str	r3, [r7, #16]
 800af60:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2201      	movs	r2, #1
 800af66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af76:	2b00      	cmp	r3, #0
 800af78:	d001      	beq.n	800af7e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e000      	b.n	800af80 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800af7e:	2300      	movs	r3, #0
  }
}
 800af80:	4618      	mov	r0, r3
 800af82:	3728      	adds	r7, #40	@ 0x28
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b088      	sub	sp, #32
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	60f8      	str	r0, [r7, #12]
 800af90:	60b9      	str	r1, [r7, #8]
 800af92:	603b      	str	r3, [r7, #0]
 800af94:	4613      	mov	r3, r2
 800af96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800af98:	f7fa fa14 	bl	80053c4 <HAL_GetTick>
 800af9c:	4602      	mov	r2, r0
 800af9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afa0:	1a9b      	subs	r3, r3, r2
 800afa2:	683a      	ldr	r2, [r7, #0]
 800afa4:	4413      	add	r3, r2
 800afa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800afa8:	f7fa fa0c 	bl	80053c4 <HAL_GetTick>
 800afac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800afae:	4b39      	ldr	r3, [pc, #228]	@ (800b094 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	015b      	lsls	r3, r3, #5
 800afb4:	0d1b      	lsrs	r3, r3, #20
 800afb6:	69fa      	ldr	r2, [r7, #28]
 800afb8:	fb02 f303 	mul.w	r3, r2, r3
 800afbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800afbe:	e055      	b.n	800b06c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afc6:	d051      	beq.n	800b06c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800afc8:	f7fa f9fc 	bl	80053c4 <HAL_GetTick>
 800afcc:	4602      	mov	r2, r0
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	1ad3      	subs	r3, r2, r3
 800afd2:	69fa      	ldr	r2, [r7, #28]
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d902      	bls.n	800afde <SPI_WaitFlagStateUntilTimeout+0x56>
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d13d      	bne.n	800b05a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	685a      	ldr	r2, [r3, #4]
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800afec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aff6:	d111      	bne.n	800b01c <SPI_WaitFlagStateUntilTimeout+0x94>
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b000:	d004      	beq.n	800b00c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	689b      	ldr	r3, [r3, #8]
 800b006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b00a:	d107      	bne.n	800b01c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b01a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b020:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b024:	d10f      	bne.n	800b046 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b034:	601a      	str	r2, [r3, #0]
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b044:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	2201      	movs	r2, #1
 800b04a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2200      	movs	r2, #0
 800b052:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b056:	2303      	movs	r3, #3
 800b058:	e018      	b.n	800b08c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d102      	bne.n	800b066 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b060:	2300      	movs	r3, #0
 800b062:	61fb      	str	r3, [r7, #28]
 800b064:	e002      	b.n	800b06c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	3b01      	subs	r3, #1
 800b06a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	689a      	ldr	r2, [r3, #8]
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	4013      	ands	r3, r2
 800b076:	68ba      	ldr	r2, [r7, #8]
 800b078:	429a      	cmp	r2, r3
 800b07a:	bf0c      	ite	eq
 800b07c:	2301      	moveq	r3, #1
 800b07e:	2300      	movne	r3, #0
 800b080:	b2db      	uxtb	r3, r3
 800b082:	461a      	mov	r2, r3
 800b084:	79fb      	ldrb	r3, [r7, #7]
 800b086:	429a      	cmp	r2, r3
 800b088:	d19a      	bne.n	800afc0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b08a:	2300      	movs	r3, #0
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	3720      	adds	r7, #32
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}
 800b094:	200000f0 	.word	0x200000f0

0800b098 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b088      	sub	sp, #32
 800b09c:	af02      	add	r7, sp, #8
 800b09e:	60f8      	str	r0, [r7, #12]
 800b0a0:	60b9      	str	r1, [r7, #8]
 800b0a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	2102      	movs	r1, #2
 800b0ae:	68f8      	ldr	r0, [r7, #12]
 800b0b0:	f7ff ff6a 	bl	800af88 <SPI_WaitFlagStateUntilTimeout>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d007      	beq.n	800b0ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0be:	f043 0220 	orr.w	r2, r3, #32
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b0c6:	2303      	movs	r3, #3
 800b0c8:	e032      	b.n	800b130 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b0ca:	4b1b      	ldr	r3, [pc, #108]	@ (800b138 <SPI_EndRxTxTransaction+0xa0>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a1b      	ldr	r2, [pc, #108]	@ (800b13c <SPI_EndRxTxTransaction+0xa4>)
 800b0d0:	fba2 2303 	umull	r2, r3, r2, r3
 800b0d4:	0d5b      	lsrs	r3, r3, #21
 800b0d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b0da:	fb02 f303 	mul.w	r3, r2, r3
 800b0de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b0e8:	d112      	bne.n	800b110 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	2180      	movs	r1, #128	@ 0x80
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	f7ff ff47 	bl	800af88 <SPI_WaitFlagStateUntilTimeout>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d016      	beq.n	800b12e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b104:	f043 0220 	orr.w	r2, r3, #32
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b10c:	2303      	movs	r3, #3
 800b10e:	e00f      	b.n	800b130 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00a      	beq.n	800b12c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	3b01      	subs	r3, #1
 800b11a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	689b      	ldr	r3, [r3, #8]
 800b122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b126:	2b80      	cmp	r3, #128	@ 0x80
 800b128:	d0f2      	beq.n	800b110 <SPI_EndRxTxTransaction+0x78>
 800b12a:	e000      	b.n	800b12e <SPI_EndRxTxTransaction+0x96>
        break;
 800b12c:	bf00      	nop
  }

  return HAL_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3718      	adds	r7, #24
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}
 800b138:	200000f0 	.word	0x200000f0
 800b13c:	165e9f81 	.word	0x165e9f81

0800b140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b082      	sub	sp, #8
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d101      	bne.n	800b152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b14e:	2301      	movs	r3, #1
 800b150:	e041      	b.n	800b1d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b158:	b2db      	uxtb	r3, r3
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d106      	bne.n	800b16c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2200      	movs	r2, #0
 800b162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b166:	6878      	ldr	r0, [r7, #4]
 800b168:	f7f9 f97e 	bl	8004468 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2202      	movs	r2, #2
 800b170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681a      	ldr	r2, [r3, #0]
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	3304      	adds	r3, #4
 800b17c:	4619      	mov	r1, r3
 800b17e:	4610      	mov	r0, r2
 800b180:	f000 ff2e 	bl	800bfe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2201      	movs	r2, #1
 800b188:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2201      	movs	r2, #1
 800b190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2201      	movs	r2, #1
 800b198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2201      	movs	r2, #1
 800b1a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2201      	movs	r2, #1
 800b1b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b1d4:	2300      	movs	r3, #0
}
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	3708      	adds	r7, #8
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}
	...

0800b1e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b085      	sub	sp, #20
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	2b01      	cmp	r3, #1
 800b1f2:	d001      	beq.n	800b1f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e046      	b.n	800b286 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2202      	movs	r2, #2
 800b1fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	4a23      	ldr	r2, [pc, #140]	@ (800b294 <HAL_TIM_Base_Start+0xb4>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d022      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b212:	d01d      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a1f      	ldr	r2, [pc, #124]	@ (800b298 <HAL_TIM_Base_Start+0xb8>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d018      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4a1e      	ldr	r2, [pc, #120]	@ (800b29c <HAL_TIM_Base_Start+0xbc>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d013      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4a1c      	ldr	r2, [pc, #112]	@ (800b2a0 <HAL_TIM_Base_Start+0xc0>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d00e      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	4a1b      	ldr	r2, [pc, #108]	@ (800b2a4 <HAL_TIM_Base_Start+0xc4>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d009      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	4a19      	ldr	r2, [pc, #100]	@ (800b2a8 <HAL_TIM_Base_Start+0xc8>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d004      	beq.n	800b250 <HAL_TIM_Base_Start+0x70>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4a18      	ldr	r2, [pc, #96]	@ (800b2ac <HAL_TIM_Base_Start+0xcc>)
 800b24c:	4293      	cmp	r3, r2
 800b24e:	d111      	bne.n	800b274 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	689b      	ldr	r3, [r3, #8]
 800b256:	f003 0307 	and.w	r3, r3, #7
 800b25a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	2b06      	cmp	r3, #6
 800b260:	d010      	beq.n	800b284 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	681a      	ldr	r2, [r3, #0]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f042 0201 	orr.w	r2, r2, #1
 800b270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b272:	e007      	b.n	800b284 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f042 0201 	orr.w	r2, r2, #1
 800b282:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3714      	adds	r7, #20
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	40010000 	.word	0x40010000
 800b298:	40000400 	.word	0x40000400
 800b29c:	40000800 	.word	0x40000800
 800b2a0:	40000c00 	.word	0x40000c00
 800b2a4:	40010400 	.word	0x40010400
 800b2a8:	40014000 	.word	0x40014000
 800b2ac:	40001800 	.word	0x40001800

0800b2b0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	6a1a      	ldr	r2, [r3, #32]
 800b2be:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b2c2:	4013      	ands	r3, r2
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10f      	bne.n	800b2e8 <HAL_TIM_Base_Stop+0x38>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	6a1a      	ldr	r2, [r3, #32]
 800b2ce:	f240 4344 	movw	r3, #1092	@ 0x444
 800b2d2:	4013      	ands	r3, r2
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d107      	bne.n	800b2e8 <HAL_TIM_Base_Stop+0x38>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	681a      	ldr	r2, [r3, #0]
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	f022 0201 	bic.w	r2, r2, #1
 800b2e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b2f0:	2300      	movs	r3, #0
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	370c      	adds	r7, #12
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr
	...

0800b300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b300:	b480      	push	{r7}
 800b302:	b085      	sub	sp, #20
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	2b01      	cmp	r3, #1
 800b312:	d001      	beq.n	800b318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b314:	2301      	movs	r3, #1
 800b316:	e04e      	b.n	800b3b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2202      	movs	r2, #2
 800b31c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	68da      	ldr	r2, [r3, #12]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	f042 0201 	orr.w	r2, r2, #1
 800b32e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	4a23      	ldr	r2, [pc, #140]	@ (800b3c4 <HAL_TIM_Base_Start_IT+0xc4>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d022      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b342:	d01d      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	4a1f      	ldr	r2, [pc, #124]	@ (800b3c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d018      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4a1e      	ldr	r2, [pc, #120]	@ (800b3cc <HAL_TIM_Base_Start_IT+0xcc>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d013      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	4a1c      	ldr	r2, [pc, #112]	@ (800b3d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d00e      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4a1b      	ldr	r2, [pc, #108]	@ (800b3d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d009      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a19      	ldr	r2, [pc, #100]	@ (800b3d8 <HAL_TIM_Base_Start_IT+0xd8>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d004      	beq.n	800b380 <HAL_TIM_Base_Start_IT+0x80>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a18      	ldr	r2, [pc, #96]	@ (800b3dc <HAL_TIM_Base_Start_IT+0xdc>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d111      	bne.n	800b3a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	689b      	ldr	r3, [r3, #8]
 800b386:	f003 0307 	and.w	r3, r3, #7
 800b38a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2b06      	cmp	r3, #6
 800b390:	d010      	beq.n	800b3b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	681a      	ldr	r2, [r3, #0]
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f042 0201 	orr.w	r2, r2, #1
 800b3a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3a2:	e007      	b.n	800b3b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f042 0201 	orr.w	r2, r2, #1
 800b3b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b3b4:	2300      	movs	r3, #0
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3714      	adds	r7, #20
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	40010000 	.word	0x40010000
 800b3c8:	40000400 	.word	0x40000400
 800b3cc:	40000800 	.word	0x40000800
 800b3d0:	40000c00 	.word	0x40000c00
 800b3d4:	40010400 	.word	0x40010400
 800b3d8:	40014000 	.word	0x40014000
 800b3dc:	40001800 	.word	0x40001800

0800b3e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b082      	sub	sp, #8
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d101      	bne.n	800b3f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e041      	b.n	800b476 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d106      	bne.n	800b40c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f000 f839 	bl	800b47e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2202      	movs	r2, #2
 800b410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	3304      	adds	r3, #4
 800b41c:	4619      	mov	r1, r3
 800b41e:	4610      	mov	r0, r2
 800b420:	f000 fdde 	bl	800bfe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2201      	movs	r2, #1
 800b428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2201      	movs	r2, #1
 800b430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2201      	movs	r2, #1
 800b438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2201      	movs	r2, #1
 800b440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2201      	movs	r2, #1
 800b448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2201      	movs	r2, #1
 800b458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2201      	movs	r2, #1
 800b468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2201      	movs	r2, #1
 800b470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	3708      	adds	r7, #8
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}

0800b47e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b47e:	b480      	push	{r7}
 800b480:	b083      	sub	sp, #12
 800b482:	af00      	add	r7, sp, #0
 800b484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b486:	bf00      	nop
 800b488:	370c      	adds	r7, #12
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr

0800b492 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b492:	b580      	push	{r7, lr}
 800b494:	b082      	sub	sp, #8
 800b496:	af00      	add	r7, sp, #0
 800b498:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d101      	bne.n	800b4a4 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e041      	b.n	800b528 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b4aa:	b2db      	uxtb	r3, r3
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d106      	bne.n	800b4be <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f000 f839 	bl	800b530 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2202      	movs	r2, #2
 800b4c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681a      	ldr	r2, [r3, #0]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	3304      	adds	r3, #4
 800b4ce:	4619      	mov	r1, r3
 800b4d0:	4610      	mov	r0, r2
 800b4d2:	f000 fd85 	bl	800bfe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2201      	movs	r2, #1
 800b4ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	2201      	movs	r2, #1
 800b502:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2201      	movs	r2, #1
 800b50a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2201      	movs	r2, #1
 800b512:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2201      	movs	r2, #1
 800b51a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2201      	movs	r2, #1
 800b522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b526:	2300      	movs	r3, #0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3708      	adds	r7, #8
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800b530:	b480      	push	{r7}
 800b532:	b083      	sub	sp, #12
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800b538:	bf00      	nop
 800b53a:	370c      	adds	r7, #12
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b084      	sub	sp, #16
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b54e:	2300      	movs	r3, #0
 800b550:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d104      	bne.n	800b562 <HAL_TIM_IC_Start_IT+0x1e>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b55e:	b2db      	uxtb	r3, r3
 800b560:	e013      	b.n	800b58a <HAL_TIM_IC_Start_IT+0x46>
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	2b04      	cmp	r3, #4
 800b566:	d104      	bne.n	800b572 <HAL_TIM_IC_Start_IT+0x2e>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	e00b      	b.n	800b58a <HAL_TIM_IC_Start_IT+0x46>
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	2b08      	cmp	r3, #8
 800b576:	d104      	bne.n	800b582 <HAL_TIM_IC_Start_IT+0x3e>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b57e:	b2db      	uxtb	r3, r3
 800b580:	e003      	b.n	800b58a <HAL_TIM_IC_Start_IT+0x46>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b588:	b2db      	uxtb	r3, r3
 800b58a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d104      	bne.n	800b59c <HAL_TIM_IC_Start_IT+0x58>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b598:	b2db      	uxtb	r3, r3
 800b59a:	e013      	b.n	800b5c4 <HAL_TIM_IC_Start_IT+0x80>
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	2b04      	cmp	r3, #4
 800b5a0:	d104      	bne.n	800b5ac <HAL_TIM_IC_Start_IT+0x68>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	e00b      	b.n	800b5c4 <HAL_TIM_IC_Start_IT+0x80>
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	2b08      	cmp	r3, #8
 800b5b0:	d104      	bne.n	800b5bc <HAL_TIM_IC_Start_IT+0x78>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	e003      	b.n	800b5c4 <HAL_TIM_IC_Start_IT+0x80>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b5c6:	7bbb      	ldrb	r3, [r7, #14]
 800b5c8:	2b01      	cmp	r3, #1
 800b5ca:	d102      	bne.n	800b5d2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b5cc:	7b7b      	ldrb	r3, [r7, #13]
 800b5ce:	2b01      	cmp	r3, #1
 800b5d0:	d001      	beq.n	800b5d6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	e0cc      	b.n	800b770 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d104      	bne.n	800b5e6 <HAL_TIM_IC_Start_IT+0xa2>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2202      	movs	r2, #2
 800b5e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b5e4:	e013      	b.n	800b60e <HAL_TIM_IC_Start_IT+0xca>
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	2b04      	cmp	r3, #4
 800b5ea:	d104      	bne.n	800b5f6 <HAL_TIM_IC_Start_IT+0xb2>
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2202      	movs	r2, #2
 800b5f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b5f4:	e00b      	b.n	800b60e <HAL_TIM_IC_Start_IT+0xca>
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	2b08      	cmp	r3, #8
 800b5fa:	d104      	bne.n	800b606 <HAL_TIM_IC_Start_IT+0xc2>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2202      	movs	r2, #2
 800b600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b604:	e003      	b.n	800b60e <HAL_TIM_IC_Start_IT+0xca>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2202      	movs	r2, #2
 800b60a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d104      	bne.n	800b61e <HAL_TIM_IC_Start_IT+0xda>
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2202      	movs	r2, #2
 800b618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b61c:	e013      	b.n	800b646 <HAL_TIM_IC_Start_IT+0x102>
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	2b04      	cmp	r3, #4
 800b622:	d104      	bne.n	800b62e <HAL_TIM_IC_Start_IT+0xea>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2202      	movs	r2, #2
 800b628:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b62c:	e00b      	b.n	800b646 <HAL_TIM_IC_Start_IT+0x102>
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	2b08      	cmp	r3, #8
 800b632:	d104      	bne.n	800b63e <HAL_TIM_IC_Start_IT+0xfa>
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2202      	movs	r2, #2
 800b638:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b63c:	e003      	b.n	800b646 <HAL_TIM_IC_Start_IT+0x102>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2202      	movs	r2, #2
 800b642:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b0c      	cmp	r3, #12
 800b64a:	d841      	bhi.n	800b6d0 <HAL_TIM_IC_Start_IT+0x18c>
 800b64c:	a201      	add	r2, pc, #4	@ (adr r2, 800b654 <HAL_TIM_IC_Start_IT+0x110>)
 800b64e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b652:	bf00      	nop
 800b654:	0800b689 	.word	0x0800b689
 800b658:	0800b6d1 	.word	0x0800b6d1
 800b65c:	0800b6d1 	.word	0x0800b6d1
 800b660:	0800b6d1 	.word	0x0800b6d1
 800b664:	0800b69b 	.word	0x0800b69b
 800b668:	0800b6d1 	.word	0x0800b6d1
 800b66c:	0800b6d1 	.word	0x0800b6d1
 800b670:	0800b6d1 	.word	0x0800b6d1
 800b674:	0800b6ad 	.word	0x0800b6ad
 800b678:	0800b6d1 	.word	0x0800b6d1
 800b67c:	0800b6d1 	.word	0x0800b6d1
 800b680:	0800b6d1 	.word	0x0800b6d1
 800b684:	0800b6bf 	.word	0x0800b6bf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	68da      	ldr	r2, [r3, #12]
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f042 0202 	orr.w	r2, r2, #2
 800b696:	60da      	str	r2, [r3, #12]
      break;
 800b698:	e01d      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	68da      	ldr	r2, [r3, #12]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f042 0204 	orr.w	r2, r2, #4
 800b6a8:	60da      	str	r2, [r3, #12]
      break;
 800b6aa:	e014      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	68da      	ldr	r2, [r3, #12]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f042 0208 	orr.w	r2, r2, #8
 800b6ba:	60da      	str	r2, [r3, #12]
      break;
 800b6bc:	e00b      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	68da      	ldr	r2, [r3, #12]
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f042 0210 	orr.w	r2, r2, #16
 800b6cc:	60da      	str	r2, [r3, #12]
      break;
 800b6ce:	e002      	b.n	800b6d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	73fb      	strb	r3, [r7, #15]
      break;
 800b6d4:	bf00      	nop
  }

  if (status == HAL_OK)
 800b6d6:	7bfb      	ldrb	r3, [r7, #15]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d148      	bne.n	800b76e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	6839      	ldr	r1, [r7, #0]
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f001 f895 	bl	800c814 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	4a22      	ldr	r2, [pc, #136]	@ (800b778 <HAL_TIM_IC_Start_IT+0x234>)
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d022      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6fc:	d01d      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	4a1e      	ldr	r2, [pc, #120]	@ (800b77c <HAL_TIM_IC_Start_IT+0x238>)
 800b704:	4293      	cmp	r3, r2
 800b706:	d018      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	4a1c      	ldr	r2, [pc, #112]	@ (800b780 <HAL_TIM_IC_Start_IT+0x23c>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	d013      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	4a1b      	ldr	r2, [pc, #108]	@ (800b784 <HAL_TIM_IC_Start_IT+0x240>)
 800b718:	4293      	cmp	r3, r2
 800b71a:	d00e      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4a19      	ldr	r2, [pc, #100]	@ (800b788 <HAL_TIM_IC_Start_IT+0x244>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d009      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	4a18      	ldr	r2, [pc, #96]	@ (800b78c <HAL_TIM_IC_Start_IT+0x248>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d004      	beq.n	800b73a <HAL_TIM_IC_Start_IT+0x1f6>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4a16      	ldr	r2, [pc, #88]	@ (800b790 <HAL_TIM_IC_Start_IT+0x24c>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d111      	bne.n	800b75e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	f003 0307 	and.w	r3, r3, #7
 800b744:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	2b06      	cmp	r3, #6
 800b74a:	d010      	beq.n	800b76e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f042 0201 	orr.w	r2, r2, #1
 800b75a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b75c:	e007      	b.n	800b76e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f042 0201 	orr.w	r2, r2, #1
 800b76c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800b76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b770:	4618      	mov	r0, r3
 800b772:	3710      	adds	r7, #16
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}
 800b778:	40010000 	.word	0x40010000
 800b77c:	40000400 	.word	0x40000400
 800b780:	40000800 	.word	0x40000800
 800b784:	40000c00 	.word	0x40000c00
 800b788:	40010400 	.word	0x40010400
 800b78c:	40014000 	.word	0x40014000
 800b790:	40001800 	.word	0x40001800

0800b794 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b794:	b580      	push	{r7, lr}
 800b796:	b084      	sub	sp, #16
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
 800b79c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	2b0c      	cmp	r3, #12
 800b7a6:	d841      	bhi.n	800b82c <HAL_TIM_IC_Stop_IT+0x98>
 800b7a8:	a201      	add	r2, pc, #4	@ (adr r2, 800b7b0 <HAL_TIM_IC_Stop_IT+0x1c>)
 800b7aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ae:	bf00      	nop
 800b7b0:	0800b7e5 	.word	0x0800b7e5
 800b7b4:	0800b82d 	.word	0x0800b82d
 800b7b8:	0800b82d 	.word	0x0800b82d
 800b7bc:	0800b82d 	.word	0x0800b82d
 800b7c0:	0800b7f7 	.word	0x0800b7f7
 800b7c4:	0800b82d 	.word	0x0800b82d
 800b7c8:	0800b82d 	.word	0x0800b82d
 800b7cc:	0800b82d 	.word	0x0800b82d
 800b7d0:	0800b809 	.word	0x0800b809
 800b7d4:	0800b82d 	.word	0x0800b82d
 800b7d8:	0800b82d 	.word	0x0800b82d
 800b7dc:	0800b82d 	.word	0x0800b82d
 800b7e0:	0800b81b 	.word	0x0800b81b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	68da      	ldr	r2, [r3, #12]
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f022 0202 	bic.w	r2, r2, #2
 800b7f2:	60da      	str	r2, [r3, #12]
      break;
 800b7f4:	e01d      	b.n	800b832 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	68da      	ldr	r2, [r3, #12]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f022 0204 	bic.w	r2, r2, #4
 800b804:	60da      	str	r2, [r3, #12]
      break;
 800b806:	e014      	b.n	800b832 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	68da      	ldr	r2, [r3, #12]
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	f022 0208 	bic.w	r2, r2, #8
 800b816:	60da      	str	r2, [r3, #12]
      break;
 800b818:	e00b      	b.n	800b832 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	68da      	ldr	r2, [r3, #12]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f022 0210 	bic.w	r2, r2, #16
 800b828:	60da      	str	r2, [r3, #12]
      break;
 800b82a:	e002      	b.n	800b832 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800b82c:	2301      	movs	r3, #1
 800b82e:	73fb      	strb	r3, [r7, #15]
      break;
 800b830:	bf00      	nop
  }

  if (status == HAL_OK)
 800b832:	7bfb      	ldrb	r3, [r7, #15]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d156      	bne.n	800b8e6 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2200      	movs	r2, #0
 800b83e:	6839      	ldr	r1, [r7, #0]
 800b840:	4618      	mov	r0, r3
 800b842:	f000 ffe7 	bl	800c814 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	6a1a      	ldr	r2, [r3, #32]
 800b84c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b850:	4013      	ands	r3, r2
 800b852:	2b00      	cmp	r3, #0
 800b854:	d10f      	bne.n	800b876 <HAL_TIM_IC_Stop_IT+0xe2>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	6a1a      	ldr	r2, [r3, #32]
 800b85c:	f240 4344 	movw	r3, #1092	@ 0x444
 800b860:	4013      	ands	r3, r2
 800b862:	2b00      	cmp	r3, #0
 800b864:	d107      	bne.n	800b876 <HAL_TIM_IC_Stop_IT+0xe2>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	681a      	ldr	r2, [r3, #0]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f022 0201 	bic.w	r2, r2, #1
 800b874:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d104      	bne.n	800b886 <HAL_TIM_IC_Stop_IT+0xf2>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2201      	movs	r2, #1
 800b880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b884:	e013      	b.n	800b8ae <HAL_TIM_IC_Stop_IT+0x11a>
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	2b04      	cmp	r3, #4
 800b88a:	d104      	bne.n	800b896 <HAL_TIM_IC_Stop_IT+0x102>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2201      	movs	r2, #1
 800b890:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b894:	e00b      	b.n	800b8ae <HAL_TIM_IC_Stop_IT+0x11a>
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	2b08      	cmp	r3, #8
 800b89a:	d104      	bne.n	800b8a6 <HAL_TIM_IC_Stop_IT+0x112>
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2201      	movs	r2, #1
 800b8a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8a4:	e003      	b.n	800b8ae <HAL_TIM_IC_Stop_IT+0x11a>
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d104      	bne.n	800b8be <HAL_TIM_IC_Stop_IT+0x12a>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8bc:	e013      	b.n	800b8e6 <HAL_TIM_IC_Stop_IT+0x152>
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	2b04      	cmp	r3, #4
 800b8c2:	d104      	bne.n	800b8ce <HAL_TIM_IC_Stop_IT+0x13a>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b8cc:	e00b      	b.n	800b8e6 <HAL_TIM_IC_Stop_IT+0x152>
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	2b08      	cmp	r3, #8
 800b8d2:	d104      	bne.n	800b8de <HAL_TIM_IC_Stop_IT+0x14a>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b8dc:	e003      	b.n	800b8e6 <HAL_TIM_IC_Stop_IT+0x152>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800b8e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3710      	adds	r7, #16
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	68db      	ldr	r3, [r3, #12]
 800b8fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	691b      	ldr	r3, [r3, #16]
 800b906:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	f003 0302 	and.w	r3, r3, #2
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d020      	beq.n	800b954 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f003 0302 	and.w	r3, r3, #2
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d01b      	beq.n	800b954 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f06f 0202 	mvn.w	r2, #2
 800b924:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	699b      	ldr	r3, [r3, #24]
 800b932:	f003 0303 	and.w	r3, r3, #3
 800b936:	2b00      	cmp	r3, #0
 800b938:	d003      	beq.n	800b942 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f7f9 fa50 	bl	8004de0 <HAL_TIM_IC_CaptureCallback>
 800b940:	e005      	b.n	800b94e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 fb2e 	bl	800bfa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f000 fb35 	bl	800bfb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	f003 0304 	and.w	r3, r3, #4
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d020      	beq.n	800b9a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	f003 0304 	and.w	r3, r3, #4
 800b964:	2b00      	cmp	r3, #0
 800b966:	d01b      	beq.n	800b9a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f06f 0204 	mvn.w	r2, #4
 800b970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2202      	movs	r2, #2
 800b976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	699b      	ldr	r3, [r3, #24]
 800b97e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b982:	2b00      	cmp	r3, #0
 800b984:	d003      	beq.n	800b98e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f7f9 fa2a 	bl	8004de0 <HAL_TIM_IC_CaptureCallback>
 800b98c:	e005      	b.n	800b99a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f000 fb08 	bl	800bfa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f000 fb0f 	bl	800bfb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2200      	movs	r2, #0
 800b99e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	f003 0308 	and.w	r3, r3, #8
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d020      	beq.n	800b9ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	f003 0308 	and.w	r3, r3, #8
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d01b      	beq.n	800b9ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f06f 0208 	mvn.w	r2, #8
 800b9bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2204      	movs	r2, #4
 800b9c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	69db      	ldr	r3, [r3, #28]
 800b9ca:	f003 0303 	and.w	r3, r3, #3
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d003      	beq.n	800b9da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f7f9 fa04 	bl	8004de0 <HAL_TIM_IC_CaptureCallback>
 800b9d8:	e005      	b.n	800b9e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 fae2 	bl	800bfa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fae9 	bl	800bfb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	f003 0310 	and.w	r3, r3, #16
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d020      	beq.n	800ba38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f003 0310 	and.w	r3, r3, #16
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d01b      	beq.n	800ba38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f06f 0210 	mvn.w	r2, #16
 800ba08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2208      	movs	r2, #8
 800ba0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	69db      	ldr	r3, [r3, #28]
 800ba16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d003      	beq.n	800ba26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f7f9 f9de 	bl	8004de0 <HAL_TIM_IC_CaptureCallback>
 800ba24:	e005      	b.n	800ba32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f000 fabc 	bl	800bfa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 fac3 	bl	800bfb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2200      	movs	r2, #0
 800ba36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	f003 0301 	and.w	r3, r3, #1
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d00c      	beq.n	800ba5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	f003 0301 	and.w	r3, r3, #1
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d007      	beq.n	800ba5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f06f 0201 	mvn.w	r2, #1
 800ba54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f7f6 ffee 	bl	8002a38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d00c      	beq.n	800ba80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d007      	beq.n	800ba80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ba78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 ffc8 	bl	800ca10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00c      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d007      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ba9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 fa94 	bl	800bfcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	f003 0320 	and.w	r3, r3, #32
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d00c      	beq.n	800bac8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f003 0320 	and.w	r3, r3, #32
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d007      	beq.n	800bac8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f06f 0220 	mvn.w	r2, #32
 800bac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f000 ff9a 	bl	800c9fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bac8:	bf00      	nop
 800baca:	3710      	adds	r7, #16
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b086      	sub	sp, #24
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	60f8      	str	r0, [r7, #12]
 800bad8:	60b9      	str	r1, [r7, #8]
 800bada:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d101      	bne.n	800baee <HAL_TIM_IC_ConfigChannel+0x1e>
 800baea:	2302      	movs	r3, #2
 800baec:	e088      	b.n	800bc00 <HAL_TIM_IC_ConfigChannel+0x130>
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	2201      	movs	r2, #1
 800baf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d11b      	bne.n	800bb34 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800bb0c:	f000 fcbe 	bl	800c48c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	699a      	ldr	r2, [r3, #24]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f022 020c 	bic.w	r2, r2, #12
 800bb1e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	6999      	ldr	r1, [r3, #24]
 800bb26:	68bb      	ldr	r3, [r7, #8]
 800bb28:	689a      	ldr	r2, [r3, #8]
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	430a      	orrs	r2, r1
 800bb30:	619a      	str	r2, [r3, #24]
 800bb32:	e060      	b.n	800bbf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2b04      	cmp	r3, #4
 800bb38:	d11c      	bne.n	800bb74 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800bb4a:	f000 fd42 	bl	800c5d2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	699a      	ldr	r2, [r3, #24]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bb5c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	6999      	ldr	r1, [r3, #24]
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	021a      	lsls	r2, r3, #8
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	430a      	orrs	r2, r1
 800bb70:	619a      	str	r2, [r3, #24]
 800bb72:	e040      	b.n	800bbf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2b08      	cmp	r3, #8
 800bb78:	d11b      	bne.n	800bbb2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800bb8a:	f000 fd8f 	bl	800c6ac <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	69da      	ldr	r2, [r3, #28]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f022 020c 	bic.w	r2, r2, #12
 800bb9c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	69d9      	ldr	r1, [r3, #28]
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	689a      	ldr	r2, [r3, #8]
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	430a      	orrs	r2, r1
 800bbae:	61da      	str	r2, [r3, #28]
 800bbb0:	e021      	b.n	800bbf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2b0c      	cmp	r3, #12
 800bbb6:	d11c      	bne.n	800bbf2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800bbc8:	f000 fdac 	bl	800c724 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	69da      	ldr	r2, [r3, #28]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800bbda:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	69d9      	ldr	r1, [r3, #28]
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	689b      	ldr	r3, [r3, #8]
 800bbe6:	021a      	lsls	r2, r3, #8
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	430a      	orrs	r2, r1
 800bbee:	61da      	str	r2, [r3, #28]
 800bbf0:	e001      	b.n	800bbf6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bbfe:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3718      	adds	r7, #24
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}

0800bc08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b086      	sub	sp, #24
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc14:	2300      	movs	r3, #0
 800bc16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc1e:	2b01      	cmp	r3, #1
 800bc20:	d101      	bne.n	800bc26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bc22:	2302      	movs	r3, #2
 800bc24:	e0ae      	b.n	800bd84 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	2201      	movs	r2, #1
 800bc2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2b0c      	cmp	r3, #12
 800bc32:	f200 809f 	bhi.w	800bd74 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800bc36:	a201      	add	r2, pc, #4	@ (adr r2, 800bc3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bc38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc3c:	0800bc71 	.word	0x0800bc71
 800bc40:	0800bd75 	.word	0x0800bd75
 800bc44:	0800bd75 	.word	0x0800bd75
 800bc48:	0800bd75 	.word	0x0800bd75
 800bc4c:	0800bcb1 	.word	0x0800bcb1
 800bc50:	0800bd75 	.word	0x0800bd75
 800bc54:	0800bd75 	.word	0x0800bd75
 800bc58:	0800bd75 	.word	0x0800bd75
 800bc5c:	0800bcf3 	.word	0x0800bcf3
 800bc60:	0800bd75 	.word	0x0800bd75
 800bc64:	0800bd75 	.word	0x0800bd75
 800bc68:	0800bd75 	.word	0x0800bd75
 800bc6c:	0800bd33 	.word	0x0800bd33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	68b9      	ldr	r1, [r7, #8]
 800bc76:	4618      	mov	r0, r3
 800bc78:	f000 fa58 	bl	800c12c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	699a      	ldr	r2, [r3, #24]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f042 0208 	orr.w	r2, r2, #8
 800bc8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	699a      	ldr	r2, [r3, #24]
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f022 0204 	bic.w	r2, r2, #4
 800bc9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	6999      	ldr	r1, [r3, #24]
 800bca2:	68bb      	ldr	r3, [r7, #8]
 800bca4:	691a      	ldr	r2, [r3, #16]
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	430a      	orrs	r2, r1
 800bcac:	619a      	str	r2, [r3, #24]
      break;
 800bcae:	e064      	b.n	800bd7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	68b9      	ldr	r1, [r7, #8]
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f000 faa8 	bl	800c20c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	699a      	ldr	r2, [r3, #24]
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bcca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	699a      	ldr	r2, [r3, #24]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	6999      	ldr	r1, [r3, #24]
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	691b      	ldr	r3, [r3, #16]
 800bce6:	021a      	lsls	r2, r3, #8
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	430a      	orrs	r2, r1
 800bcee:	619a      	str	r2, [r3, #24]
      break;
 800bcf0:	e043      	b.n	800bd7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	68b9      	ldr	r1, [r7, #8]
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	f000 fafd 	bl	800c2f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	69da      	ldr	r2, [r3, #28]
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f042 0208 	orr.w	r2, r2, #8
 800bd0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	69da      	ldr	r2, [r3, #28]
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f022 0204 	bic.w	r2, r2, #4
 800bd1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	69d9      	ldr	r1, [r3, #28]
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	691a      	ldr	r2, [r3, #16]
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	430a      	orrs	r2, r1
 800bd2e:	61da      	str	r2, [r3, #28]
      break;
 800bd30:	e023      	b.n	800bd7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	68b9      	ldr	r1, [r7, #8]
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f000 fb51 	bl	800c3e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	69da      	ldr	r2, [r3, #28]
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	69da      	ldr	r2, [r3, #28]
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	69d9      	ldr	r1, [r3, #28]
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	691b      	ldr	r3, [r3, #16]
 800bd68:	021a      	lsls	r2, r3, #8
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	430a      	orrs	r2, r1
 800bd70:	61da      	str	r2, [r3, #28]
      break;
 800bd72:	e002      	b.n	800bd7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800bd74:	2301      	movs	r3, #1
 800bd76:	75fb      	strb	r3, [r7, #23]
      break;
 800bd78:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd82:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3718      	adds	r7, #24
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b084      	sub	sp, #16
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
 800bd94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd96:	2300      	movs	r3, #0
 800bd98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	d101      	bne.n	800bda8 <HAL_TIM_ConfigClockSource+0x1c>
 800bda4:	2302      	movs	r3, #2
 800bda6:	e0b4      	b.n	800bf12 <HAL_TIM_ConfigClockSource+0x186>
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2202      	movs	r2, #2
 800bdb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	689b      	ldr	r3, [r3, #8]
 800bdbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bdc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bdce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	68ba      	ldr	r2, [r7, #8]
 800bdd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bde0:	d03e      	beq.n	800be60 <HAL_TIM_ConfigClockSource+0xd4>
 800bde2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bde6:	f200 8087 	bhi.w	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800bdea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bdee:	f000 8086 	beq.w	800befe <HAL_TIM_ConfigClockSource+0x172>
 800bdf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bdf6:	d87f      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800bdf8:	2b70      	cmp	r3, #112	@ 0x70
 800bdfa:	d01a      	beq.n	800be32 <HAL_TIM_ConfigClockSource+0xa6>
 800bdfc:	2b70      	cmp	r3, #112	@ 0x70
 800bdfe:	d87b      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800be00:	2b60      	cmp	r3, #96	@ 0x60
 800be02:	d050      	beq.n	800bea6 <HAL_TIM_ConfigClockSource+0x11a>
 800be04:	2b60      	cmp	r3, #96	@ 0x60
 800be06:	d877      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800be08:	2b50      	cmp	r3, #80	@ 0x50
 800be0a:	d03c      	beq.n	800be86 <HAL_TIM_ConfigClockSource+0xfa>
 800be0c:	2b50      	cmp	r3, #80	@ 0x50
 800be0e:	d873      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800be10:	2b40      	cmp	r3, #64	@ 0x40
 800be12:	d058      	beq.n	800bec6 <HAL_TIM_ConfigClockSource+0x13a>
 800be14:	2b40      	cmp	r3, #64	@ 0x40
 800be16:	d86f      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800be18:	2b30      	cmp	r3, #48	@ 0x30
 800be1a:	d064      	beq.n	800bee6 <HAL_TIM_ConfigClockSource+0x15a>
 800be1c:	2b30      	cmp	r3, #48	@ 0x30
 800be1e:	d86b      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800be20:	2b20      	cmp	r3, #32
 800be22:	d060      	beq.n	800bee6 <HAL_TIM_ConfigClockSource+0x15a>
 800be24:	2b20      	cmp	r3, #32
 800be26:	d867      	bhi.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d05c      	beq.n	800bee6 <HAL_TIM_ConfigClockSource+0x15a>
 800be2c:	2b10      	cmp	r3, #16
 800be2e:	d05a      	beq.n	800bee6 <HAL_TIM_ConfigClockSource+0x15a>
 800be30:	e062      	b.n	800bef8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800be42:	f000 fcc7 	bl	800c7d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	689b      	ldr	r3, [r3, #8]
 800be4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800be54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	68ba      	ldr	r2, [r7, #8]
 800be5c:	609a      	str	r2, [r3, #8]
      break;
 800be5e:	e04f      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800be70:	f000 fcb0 	bl	800c7d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	689a      	ldr	r2, [r3, #8]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800be82:	609a      	str	r2, [r3, #8]
      break;
 800be84:	e03c      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800be92:	461a      	mov	r2, r3
 800be94:	f000 fb6e 	bl	800c574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2150      	movs	r1, #80	@ 0x50
 800be9e:	4618      	mov	r0, r3
 800bea0:	f000 fc7d 	bl	800c79e <TIM_ITRx_SetConfig>
      break;
 800bea4:	e02c      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800beb2:	461a      	mov	r2, r3
 800beb4:	f000 fbca 	bl	800c64c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2160      	movs	r1, #96	@ 0x60
 800bebe:	4618      	mov	r0, r3
 800bec0:	f000 fc6d 	bl	800c79e <TIM_ITRx_SetConfig>
      break;
 800bec4:	e01c      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bed2:	461a      	mov	r2, r3
 800bed4:	f000 fb4e 	bl	800c574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	2140      	movs	r1, #64	@ 0x40
 800bede:	4618      	mov	r0, r3
 800bee0:	f000 fc5d 	bl	800c79e <TIM_ITRx_SetConfig>
      break;
 800bee4:	e00c      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681a      	ldr	r2, [r3, #0]
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4619      	mov	r1, r3
 800bef0:	4610      	mov	r0, r2
 800bef2:	f000 fc54 	bl	800c79e <TIM_ITRx_SetConfig>
      break;
 800bef6:	e003      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bef8:	2301      	movs	r3, #1
 800befa:	73fb      	strb	r3, [r7, #15]
      break;
 800befc:	e000      	b.n	800bf00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800befe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bf10:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
	...

0800bf1c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b085      	sub	sp, #20
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800bf26:	2300      	movs	r3, #0
 800bf28:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	2b0c      	cmp	r3, #12
 800bf2e:	d831      	bhi.n	800bf94 <HAL_TIM_ReadCapturedValue+0x78>
 800bf30:	a201      	add	r2, pc, #4	@ (adr r2, 800bf38 <HAL_TIM_ReadCapturedValue+0x1c>)
 800bf32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf36:	bf00      	nop
 800bf38:	0800bf6d 	.word	0x0800bf6d
 800bf3c:	0800bf95 	.word	0x0800bf95
 800bf40:	0800bf95 	.word	0x0800bf95
 800bf44:	0800bf95 	.word	0x0800bf95
 800bf48:	0800bf77 	.word	0x0800bf77
 800bf4c:	0800bf95 	.word	0x0800bf95
 800bf50:	0800bf95 	.word	0x0800bf95
 800bf54:	0800bf95 	.word	0x0800bf95
 800bf58:	0800bf81 	.word	0x0800bf81
 800bf5c:	0800bf95 	.word	0x0800bf95
 800bf60:	0800bf95 	.word	0x0800bf95
 800bf64:	0800bf95 	.word	0x0800bf95
 800bf68:	0800bf8b 	.word	0x0800bf8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf72:	60fb      	str	r3, [r7, #12]

      break;
 800bf74:	e00f      	b.n	800bf96 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf7c:	60fb      	str	r3, [r7, #12]

      break;
 800bf7e:	e00a      	b.n	800bf96 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf86:	60fb      	str	r3, [r7, #12]

      break;
 800bf88:	e005      	b.n	800bf96 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf90:	60fb      	str	r3, [r7, #12]

      break;
 800bf92:	e000      	b.n	800bf96 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800bf94:	bf00      	nop
  }

  return tmpreg;
 800bf96:	68fb      	ldr	r3, [r7, #12]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3714      	adds	r7, #20
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bfac:	bf00      	nop
 800bfae:	370c      	adds	r7, #12
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bfc0:	bf00      	nop
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b083      	sub	sp, #12
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bfd4:	bf00      	nop
 800bfd6:	370c      	adds	r7, #12
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr

0800bfe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b085      	sub	sp, #20
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
 800bfe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	4a43      	ldr	r2, [pc, #268]	@ (800c100 <TIM_Base_SetConfig+0x120>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	d013      	beq.n	800c020 <TIM_Base_SetConfig+0x40>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bffe:	d00f      	beq.n	800c020 <TIM_Base_SetConfig+0x40>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	4a40      	ldr	r2, [pc, #256]	@ (800c104 <TIM_Base_SetConfig+0x124>)
 800c004:	4293      	cmp	r3, r2
 800c006:	d00b      	beq.n	800c020 <TIM_Base_SetConfig+0x40>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	4a3f      	ldr	r2, [pc, #252]	@ (800c108 <TIM_Base_SetConfig+0x128>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d007      	beq.n	800c020 <TIM_Base_SetConfig+0x40>
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	4a3e      	ldr	r2, [pc, #248]	@ (800c10c <TIM_Base_SetConfig+0x12c>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d003      	beq.n	800c020 <TIM_Base_SetConfig+0x40>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	4a3d      	ldr	r2, [pc, #244]	@ (800c110 <TIM_Base_SetConfig+0x130>)
 800c01c:	4293      	cmp	r3, r2
 800c01e:	d108      	bne.n	800c032 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	68fa      	ldr	r2, [r7, #12]
 800c02e:	4313      	orrs	r3, r2
 800c030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	4a32      	ldr	r2, [pc, #200]	@ (800c100 <TIM_Base_SetConfig+0x120>)
 800c036:	4293      	cmp	r3, r2
 800c038:	d02b      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c040:	d027      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	4a2f      	ldr	r2, [pc, #188]	@ (800c104 <TIM_Base_SetConfig+0x124>)
 800c046:	4293      	cmp	r3, r2
 800c048:	d023      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	4a2e      	ldr	r2, [pc, #184]	@ (800c108 <TIM_Base_SetConfig+0x128>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d01f      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	4a2d      	ldr	r2, [pc, #180]	@ (800c10c <TIM_Base_SetConfig+0x12c>)
 800c056:	4293      	cmp	r3, r2
 800c058:	d01b      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	4a2c      	ldr	r2, [pc, #176]	@ (800c110 <TIM_Base_SetConfig+0x130>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d017      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	4a2b      	ldr	r2, [pc, #172]	@ (800c114 <TIM_Base_SetConfig+0x134>)
 800c066:	4293      	cmp	r3, r2
 800c068:	d013      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4a2a      	ldr	r2, [pc, #168]	@ (800c118 <TIM_Base_SetConfig+0x138>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d00f      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	4a29      	ldr	r2, [pc, #164]	@ (800c11c <TIM_Base_SetConfig+0x13c>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d00b      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	4a28      	ldr	r2, [pc, #160]	@ (800c120 <TIM_Base_SetConfig+0x140>)
 800c07e:	4293      	cmp	r3, r2
 800c080:	d007      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	4a27      	ldr	r2, [pc, #156]	@ (800c124 <TIM_Base_SetConfig+0x144>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d003      	beq.n	800c092 <TIM_Base_SetConfig+0xb2>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4a26      	ldr	r2, [pc, #152]	@ (800c128 <TIM_Base_SetConfig+0x148>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d108      	bne.n	800c0a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	68db      	ldr	r3, [r3, #12]
 800c09e:	68fa      	ldr	r2, [r7, #12]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	695b      	ldr	r3, [r3, #20]
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	689a      	ldr	r2, [r3, #8]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	681a      	ldr	r2, [r3, #0]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	4a0e      	ldr	r2, [pc, #56]	@ (800c100 <TIM_Base_SetConfig+0x120>)
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	d003      	beq.n	800c0d2 <TIM_Base_SetConfig+0xf2>
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	4a10      	ldr	r2, [pc, #64]	@ (800c110 <TIM_Base_SetConfig+0x130>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d103      	bne.n	800c0da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	691a      	ldr	r2, [r3, #16]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f043 0204 	orr.w	r2, r3, #4
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2201      	movs	r2, #1
 800c0ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	68fa      	ldr	r2, [r7, #12]
 800c0f0:	601a      	str	r2, [r3, #0]
}
 800c0f2:	bf00      	nop
 800c0f4:	3714      	adds	r7, #20
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fc:	4770      	bx	lr
 800c0fe:	bf00      	nop
 800c100:	40010000 	.word	0x40010000
 800c104:	40000400 	.word	0x40000400
 800c108:	40000800 	.word	0x40000800
 800c10c:	40000c00 	.word	0x40000c00
 800c110:	40010400 	.word	0x40010400
 800c114:	40014000 	.word	0x40014000
 800c118:	40014400 	.word	0x40014400
 800c11c:	40014800 	.word	0x40014800
 800c120:	40001800 	.word	0x40001800
 800c124:	40001c00 	.word	0x40001c00
 800c128:	40002000 	.word	0x40002000

0800c12c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b087      	sub	sp, #28
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6a1b      	ldr	r3, [r3, #32]
 800c13a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	6a1b      	ldr	r3, [r3, #32]
 800c140:	f023 0201 	bic.w	r2, r3, #1
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	685b      	ldr	r3, [r3, #4]
 800c14c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	699b      	ldr	r3, [r3, #24]
 800c152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c15a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	f023 0303 	bic.w	r3, r3, #3
 800c162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	68fa      	ldr	r2, [r7, #12]
 800c16a:	4313      	orrs	r3, r2
 800c16c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	f023 0302 	bic.w	r3, r3, #2
 800c174:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	689b      	ldr	r3, [r3, #8]
 800c17a:	697a      	ldr	r2, [r7, #20]
 800c17c:	4313      	orrs	r3, r2
 800c17e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	4a20      	ldr	r2, [pc, #128]	@ (800c204 <TIM_OC1_SetConfig+0xd8>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d003      	beq.n	800c190 <TIM_OC1_SetConfig+0x64>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	4a1f      	ldr	r2, [pc, #124]	@ (800c208 <TIM_OC1_SetConfig+0xdc>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d10c      	bne.n	800c1aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	f023 0308 	bic.w	r3, r3, #8
 800c196:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	68db      	ldr	r3, [r3, #12]
 800c19c:	697a      	ldr	r2, [r7, #20]
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	f023 0304 	bic.w	r3, r3, #4
 800c1a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	4a15      	ldr	r2, [pc, #84]	@ (800c204 <TIM_OC1_SetConfig+0xd8>)
 800c1ae:	4293      	cmp	r3, r2
 800c1b0:	d003      	beq.n	800c1ba <TIM_OC1_SetConfig+0x8e>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	4a14      	ldr	r2, [pc, #80]	@ (800c208 <TIM_OC1_SetConfig+0xdc>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	d111      	bne.n	800c1de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c1c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c1c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	695b      	ldr	r3, [r3, #20]
 800c1ce:	693a      	ldr	r2, [r7, #16]
 800c1d0:	4313      	orrs	r3, r2
 800c1d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	699b      	ldr	r3, [r3, #24]
 800c1d8:	693a      	ldr	r2, [r7, #16]
 800c1da:	4313      	orrs	r3, r2
 800c1dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	693a      	ldr	r2, [r7, #16]
 800c1e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	68fa      	ldr	r2, [r7, #12]
 800c1e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	685a      	ldr	r2, [r3, #4]
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	697a      	ldr	r2, [r7, #20]
 800c1f6:	621a      	str	r2, [r3, #32]
}
 800c1f8:	bf00      	nop
 800c1fa:	371c      	adds	r7, #28
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr
 800c204:	40010000 	.word	0x40010000
 800c208:	40010400 	.word	0x40010400

0800c20c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b087      	sub	sp, #28
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6a1b      	ldr	r3, [r3, #32]
 800c21a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6a1b      	ldr	r3, [r3, #32]
 800c220:	f023 0210 	bic.w	r2, r3, #16
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	699b      	ldr	r3, [r3, #24]
 800c232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c23a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	021b      	lsls	r3, r3, #8
 800c24a:	68fa      	ldr	r2, [r7, #12]
 800c24c:	4313      	orrs	r3, r2
 800c24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	f023 0320 	bic.w	r3, r3, #32
 800c256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	011b      	lsls	r3, r3, #4
 800c25e:	697a      	ldr	r2, [r7, #20]
 800c260:	4313      	orrs	r3, r2
 800c262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	4a22      	ldr	r2, [pc, #136]	@ (800c2f0 <TIM_OC2_SetConfig+0xe4>)
 800c268:	4293      	cmp	r3, r2
 800c26a:	d003      	beq.n	800c274 <TIM_OC2_SetConfig+0x68>
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	4a21      	ldr	r2, [pc, #132]	@ (800c2f4 <TIM_OC2_SetConfig+0xe8>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d10d      	bne.n	800c290 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c27a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	011b      	lsls	r3, r3, #4
 800c282:	697a      	ldr	r2, [r7, #20]
 800c284:	4313      	orrs	r3, r2
 800c286:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c28e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	4a17      	ldr	r2, [pc, #92]	@ (800c2f0 <TIM_OC2_SetConfig+0xe4>)
 800c294:	4293      	cmp	r3, r2
 800c296:	d003      	beq.n	800c2a0 <TIM_OC2_SetConfig+0x94>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	4a16      	ldr	r2, [pc, #88]	@ (800c2f4 <TIM_OC2_SetConfig+0xe8>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d113      	bne.n	800c2c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c2a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c2ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	695b      	ldr	r3, [r3, #20]
 800c2b4:	009b      	lsls	r3, r3, #2
 800c2b6:	693a      	ldr	r2, [r7, #16]
 800c2b8:	4313      	orrs	r3, r2
 800c2ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	699b      	ldr	r3, [r3, #24]
 800c2c0:	009b      	lsls	r3, r3, #2
 800c2c2:	693a      	ldr	r2, [r7, #16]
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	693a      	ldr	r2, [r7, #16]
 800c2cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	68fa      	ldr	r2, [r7, #12]
 800c2d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	685a      	ldr	r2, [r3, #4]
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	697a      	ldr	r2, [r7, #20]
 800c2e0:	621a      	str	r2, [r3, #32]
}
 800c2e2:	bf00      	nop
 800c2e4:	371c      	adds	r7, #28
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	40010000 	.word	0x40010000
 800c2f4:	40010400 	.word	0x40010400

0800c2f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b087      	sub	sp, #28
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
 800c300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6a1b      	ldr	r3, [r3, #32]
 800c306:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6a1b      	ldr	r3, [r3, #32]
 800c30c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	685b      	ldr	r3, [r3, #4]
 800c318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	69db      	ldr	r3, [r3, #28]
 800c31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	f023 0303 	bic.w	r3, r3, #3
 800c32e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	68fa      	ldr	r2, [r7, #12]
 800c336:	4313      	orrs	r3, r2
 800c338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	021b      	lsls	r3, r3, #8
 800c348:	697a      	ldr	r2, [r7, #20]
 800c34a:	4313      	orrs	r3, r2
 800c34c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	4a21      	ldr	r2, [pc, #132]	@ (800c3d8 <TIM_OC3_SetConfig+0xe0>)
 800c352:	4293      	cmp	r3, r2
 800c354:	d003      	beq.n	800c35e <TIM_OC3_SetConfig+0x66>
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	4a20      	ldr	r2, [pc, #128]	@ (800c3dc <TIM_OC3_SetConfig+0xe4>)
 800c35a:	4293      	cmp	r3, r2
 800c35c:	d10d      	bne.n	800c37a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c364:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	68db      	ldr	r3, [r3, #12]
 800c36a:	021b      	lsls	r3, r3, #8
 800c36c:	697a      	ldr	r2, [r7, #20]
 800c36e:	4313      	orrs	r3, r2
 800c370:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c372:	697b      	ldr	r3, [r7, #20]
 800c374:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c378:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	4a16      	ldr	r2, [pc, #88]	@ (800c3d8 <TIM_OC3_SetConfig+0xe0>)
 800c37e:	4293      	cmp	r3, r2
 800c380:	d003      	beq.n	800c38a <TIM_OC3_SetConfig+0x92>
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	4a15      	ldr	r2, [pc, #84]	@ (800c3dc <TIM_OC3_SetConfig+0xe4>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d113      	bne.n	800c3b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c390:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c398:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	695b      	ldr	r3, [r3, #20]
 800c39e:	011b      	lsls	r3, r3, #4
 800c3a0:	693a      	ldr	r2, [r7, #16]
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	699b      	ldr	r3, [r3, #24]
 800c3aa:	011b      	lsls	r3, r3, #4
 800c3ac:	693a      	ldr	r2, [r7, #16]
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	693a      	ldr	r2, [r7, #16]
 800c3b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	68fa      	ldr	r2, [r7, #12]
 800c3bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	685a      	ldr	r2, [r3, #4]
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	697a      	ldr	r2, [r7, #20]
 800c3ca:	621a      	str	r2, [r3, #32]
}
 800c3cc:	bf00      	nop
 800c3ce:	371c      	adds	r7, #28
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d6:	4770      	bx	lr
 800c3d8:	40010000 	.word	0x40010000
 800c3dc:	40010400 	.word	0x40010400

0800c3e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c3e0:	b480      	push	{r7}
 800c3e2:	b087      	sub	sp, #28
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
 800c3e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6a1b      	ldr	r3, [r3, #32]
 800c3ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6a1b      	ldr	r3, [r3, #32]
 800c3f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	69db      	ldr	r3, [r3, #28]
 800c406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c40e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	021b      	lsls	r3, r3, #8
 800c41e:	68fa      	ldr	r2, [r7, #12]
 800c420:	4313      	orrs	r3, r2
 800c422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c42a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	689b      	ldr	r3, [r3, #8]
 800c430:	031b      	lsls	r3, r3, #12
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	4313      	orrs	r3, r2
 800c436:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	4a12      	ldr	r2, [pc, #72]	@ (800c484 <TIM_OC4_SetConfig+0xa4>)
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d003      	beq.n	800c448 <TIM_OC4_SetConfig+0x68>
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	4a11      	ldr	r2, [pc, #68]	@ (800c488 <TIM_OC4_SetConfig+0xa8>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d109      	bne.n	800c45c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c448:	697b      	ldr	r3, [r7, #20]
 800c44a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c44e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	695b      	ldr	r3, [r3, #20]
 800c454:	019b      	lsls	r3, r3, #6
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	4313      	orrs	r3, r2
 800c45a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	697a      	ldr	r2, [r7, #20]
 800c460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	68fa      	ldr	r2, [r7, #12]
 800c466:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	685a      	ldr	r2, [r3, #4]
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	693a      	ldr	r2, [r7, #16]
 800c474:	621a      	str	r2, [r3, #32]
}
 800c476:	bf00      	nop
 800c478:	371c      	adds	r7, #28
 800c47a:	46bd      	mov	sp, r7
 800c47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c480:	4770      	bx	lr
 800c482:	bf00      	nop
 800c484:	40010000 	.word	0x40010000
 800c488:	40010400 	.word	0x40010400

0800c48c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b087      	sub	sp, #28
 800c490:	af00      	add	r7, sp, #0
 800c492:	60f8      	str	r0, [r7, #12]
 800c494:	60b9      	str	r1, [r7, #8]
 800c496:	607a      	str	r2, [r7, #4]
 800c498:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	6a1b      	ldr	r3, [r3, #32]
 800c49e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	6a1b      	ldr	r3, [r3, #32]
 800c4a4:	f023 0201 	bic.w	r2, r3, #1
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	699b      	ldr	r3, [r3, #24]
 800c4b0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	4a28      	ldr	r2, [pc, #160]	@ (800c558 <TIM_TI1_SetConfig+0xcc>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d01b      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4c0:	d017      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	4a25      	ldr	r2, [pc, #148]	@ (800c55c <TIM_TI1_SetConfig+0xd0>)
 800c4c6:	4293      	cmp	r3, r2
 800c4c8:	d013      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	4a24      	ldr	r2, [pc, #144]	@ (800c560 <TIM_TI1_SetConfig+0xd4>)
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d00f      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	4a23      	ldr	r2, [pc, #140]	@ (800c564 <TIM_TI1_SetConfig+0xd8>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d00b      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	4a22      	ldr	r2, [pc, #136]	@ (800c568 <TIM_TI1_SetConfig+0xdc>)
 800c4de:	4293      	cmp	r3, r2
 800c4e0:	d007      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	4a21      	ldr	r2, [pc, #132]	@ (800c56c <TIM_TI1_SetConfig+0xe0>)
 800c4e6:	4293      	cmp	r3, r2
 800c4e8:	d003      	beq.n	800c4f2 <TIM_TI1_SetConfig+0x66>
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	4a20      	ldr	r2, [pc, #128]	@ (800c570 <TIM_TI1_SetConfig+0xe4>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d101      	bne.n	800c4f6 <TIM_TI1_SetConfig+0x6a>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e000      	b.n	800c4f8 <TIM_TI1_SetConfig+0x6c>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d008      	beq.n	800c50e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c4fc:	697b      	ldr	r3, [r7, #20]
 800c4fe:	f023 0303 	bic.w	r3, r3, #3
 800c502:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c504:	697a      	ldr	r2, [r7, #20]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	4313      	orrs	r3, r2
 800c50a:	617b      	str	r3, [r7, #20]
 800c50c:	e003      	b.n	800c516 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c50e:	697b      	ldr	r3, [r7, #20]
 800c510:	f043 0301 	orr.w	r3, r3, #1
 800c514:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c51c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	011b      	lsls	r3, r3, #4
 800c522:	b2db      	uxtb	r3, r3
 800c524:	697a      	ldr	r2, [r7, #20]
 800c526:	4313      	orrs	r3, r2
 800c528:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	f023 030a 	bic.w	r3, r3, #10
 800c530:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	f003 030a 	and.w	r3, r3, #10
 800c538:	693a      	ldr	r2, [r7, #16]
 800c53a:	4313      	orrs	r3, r2
 800c53c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	697a      	ldr	r2, [r7, #20]
 800c542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	693a      	ldr	r2, [r7, #16]
 800c548:	621a      	str	r2, [r3, #32]
}
 800c54a:	bf00      	nop
 800c54c:	371c      	adds	r7, #28
 800c54e:	46bd      	mov	sp, r7
 800c550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c554:	4770      	bx	lr
 800c556:	bf00      	nop
 800c558:	40010000 	.word	0x40010000
 800c55c:	40000400 	.word	0x40000400
 800c560:	40000800 	.word	0x40000800
 800c564:	40000c00 	.word	0x40000c00
 800c568:	40010400 	.word	0x40010400
 800c56c:	40014000 	.word	0x40014000
 800c570:	40001800 	.word	0x40001800

0800c574 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c574:	b480      	push	{r7}
 800c576:	b087      	sub	sp, #28
 800c578:	af00      	add	r7, sp, #0
 800c57a:	60f8      	str	r0, [r7, #12]
 800c57c:	60b9      	str	r1, [r7, #8]
 800c57e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	6a1b      	ldr	r3, [r3, #32]
 800c584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	6a1b      	ldr	r3, [r3, #32]
 800c58a:	f023 0201 	bic.w	r2, r3, #1
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	699b      	ldr	r3, [r3, #24]
 800c596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c598:	693b      	ldr	r3, [r7, #16]
 800c59a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c59e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	011b      	lsls	r3, r3, #4
 800c5a4:	693a      	ldr	r2, [r7, #16]
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	f023 030a 	bic.w	r3, r3, #10
 800c5b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c5b2:	697a      	ldr	r2, [r7, #20]
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	693a      	ldr	r2, [r7, #16]
 800c5be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	697a      	ldr	r2, [r7, #20]
 800c5c4:	621a      	str	r2, [r3, #32]
}
 800c5c6:	bf00      	nop
 800c5c8:	371c      	adds	r7, #28
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c5d2:	b480      	push	{r7}
 800c5d4:	b087      	sub	sp, #28
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	60f8      	str	r0, [r7, #12]
 800c5da:	60b9      	str	r1, [r7, #8]
 800c5dc:	607a      	str	r2, [r7, #4]
 800c5de:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	6a1b      	ldr	r3, [r3, #32]
 800c5e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	6a1b      	ldr	r3, [r3, #32]
 800c5ea:	f023 0210 	bic.w	r2, r3, #16
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	699b      	ldr	r3, [r3, #24]
 800c5f6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c5fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	021b      	lsls	r3, r3, #8
 800c604:	693a      	ldr	r2, [r7, #16]
 800c606:	4313      	orrs	r3, r2
 800c608:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c60a:	693b      	ldr	r3, [r7, #16]
 800c60c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c610:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	031b      	lsls	r3, r3, #12
 800c616:	b29b      	uxth	r3, r3
 800c618:	693a      	ldr	r2, [r7, #16]
 800c61a:	4313      	orrs	r3, r2
 800c61c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c624:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	011b      	lsls	r3, r3, #4
 800c62a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c62e:	697a      	ldr	r2, [r7, #20]
 800c630:	4313      	orrs	r3, r2
 800c632:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	693a      	ldr	r2, [r7, #16]
 800c638:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	697a      	ldr	r2, [r7, #20]
 800c63e:	621a      	str	r2, [r3, #32]
}
 800c640:	bf00      	nop
 800c642:	371c      	adds	r7, #28
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr

0800c64c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c64c:	b480      	push	{r7}
 800c64e:	b087      	sub	sp, #28
 800c650:	af00      	add	r7, sp, #0
 800c652:	60f8      	str	r0, [r7, #12]
 800c654:	60b9      	str	r1, [r7, #8]
 800c656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	6a1b      	ldr	r3, [r3, #32]
 800c65c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	6a1b      	ldr	r3, [r3, #32]
 800c662:	f023 0210 	bic.w	r2, r3, #16
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	699b      	ldr	r3, [r3, #24]
 800c66e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	031b      	lsls	r3, r3, #12
 800c67c:	693a      	ldr	r2, [r7, #16]
 800c67e:	4313      	orrs	r3, r2
 800c680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c688:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	011b      	lsls	r3, r3, #4
 800c68e:	697a      	ldr	r2, [r7, #20]
 800c690:	4313      	orrs	r3, r2
 800c692:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	693a      	ldr	r2, [r7, #16]
 800c698:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	697a      	ldr	r2, [r7, #20]
 800c69e:	621a      	str	r2, [r3, #32]
}
 800c6a0:	bf00      	nop
 800c6a2:	371c      	adds	r7, #28
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr

0800c6ac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c6ac:	b480      	push	{r7}
 800c6ae:	b087      	sub	sp, #28
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	60f8      	str	r0, [r7, #12]
 800c6b4:	60b9      	str	r1, [r7, #8]
 800c6b6:	607a      	str	r2, [r7, #4]
 800c6b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	6a1b      	ldr	r3, [r3, #32]
 800c6be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	6a1b      	ldr	r3, [r3, #32]
 800c6c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	69db      	ldr	r3, [r3, #28]
 800c6d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	f023 0303 	bic.w	r3, r3, #3
 800c6d8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800c6da:	693a      	ldr	r2, [r7, #16]
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c6e8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	011b      	lsls	r3, r3, #4
 800c6ee:	b2db      	uxtb	r3, r3
 800c6f0:	693a      	ldr	r2, [r7, #16]
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c6f6:	697b      	ldr	r3, [r7, #20]
 800c6f8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800c6fc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	021b      	lsls	r3, r3, #8
 800c702:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	4313      	orrs	r3, r2
 800c70a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	693a      	ldr	r2, [r7, #16]
 800c710:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	697a      	ldr	r2, [r7, #20]
 800c716:	621a      	str	r2, [r3, #32]
}
 800c718:	bf00      	nop
 800c71a:	371c      	adds	r7, #28
 800c71c:	46bd      	mov	sp, r7
 800c71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c722:	4770      	bx	lr

0800c724 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c724:	b480      	push	{r7}
 800c726:	b087      	sub	sp, #28
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
 800c730:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	6a1b      	ldr	r3, [r3, #32]
 800c736:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	6a1b      	ldr	r3, [r3, #32]
 800c73c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	69db      	ldr	r3, [r3, #28]
 800c748:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c750:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	021b      	lsls	r3, r3, #8
 800c756:	693a      	ldr	r2, [r7, #16]
 800c758:	4313      	orrs	r3, r2
 800c75a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c762:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	031b      	lsls	r3, r3, #12
 800c768:	b29b      	uxth	r3, r3
 800c76a:	693a      	ldr	r2, [r7, #16]
 800c76c:	4313      	orrs	r3, r2
 800c76e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800c776:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	031b      	lsls	r3, r3, #12
 800c77c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800c780:	697a      	ldr	r2, [r7, #20]
 800c782:	4313      	orrs	r3, r2
 800c784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	693a      	ldr	r2, [r7, #16]
 800c78a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	697a      	ldr	r2, [r7, #20]
 800c790:	621a      	str	r2, [r3, #32]
}
 800c792:	bf00      	nop
 800c794:	371c      	adds	r7, #28
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr

0800c79e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c79e:	b480      	push	{r7}
 800c7a0:	b085      	sub	sp, #20
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	6078      	str	r0, [r7, #4]
 800c7a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	689b      	ldr	r3, [r3, #8]
 800c7ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c7b6:	683a      	ldr	r2, [r7, #0]
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	4313      	orrs	r3, r2
 800c7bc:	f043 0307 	orr.w	r3, r3, #7
 800c7c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	68fa      	ldr	r2, [r7, #12]
 800c7c6:	609a      	str	r2, [r3, #8]
}
 800c7c8:	bf00      	nop
 800c7ca:	3714      	adds	r7, #20
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d2:	4770      	bx	lr

0800c7d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c7d4:	b480      	push	{r7}
 800c7d6:	b087      	sub	sp, #28
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	60f8      	str	r0, [r7, #12]
 800c7dc:	60b9      	str	r1, [r7, #8]
 800c7de:	607a      	str	r2, [r7, #4]
 800c7e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	689b      	ldr	r3, [r3, #8]
 800c7e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c7ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	021a      	lsls	r2, r3, #8
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	431a      	orrs	r2, r3
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	4313      	orrs	r3, r2
 800c7fc:	697a      	ldr	r2, [r7, #20]
 800c7fe:	4313      	orrs	r3, r2
 800c800:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	697a      	ldr	r2, [r7, #20]
 800c806:	609a      	str	r2, [r3, #8]
}
 800c808:	bf00      	nop
 800c80a:	371c      	adds	r7, #28
 800c80c:	46bd      	mov	sp, r7
 800c80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c812:	4770      	bx	lr

0800c814 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c814:	b480      	push	{r7}
 800c816:	b087      	sub	sp, #28
 800c818:	af00      	add	r7, sp, #0
 800c81a:	60f8      	str	r0, [r7, #12]
 800c81c:	60b9      	str	r1, [r7, #8]
 800c81e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	f003 031f 	and.w	r3, r3, #31
 800c826:	2201      	movs	r2, #1
 800c828:	fa02 f303 	lsl.w	r3, r2, r3
 800c82c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	6a1a      	ldr	r2, [r3, #32]
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	43db      	mvns	r3, r3
 800c836:	401a      	ands	r2, r3
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6a1a      	ldr	r2, [r3, #32]
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	f003 031f 	and.w	r3, r3, #31
 800c846:	6879      	ldr	r1, [r7, #4]
 800c848:	fa01 f303 	lsl.w	r3, r1, r3
 800c84c:	431a      	orrs	r2, r3
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	621a      	str	r2, [r3, #32]
}
 800c852:	bf00      	nop
 800c854:	371c      	adds	r7, #28
 800c856:	46bd      	mov	sp, r7
 800c858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85c:	4770      	bx	lr
	...

0800c860 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c860:	b480      	push	{r7}
 800c862:	b085      	sub	sp, #20
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
 800c868:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c870:	2b01      	cmp	r3, #1
 800c872:	d101      	bne.n	800c878 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c874:	2302      	movs	r3, #2
 800c876:	e05a      	b.n	800c92e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2201      	movs	r2, #1
 800c87c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2202      	movs	r2, #2
 800c884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	689b      	ldr	r3, [r3, #8]
 800c896:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c89e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	68fa      	ldr	r2, [r7, #12]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	68fa      	ldr	r2, [r7, #12]
 800c8b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	4a21      	ldr	r2, [pc, #132]	@ (800c93c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c8b8:	4293      	cmp	r3, r2
 800c8ba:	d022      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8c4:	d01d      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	4a1d      	ldr	r2, [pc, #116]	@ (800c940 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d018      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	4a1b      	ldr	r2, [pc, #108]	@ (800c944 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	d013      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	4a1a      	ldr	r2, [pc, #104]	@ (800c948 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d00e      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	4a18      	ldr	r2, [pc, #96]	@ (800c94c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d009      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	4a17      	ldr	r2, [pc, #92]	@ (800c950 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d004      	beq.n	800c902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	4a15      	ldr	r2, [pc, #84]	@ (800c954 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c8fe:	4293      	cmp	r3, r2
 800c900:	d10c      	bne.n	800c91c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c908:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	68ba      	ldr	r2, [r7, #8]
 800c910:	4313      	orrs	r3, r2
 800c912:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	68ba      	ldr	r2, [r7, #8]
 800c91a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2201      	movs	r2, #1
 800c920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2200      	movs	r2, #0
 800c928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c92c:	2300      	movs	r3, #0
}
 800c92e:	4618      	mov	r0, r3
 800c930:	3714      	adds	r7, #20
 800c932:	46bd      	mov	sp, r7
 800c934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c938:	4770      	bx	lr
 800c93a:	bf00      	nop
 800c93c:	40010000 	.word	0x40010000
 800c940:	40000400 	.word	0x40000400
 800c944:	40000800 	.word	0x40000800
 800c948:	40000c00 	.word	0x40000c00
 800c94c:	40010400 	.word	0x40010400
 800c950:	40014000 	.word	0x40014000
 800c954:	40001800 	.word	0x40001800

0800c958 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c958:	b480      	push	{r7}
 800c95a:	b085      	sub	sp, #20
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
 800c960:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c962:	2300      	movs	r3, #0
 800c964:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d101      	bne.n	800c974 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c970:	2302      	movs	r3, #2
 800c972:	e03d      	b.n	800c9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2201      	movs	r2, #1
 800c978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	68db      	ldr	r3, [r3, #12]
 800c986:	4313      	orrs	r3, r2
 800c988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	689b      	ldr	r3, [r3, #8]
 800c994:	4313      	orrs	r3, r2
 800c996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	4313      	orrs	r3, r2
 800c9a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	4313      	orrs	r3, r2
 800c9b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	691b      	ldr	r3, [r3, #16]
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	695b      	ldr	r3, [r3, #20]
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	69db      	ldr	r3, [r3, #28]
 800c9da:	4313      	orrs	r3, r2
 800c9dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	68fa      	ldr	r2, [r7, #12]
 800c9e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c9ee:	2300      	movs	r3, #0
}
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	3714      	adds	r7, #20
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr

0800c9fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c9fc:	b480      	push	{r7}
 800c9fe:	b083      	sub	sp, #12
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ca04:	bf00      	nop
 800ca06:	370c      	adds	r7, #12
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0e:	4770      	bx	lr

0800ca10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b083      	sub	sp, #12
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ca18:	bf00      	nop
 800ca1a:	370c      	adds	r7, #12
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr

0800ca24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ca32:	2301      	movs	r3, #1
 800ca34:	e042      	b.n	800cabc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca3c:	b2db      	uxtb	r3, r3
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d106      	bne.n	800ca50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2200      	movs	r2, #0
 800ca46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f7f7 fef4 	bl	8004838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2224      	movs	r2, #36	@ 0x24
 800ca54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	68da      	ldr	r2, [r3, #12]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ca66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f000 fd7f 	bl	800d56c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	691a      	ldr	r2, [r3, #16]
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ca7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	695a      	ldr	r2, [r3, #20]
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ca8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	68da      	ldr	r2, [r3, #12]
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ca9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	2200      	movs	r2, #0
 800caa2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2220      	movs	r2, #32
 800caa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2220      	movs	r2, #32
 800cab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2200      	movs	r2, #0
 800cab8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800caba:	2300      	movs	r3, #0
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3708      	adds	r7, #8
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}

0800cac4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b08a      	sub	sp, #40	@ 0x28
 800cac8:	af02      	add	r7, sp, #8
 800caca:	60f8      	str	r0, [r7, #12]
 800cacc:	60b9      	str	r1, [r7, #8]
 800cace:	603b      	str	r3, [r7, #0]
 800cad0:	4613      	mov	r3, r2
 800cad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cad4:	2300      	movs	r3, #0
 800cad6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cade:	b2db      	uxtb	r3, r3
 800cae0:	2b20      	cmp	r3, #32
 800cae2:	d175      	bne.n	800cbd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d002      	beq.n	800caf0 <HAL_UART_Transmit+0x2c>
 800caea:	88fb      	ldrh	r3, [r7, #6]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d101      	bne.n	800caf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800caf0:	2301      	movs	r3, #1
 800caf2:	e06e      	b.n	800cbd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	2200      	movs	r2, #0
 800caf8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2221      	movs	r2, #33	@ 0x21
 800cafe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cb02:	f7f8 fc5f 	bl	80053c4 <HAL_GetTick>
 800cb06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	88fa      	ldrh	r2, [r7, #6]
 800cb0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	88fa      	ldrh	r2, [r7, #6]
 800cb12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	689b      	ldr	r3, [r3, #8]
 800cb18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb1c:	d108      	bne.n	800cb30 <HAL_UART_Transmit+0x6c>
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	691b      	ldr	r3, [r3, #16]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d104      	bne.n	800cb30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800cb26:	2300      	movs	r3, #0
 800cb28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	61bb      	str	r3, [r7, #24]
 800cb2e:	e003      	b.n	800cb38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cb34:	2300      	movs	r3, #0
 800cb36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cb38:	e02e      	b.n	800cb98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	9300      	str	r3, [sp, #0]
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	2200      	movs	r2, #0
 800cb42:	2180      	movs	r1, #128	@ 0x80
 800cb44:	68f8      	ldr	r0, [r7, #12]
 800cb46:	f000 fb1d 	bl	800d184 <UART_WaitOnFlagUntilTimeout>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d005      	beq.n	800cb5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2220      	movs	r2, #32
 800cb54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800cb58:	2303      	movs	r3, #3
 800cb5a:	e03a      	b.n	800cbd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800cb5c:	69fb      	ldr	r3, [r7, #28]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d10b      	bne.n	800cb7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cb62:	69bb      	ldr	r3, [r7, #24]
 800cb64:	881b      	ldrh	r3, [r3, #0]
 800cb66:	461a      	mov	r2, r3
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cb70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800cb72:	69bb      	ldr	r3, [r7, #24]
 800cb74:	3302      	adds	r3, #2
 800cb76:	61bb      	str	r3, [r7, #24]
 800cb78:	e007      	b.n	800cb8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	781a      	ldrb	r2, [r3, #0]
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	3301      	adds	r3, #1
 800cb88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cb8e:	b29b      	uxth	r3, r3
 800cb90:	3b01      	subs	r3, #1
 800cb92:	b29a      	uxth	r2, r3
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cb9c:	b29b      	uxth	r3, r3
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d1cb      	bne.n	800cb3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	9300      	str	r3, [sp, #0]
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	2140      	movs	r1, #64	@ 0x40
 800cbac:	68f8      	ldr	r0, [r7, #12]
 800cbae:	f000 fae9 	bl	800d184 <UART_WaitOnFlagUntilTimeout>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d005      	beq.n	800cbc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2220      	movs	r2, #32
 800cbbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800cbc0:	2303      	movs	r3, #3
 800cbc2:	e006      	b.n	800cbd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2220      	movs	r2, #32
 800cbc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800cbcc:	2300      	movs	r3, #0
 800cbce:	e000      	b.n	800cbd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800cbd0:	2302      	movs	r3, #2
  }
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3720      	adds	r7, #32
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}
	...

0800cbdc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b0ba      	sub	sp, #232	@ 0xe8
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	68db      	ldr	r3, [r3, #12]
 800cbf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	695b      	ldr	r3, [r3, #20]
 800cbfe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800cc02:	2300      	movs	r3, #0
 800cc04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800cc08:	2300      	movs	r3, #0
 800cc0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800cc0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc12:	f003 030f 	and.w	r3, r3, #15
 800cc16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800cc1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d10f      	bne.n	800cc42 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cc22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc26:	f003 0320 	and.w	r3, r3, #32
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d009      	beq.n	800cc42 <HAL_UART_IRQHandler+0x66>
 800cc2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc32:	f003 0320 	and.w	r3, r3, #32
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d003      	beq.n	800cc42 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f000 fbd7 	bl	800d3ee <UART_Receive_IT>
      return;
 800cc40:	e273      	b.n	800d12a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800cc42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	f000 80de 	beq.w	800ce08 <HAL_UART_IRQHandler+0x22c>
 800cc4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc50:	f003 0301 	and.w	r3, r3, #1
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d106      	bne.n	800cc66 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800cc58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc5c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	f000 80d1 	beq.w	800ce08 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800cc66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc6a:	f003 0301 	and.w	r3, r3, #1
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d00b      	beq.n	800cc8a <HAL_UART_IRQHandler+0xae>
 800cc72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d005      	beq.n	800cc8a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc82:	f043 0201 	orr.w	r2, r3, #1
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cc8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc8e:	f003 0304 	and.w	r3, r3, #4
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d00b      	beq.n	800ccae <HAL_UART_IRQHandler+0xd2>
 800cc96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc9a:	f003 0301 	and.w	r3, r3, #1
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d005      	beq.n	800ccae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cca6:	f043 0202 	orr.w	r2, r3, #2
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ccae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccb2:	f003 0302 	and.w	r3, r3, #2
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d00b      	beq.n	800ccd2 <HAL_UART_IRQHandler+0xf6>
 800ccba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ccbe:	f003 0301 	and.w	r3, r3, #1
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d005      	beq.n	800ccd2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccca:	f043 0204 	orr.w	r2, r3, #4
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ccd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccd6:	f003 0308 	and.w	r3, r3, #8
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d011      	beq.n	800cd02 <HAL_UART_IRQHandler+0x126>
 800ccde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cce2:	f003 0320 	and.w	r3, r3, #32
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d105      	bne.n	800ccf6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ccea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ccee:	f003 0301 	and.w	r3, r3, #1
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d005      	beq.n	800cd02 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccfa:	f043 0208 	orr.w	r2, r3, #8
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	f000 820a 	beq.w	800d120 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cd0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd10:	f003 0320 	and.w	r3, r3, #32
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d008      	beq.n	800cd2a <HAL_UART_IRQHandler+0x14e>
 800cd18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd1c:	f003 0320 	and.w	r3, r3, #32
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d002      	beq.n	800cd2a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f000 fb62 	bl	800d3ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	695b      	ldr	r3, [r3, #20]
 800cd30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd34:	2b40      	cmp	r3, #64	@ 0x40
 800cd36:	bf0c      	ite	eq
 800cd38:	2301      	moveq	r3, #1
 800cd3a:	2300      	movne	r3, #0
 800cd3c:	b2db      	uxtb	r3, r3
 800cd3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd46:	f003 0308 	and.w	r3, r3, #8
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d103      	bne.n	800cd56 <HAL_UART_IRQHandler+0x17a>
 800cd4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d04f      	beq.n	800cdf6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	f000 fa6d 	bl	800d236 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	695b      	ldr	r3, [r3, #20]
 800cd62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd66:	2b40      	cmp	r3, #64	@ 0x40
 800cd68:	d141      	bne.n	800cdee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	3314      	adds	r3, #20
 800cd70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cd78:	e853 3f00 	ldrex	r3, [r3]
 800cd7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cd80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	3314      	adds	r3, #20
 800cd92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cd96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cd9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cda2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cda6:	e841 2300 	strex	r3, r2, [r1]
 800cdaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cdae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d1d9      	bne.n	800cd6a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d013      	beq.n	800cde6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdc2:	4a8a      	ldr	r2, [pc, #552]	@ (800cfec <HAL_UART_IRQHandler+0x410>)
 800cdc4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f7fa f9d2 	bl	8007174 <HAL_DMA_Abort_IT>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d016      	beq.n	800ce04 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cde0:	4610      	mov	r0, r2
 800cde2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cde4:	e00e      	b.n	800ce04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 f9b6 	bl	800d158 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdec:	e00a      	b.n	800ce04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f000 f9b2 	bl	800d158 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdf4:	e006      	b.n	800ce04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cdf6:	6878      	ldr	r0, [r7, #4]
 800cdf8:	f000 f9ae 	bl	800d158 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ce02:	e18d      	b.n	800d120 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce04:	bf00      	nop
    return;
 800ce06:	e18b      	b.n	800d120 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	f040 8167 	bne.w	800d0e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ce12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce16:	f003 0310 	and.w	r3, r3, #16
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	f000 8160 	beq.w	800d0e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ce20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce24:	f003 0310 	and.w	r3, r3, #16
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	f000 8159 	beq.w	800d0e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ce2e:	2300      	movs	r3, #0
 800ce30:	60bb      	str	r3, [r7, #8]
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	60bb      	str	r3, [r7, #8]
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	685b      	ldr	r3, [r3, #4]
 800ce40:	60bb      	str	r3, [r7, #8]
 800ce42:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	695b      	ldr	r3, [r3, #20]
 800ce4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce4e:	2b40      	cmp	r3, #64	@ 0x40
 800ce50:	f040 80ce 	bne.w	800cff0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	685b      	ldr	r3, [r3, #4]
 800ce5c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ce60:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	f000 80a9 	beq.w	800cfbc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ce6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce72:	429a      	cmp	r2, r3
 800ce74:	f080 80a2 	bcs.w	800cfbc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce84:	69db      	ldr	r3, [r3, #28]
 800ce86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce8a:	f000 8088 	beq.w	800cf9e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	330c      	adds	r3, #12
 800ce94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ce9c:	e853 3f00 	ldrex	r3, [r3]
 800cea0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cea8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ceac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	330c      	adds	r3, #12
 800ceb6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ceba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800cebe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cec6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ceca:	e841 2300 	strex	r3, r2, [r1]
 800cece:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ced2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d1d9      	bne.n	800ce8e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	3314      	adds	r3, #20
 800cee0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cee4:	e853 3f00 	ldrex	r3, [r3]
 800cee8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ceea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ceec:	f023 0301 	bic.w	r3, r3, #1
 800cef0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	3314      	adds	r3, #20
 800cefa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cefe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cf02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cf06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cf0a:	e841 2300 	strex	r3, r2, [r1]
 800cf0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cf10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d1e1      	bne.n	800ceda <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	3314      	adds	r3, #20
 800cf1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf20:	e853 3f00 	ldrex	r3, [r3]
 800cf24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cf26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	3314      	adds	r3, #20
 800cf36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cf3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cf3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cf40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cf42:	e841 2300 	strex	r3, r2, [r1]
 800cf46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cf48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d1e3      	bne.n	800cf16 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2220      	movs	r2, #32
 800cf52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	2200      	movs	r2, #0
 800cf5a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	330c      	adds	r3, #12
 800cf62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf66:	e853 3f00 	ldrex	r3, [r3]
 800cf6a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cf6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf6e:	f023 0310 	bic.w	r3, r3, #16
 800cf72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	330c      	adds	r3, #12
 800cf7c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cf80:	65ba      	str	r2, [r7, #88]	@ 0x58
 800cf82:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cf86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf88:	e841 2300 	strex	r3, r2, [r1]
 800cf8c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cf8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d1e3      	bne.n	800cf5c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f7fa f87b 	bl	8007094 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	2202      	movs	r2, #2
 800cfa2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cfac:	b29b      	uxth	r3, r3
 800cfae:	1ad3      	subs	r3, r2, r3
 800cfb0:	b29b      	uxth	r3, r3
 800cfb2:	4619      	mov	r1, r3
 800cfb4:	6878      	ldr	r0, [r7, #4]
 800cfb6:	f000 f8d9 	bl	800d16c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cfba:	e0b3      	b.n	800d124 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cfc0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	f040 80ad 	bne.w	800d124 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfce:	69db      	ldr	r3, [r3, #28]
 800cfd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfd4:	f040 80a6 	bne.w	800d124 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2202      	movs	r2, #2
 800cfdc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f000 f8c1 	bl	800d16c <HAL_UARTEx_RxEventCallback>
      return;
 800cfea:	e09b      	b.n	800d124 <HAL_UART_IRQHandler+0x548>
 800cfec:	0800d2fd 	.word	0x0800d2fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	1ad3      	subs	r3, r2, r3
 800cffc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d004:	b29b      	uxth	r3, r3
 800d006:	2b00      	cmp	r3, #0
 800d008:	f000 808e 	beq.w	800d128 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800d00c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d010:	2b00      	cmp	r3, #0
 800d012:	f000 8089 	beq.w	800d128 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	330c      	adds	r3, #12
 800d01c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d020:	e853 3f00 	ldrex	r3, [r3]
 800d024:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d028:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d02c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	330c      	adds	r3, #12
 800d036:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d03a:	647a      	str	r2, [r7, #68]	@ 0x44
 800d03c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d03e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d040:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d042:	e841 2300 	strex	r3, r2, [r1]
 800d046:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d1e3      	bne.n	800d016 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	3314      	adds	r3, #20
 800d054:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d058:	e853 3f00 	ldrex	r3, [r3]
 800d05c:	623b      	str	r3, [r7, #32]
   return(result);
 800d05e:	6a3b      	ldr	r3, [r7, #32]
 800d060:	f023 0301 	bic.w	r3, r3, #1
 800d064:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	3314      	adds	r3, #20
 800d06e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d072:	633a      	str	r2, [r7, #48]	@ 0x30
 800d074:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d07a:	e841 2300 	strex	r3, r2, [r1]
 800d07e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d082:	2b00      	cmp	r3, #0
 800d084:	d1e3      	bne.n	800d04e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2220      	movs	r2, #32
 800d08a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2200      	movs	r2, #0
 800d092:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	330c      	adds	r3, #12
 800d09a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	e853 3f00 	ldrex	r3, [r3]
 800d0a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	f023 0310 	bic.w	r3, r3, #16
 800d0aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	330c      	adds	r3, #12
 800d0b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d0b8:	61fa      	str	r2, [r7, #28]
 800d0ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0bc:	69b9      	ldr	r1, [r7, #24]
 800d0be:	69fa      	ldr	r2, [r7, #28]
 800d0c0:	e841 2300 	strex	r3, r2, [r1]
 800d0c4:	617b      	str	r3, [r7, #20]
   return(result);
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d1e3      	bne.n	800d094 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2202      	movs	r2, #2
 800d0d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d0d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	6878      	ldr	r0, [r7, #4]
 800d0da:	f000 f847 	bl	800d16c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d0de:	e023      	b.n	800d128 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d009      	beq.n	800d100 <HAL_UART_IRQHandler+0x524>
 800d0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d003      	beq.n	800d100 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f000 f910 	bl	800d31e <UART_Transmit_IT>
    return;
 800d0fe:	e014      	b.n	800d12a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d00e      	beq.n	800d12a <HAL_UART_IRQHandler+0x54e>
 800d10c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d114:	2b00      	cmp	r3, #0
 800d116:	d008      	beq.n	800d12a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800d118:	6878      	ldr	r0, [r7, #4]
 800d11a:	f000 f950 	bl	800d3be <UART_EndTransmit_IT>
    return;
 800d11e:	e004      	b.n	800d12a <HAL_UART_IRQHandler+0x54e>
    return;
 800d120:	bf00      	nop
 800d122:	e002      	b.n	800d12a <HAL_UART_IRQHandler+0x54e>
      return;
 800d124:	bf00      	nop
 800d126:	e000      	b.n	800d12a <HAL_UART_IRQHandler+0x54e>
      return;
 800d128:	bf00      	nop
  }
}
 800d12a:	37e8      	adds	r7, #232	@ 0xe8
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d130:	b480      	push	{r7}
 800d132:	b083      	sub	sp, #12
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d138:	bf00      	nop
 800d13a:	370c      	adds	r7, #12
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr

0800d144 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d144:	b480      	push	{r7}
 800d146:	b083      	sub	sp, #12
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d14c:	bf00      	nop
 800d14e:	370c      	adds	r7, #12
 800d150:	46bd      	mov	sp, r7
 800d152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d156:	4770      	bx	lr

0800d158 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d158:	b480      	push	{r7}
 800d15a:	b083      	sub	sp, #12
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d160:	bf00      	nop
 800d162:	370c      	adds	r7, #12
 800d164:	46bd      	mov	sp, r7
 800d166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16a:	4770      	bx	lr

0800d16c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d16c:	b480      	push	{r7}
 800d16e:	b083      	sub	sp, #12
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	460b      	mov	r3, r1
 800d176:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d178:	bf00      	nop
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr

0800d184 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b086      	sub	sp, #24
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	603b      	str	r3, [r7, #0]
 800d190:	4613      	mov	r3, r2
 800d192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d194:	e03b      	b.n	800d20e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d196:	6a3b      	ldr	r3, [r7, #32]
 800d198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d19c:	d037      	beq.n	800d20e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d19e:	f7f8 f911 	bl	80053c4 <HAL_GetTick>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	1ad3      	subs	r3, r2, r3
 800d1a8:	6a3a      	ldr	r2, [r7, #32]
 800d1aa:	429a      	cmp	r2, r3
 800d1ac:	d302      	bcc.n	800d1b4 <UART_WaitOnFlagUntilTimeout+0x30>
 800d1ae:	6a3b      	ldr	r3, [r7, #32]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d101      	bne.n	800d1b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d1b4:	2303      	movs	r3, #3
 800d1b6:	e03a      	b.n	800d22e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	68db      	ldr	r3, [r3, #12]
 800d1be:	f003 0304 	and.w	r3, r3, #4
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d023      	beq.n	800d20e <UART_WaitOnFlagUntilTimeout+0x8a>
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	2b80      	cmp	r3, #128	@ 0x80
 800d1ca:	d020      	beq.n	800d20e <UART_WaitOnFlagUntilTimeout+0x8a>
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	2b40      	cmp	r3, #64	@ 0x40
 800d1d0:	d01d      	beq.n	800d20e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f003 0308 	and.w	r3, r3, #8
 800d1dc:	2b08      	cmp	r3, #8
 800d1de:	d116      	bne.n	800d20e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	617b      	str	r3, [r7, #20]
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	617b      	str	r3, [r7, #20]
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	685b      	ldr	r3, [r3, #4]
 800d1f2:	617b      	str	r3, [r7, #20]
 800d1f4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d1f6:	68f8      	ldr	r0, [r7, #12]
 800d1f8:	f000 f81d 	bl	800d236 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	2208      	movs	r2, #8
 800d200:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	2200      	movs	r2, #0
 800d206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	e00f      	b.n	800d22e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	681a      	ldr	r2, [r3, #0]
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	4013      	ands	r3, r2
 800d218:	68ba      	ldr	r2, [r7, #8]
 800d21a:	429a      	cmp	r2, r3
 800d21c:	bf0c      	ite	eq
 800d21e:	2301      	moveq	r3, #1
 800d220:	2300      	movne	r3, #0
 800d222:	b2db      	uxtb	r3, r3
 800d224:	461a      	mov	r2, r3
 800d226:	79fb      	ldrb	r3, [r7, #7]
 800d228:	429a      	cmp	r2, r3
 800d22a:	d0b4      	beq.n	800d196 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d22c:	2300      	movs	r3, #0
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3718      	adds	r7, #24
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}

0800d236 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d236:	b480      	push	{r7}
 800d238:	b095      	sub	sp, #84	@ 0x54
 800d23a:	af00      	add	r7, sp, #0
 800d23c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	330c      	adds	r3, #12
 800d244:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d248:	e853 3f00 	ldrex	r3, [r3]
 800d24c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d24e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d250:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d254:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	330c      	adds	r3, #12
 800d25c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d25e:	643a      	str	r2, [r7, #64]	@ 0x40
 800d260:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d262:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d264:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d266:	e841 2300 	strex	r3, r2, [r1]
 800d26a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d1e5      	bne.n	800d23e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	3314      	adds	r3, #20
 800d278:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d27a:	6a3b      	ldr	r3, [r7, #32]
 800d27c:	e853 3f00 	ldrex	r3, [r3]
 800d280:	61fb      	str	r3, [r7, #28]
   return(result);
 800d282:	69fb      	ldr	r3, [r7, #28]
 800d284:	f023 0301 	bic.w	r3, r3, #1
 800d288:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	3314      	adds	r3, #20
 800d290:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d292:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d294:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d296:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d298:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d29a:	e841 2300 	strex	r3, r2, [r1]
 800d29e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d1e5      	bne.n	800d272 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2aa:	2b01      	cmp	r3, #1
 800d2ac:	d119      	bne.n	800d2e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	330c      	adds	r3, #12
 800d2b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	e853 3f00 	ldrex	r3, [r3]
 800d2bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	f023 0310 	bic.w	r3, r3, #16
 800d2c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	330c      	adds	r3, #12
 800d2cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d2ce:	61ba      	str	r2, [r7, #24]
 800d2d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d2:	6979      	ldr	r1, [r7, #20]
 800d2d4:	69ba      	ldr	r2, [r7, #24]
 800d2d6:	e841 2300 	strex	r3, r2, [r1]
 800d2da:	613b      	str	r3, [r7, #16]
   return(result);
 800d2dc:	693b      	ldr	r3, [r7, #16]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d1e5      	bne.n	800d2ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2220      	movs	r2, #32
 800d2e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d2f0:	bf00      	nop
 800d2f2:	3754      	adds	r7, #84	@ 0x54
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fa:	4770      	bx	lr

0800d2fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b084      	sub	sp, #16
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d308:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	2200      	movs	r2, #0
 800d30e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d310:	68f8      	ldr	r0, [r7, #12]
 800d312:	f7ff ff21 	bl	800d158 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d316:	bf00      	nop
 800d318:	3710      	adds	r7, #16
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bd80      	pop	{r7, pc}

0800d31e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d31e:	b480      	push	{r7}
 800d320:	b085      	sub	sp, #20
 800d322:	af00      	add	r7, sp, #0
 800d324:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	2b21      	cmp	r3, #33	@ 0x21
 800d330:	d13e      	bne.n	800d3b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d33a:	d114      	bne.n	800d366 <UART_Transmit_IT+0x48>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	691b      	ldr	r3, [r3, #16]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d110      	bne.n	800d366 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6a1b      	ldr	r3, [r3, #32]
 800d348:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	881b      	ldrh	r3, [r3, #0]
 800d34e:	461a      	mov	r2, r3
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d358:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	6a1b      	ldr	r3, [r3, #32]
 800d35e:	1c9a      	adds	r2, r3, #2
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	621a      	str	r2, [r3, #32]
 800d364:	e008      	b.n	800d378 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	6a1b      	ldr	r3, [r3, #32]
 800d36a:	1c59      	adds	r1, r3, #1
 800d36c:	687a      	ldr	r2, [r7, #4]
 800d36e:	6211      	str	r1, [r2, #32]
 800d370:	781a      	ldrb	r2, [r3, #0]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d37c:	b29b      	uxth	r3, r3
 800d37e:	3b01      	subs	r3, #1
 800d380:	b29b      	uxth	r3, r3
 800d382:	687a      	ldr	r2, [r7, #4]
 800d384:	4619      	mov	r1, r3
 800d386:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d10f      	bne.n	800d3ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	68da      	ldr	r2, [r3, #12]
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d39a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	68da      	ldr	r2, [r3, #12]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d3aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	e000      	b.n	800d3b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d3b0:	2302      	movs	r3, #2
  }
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	3714      	adds	r7, #20
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3bc:	4770      	bx	lr

0800d3be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d3be:	b580      	push	{r7, lr}
 800d3c0:	b082      	sub	sp, #8
 800d3c2:	af00      	add	r7, sp, #0
 800d3c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	68da      	ldr	r2, [r3, #12]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d3d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2220      	movs	r2, #32
 800d3da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f7ff fea6 	bl	800d130 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d3e4:	2300      	movs	r3, #0
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	3708      	adds	r7, #8
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}

0800d3ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d3ee:	b580      	push	{r7, lr}
 800d3f0:	b08c      	sub	sp, #48	@ 0x30
 800d3f2:	af00      	add	r7, sp, #0
 800d3f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d404:	b2db      	uxtb	r3, r3
 800d406:	2b22      	cmp	r3, #34	@ 0x22
 800d408:	f040 80aa 	bne.w	800d560 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	689b      	ldr	r3, [r3, #8]
 800d410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d414:	d115      	bne.n	800d442 <UART_Receive_IT+0x54>
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d111      	bne.n	800d442 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d422:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	b29b      	uxth	r3, r3
 800d42c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d430:	b29a      	uxth	r2, r3
 800d432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d434:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d43a:	1c9a      	adds	r2, r3, #2
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	629a      	str	r2, [r3, #40]	@ 0x28
 800d440:	e024      	b.n	800d48c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d446:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	689b      	ldr	r3, [r3, #8]
 800d44c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d450:	d007      	beq.n	800d462 <UART_Receive_IT+0x74>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	689b      	ldr	r3, [r3, #8]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d10a      	bne.n	800d470 <UART_Receive_IT+0x82>
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	691b      	ldr	r3, [r3, #16]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d106      	bne.n	800d470 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	685b      	ldr	r3, [r3, #4]
 800d468:	b2da      	uxtb	r2, r3
 800d46a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d46c:	701a      	strb	r2, [r3, #0]
 800d46e:	e008      	b.n	800d482 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	b2db      	uxtb	r3, r3
 800d478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d480:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d486:	1c5a      	adds	r2, r3, #1
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d490:	b29b      	uxth	r3, r3
 800d492:	3b01      	subs	r3, #1
 800d494:	b29b      	uxth	r3, r3
 800d496:	687a      	ldr	r2, [r7, #4]
 800d498:	4619      	mov	r1, r3
 800d49a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d15d      	bne.n	800d55c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	68da      	ldr	r2, [r3, #12]
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f022 0220 	bic.w	r2, r2, #32
 800d4ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	68da      	ldr	r2, [r3, #12]
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d4be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	695a      	ldr	r2, [r3, #20]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f022 0201 	bic.w	r2, r2, #1
 800d4ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2220      	movs	r2, #32
 800d4d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2200      	movs	r2, #0
 800d4dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4e2:	2b01      	cmp	r3, #1
 800d4e4:	d135      	bne.n	800d552 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	330c      	adds	r3, #12
 800d4f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	e853 3f00 	ldrex	r3, [r3]
 800d4fa:	613b      	str	r3, [r7, #16]
   return(result);
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	f023 0310 	bic.w	r3, r3, #16
 800d502:	627b      	str	r3, [r7, #36]	@ 0x24
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	330c      	adds	r3, #12
 800d50a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d50c:	623a      	str	r2, [r7, #32]
 800d50e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d510:	69f9      	ldr	r1, [r7, #28]
 800d512:	6a3a      	ldr	r2, [r7, #32]
 800d514:	e841 2300 	strex	r3, r2, [r1]
 800d518:	61bb      	str	r3, [r7, #24]
   return(result);
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d1e5      	bne.n	800d4ec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f003 0310 	and.w	r3, r3, #16
 800d52a:	2b10      	cmp	r3, #16
 800d52c:	d10a      	bne.n	800d544 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d52e:	2300      	movs	r3, #0
 800d530:	60fb      	str	r3, [r7, #12]
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	60fb      	str	r3, [r7, #12]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	60fb      	str	r3, [r7, #12]
 800d542:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d548:	4619      	mov	r1, r3
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f7ff fe0e 	bl	800d16c <HAL_UARTEx_RxEventCallback>
 800d550:	e002      	b.n	800d558 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f7ff fdf6 	bl	800d144 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d558:	2300      	movs	r3, #0
 800d55a:	e002      	b.n	800d562 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800d55c:	2300      	movs	r3, #0
 800d55e:	e000      	b.n	800d562 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800d560:	2302      	movs	r3, #2
  }
}
 800d562:	4618      	mov	r0, r3
 800d564:	3730      	adds	r7, #48	@ 0x30
 800d566:	46bd      	mov	sp, r7
 800d568:	bd80      	pop	{r7, pc}
	...

0800d56c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d56c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d570:	b0c0      	sub	sp, #256	@ 0x100
 800d572:	af00      	add	r7, sp, #0
 800d574:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	691b      	ldr	r3, [r3, #16]
 800d580:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d588:	68d9      	ldr	r1, [r3, #12]
 800d58a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d58e:	681a      	ldr	r2, [r3, #0]
 800d590:	ea40 0301 	orr.w	r3, r0, r1
 800d594:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d59a:	689a      	ldr	r2, [r3, #8]
 800d59c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5a0:	691b      	ldr	r3, [r3, #16]
 800d5a2:	431a      	orrs	r2, r3
 800d5a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5a8:	695b      	ldr	r3, [r3, #20]
 800d5aa:	431a      	orrs	r2, r3
 800d5ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5b0:	69db      	ldr	r3, [r3, #28]
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d5b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	68db      	ldr	r3, [r3, #12]
 800d5c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d5c4:	f021 010c 	bic.w	r1, r1, #12
 800d5c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d5d2:	430b      	orrs	r3, r1
 800d5d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d5d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	695b      	ldr	r3, [r3, #20]
 800d5de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d5e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5e6:	6999      	ldr	r1, [r3, #24]
 800d5e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5ec:	681a      	ldr	r2, [r3, #0]
 800d5ee:	ea40 0301 	orr.w	r3, r0, r1
 800d5f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d5f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5f8:	681a      	ldr	r2, [r3, #0]
 800d5fa:	4b8f      	ldr	r3, [pc, #572]	@ (800d838 <UART_SetConfig+0x2cc>)
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d005      	beq.n	800d60c <UART_SetConfig+0xa0>
 800d600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d604:	681a      	ldr	r2, [r3, #0]
 800d606:	4b8d      	ldr	r3, [pc, #564]	@ (800d83c <UART_SetConfig+0x2d0>)
 800d608:	429a      	cmp	r2, r3
 800d60a:	d104      	bne.n	800d616 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d60c:	f7fd fa76 	bl	800aafc <HAL_RCC_GetPCLK2Freq>
 800d610:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d614:	e003      	b.n	800d61e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d616:	f7fd fa5d 	bl	800aad4 <HAL_RCC_GetPCLK1Freq>
 800d61a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d61e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d622:	69db      	ldr	r3, [r3, #28]
 800d624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d628:	f040 810c 	bne.w	800d844 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d62c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d630:	2200      	movs	r2, #0
 800d632:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d636:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d63a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d63e:	4622      	mov	r2, r4
 800d640:	462b      	mov	r3, r5
 800d642:	1891      	adds	r1, r2, r2
 800d644:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d646:	415b      	adcs	r3, r3
 800d648:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d64a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d64e:	4621      	mov	r1, r4
 800d650:	eb12 0801 	adds.w	r8, r2, r1
 800d654:	4629      	mov	r1, r5
 800d656:	eb43 0901 	adc.w	r9, r3, r1
 800d65a:	f04f 0200 	mov.w	r2, #0
 800d65e:	f04f 0300 	mov.w	r3, #0
 800d662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d66a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d66e:	4690      	mov	r8, r2
 800d670:	4699      	mov	r9, r3
 800d672:	4623      	mov	r3, r4
 800d674:	eb18 0303 	adds.w	r3, r8, r3
 800d678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d67c:	462b      	mov	r3, r5
 800d67e:	eb49 0303 	adc.w	r3, r9, r3
 800d682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d68a:	685b      	ldr	r3, [r3, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d692:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d696:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d69a:	460b      	mov	r3, r1
 800d69c:	18db      	adds	r3, r3, r3
 800d69e:	653b      	str	r3, [r7, #80]	@ 0x50
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	eb42 0303 	adc.w	r3, r2, r3
 800d6a6:	657b      	str	r3, [r7, #84]	@ 0x54
 800d6a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d6ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d6b0:	f7f3 fa7a 	bl	8000ba8 <__aeabi_uldivmod>
 800d6b4:	4602      	mov	r2, r0
 800d6b6:	460b      	mov	r3, r1
 800d6b8:	4b61      	ldr	r3, [pc, #388]	@ (800d840 <UART_SetConfig+0x2d4>)
 800d6ba:	fba3 2302 	umull	r2, r3, r3, r2
 800d6be:	095b      	lsrs	r3, r3, #5
 800d6c0:	011c      	lsls	r4, r3, #4
 800d6c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d6cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d6d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d6d4:	4642      	mov	r2, r8
 800d6d6:	464b      	mov	r3, r9
 800d6d8:	1891      	adds	r1, r2, r2
 800d6da:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d6dc:	415b      	adcs	r3, r3
 800d6de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d6e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d6e4:	4641      	mov	r1, r8
 800d6e6:	eb12 0a01 	adds.w	sl, r2, r1
 800d6ea:	4649      	mov	r1, r9
 800d6ec:	eb43 0b01 	adc.w	fp, r3, r1
 800d6f0:	f04f 0200 	mov.w	r2, #0
 800d6f4:	f04f 0300 	mov.w	r3, #0
 800d6f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d6fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d704:	4692      	mov	sl, r2
 800d706:	469b      	mov	fp, r3
 800d708:	4643      	mov	r3, r8
 800d70a:	eb1a 0303 	adds.w	r3, sl, r3
 800d70e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d712:	464b      	mov	r3, r9
 800d714:	eb4b 0303 	adc.w	r3, fp, r3
 800d718:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d71c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d720:	685b      	ldr	r3, [r3, #4]
 800d722:	2200      	movs	r2, #0
 800d724:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d728:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d72c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d730:	460b      	mov	r3, r1
 800d732:	18db      	adds	r3, r3, r3
 800d734:	643b      	str	r3, [r7, #64]	@ 0x40
 800d736:	4613      	mov	r3, r2
 800d738:	eb42 0303 	adc.w	r3, r2, r3
 800d73c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d73e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d742:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d746:	f7f3 fa2f 	bl	8000ba8 <__aeabi_uldivmod>
 800d74a:	4602      	mov	r2, r0
 800d74c:	460b      	mov	r3, r1
 800d74e:	4611      	mov	r1, r2
 800d750:	4b3b      	ldr	r3, [pc, #236]	@ (800d840 <UART_SetConfig+0x2d4>)
 800d752:	fba3 2301 	umull	r2, r3, r3, r1
 800d756:	095b      	lsrs	r3, r3, #5
 800d758:	2264      	movs	r2, #100	@ 0x64
 800d75a:	fb02 f303 	mul.w	r3, r2, r3
 800d75e:	1acb      	subs	r3, r1, r3
 800d760:	00db      	lsls	r3, r3, #3
 800d762:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d766:	4b36      	ldr	r3, [pc, #216]	@ (800d840 <UART_SetConfig+0x2d4>)
 800d768:	fba3 2302 	umull	r2, r3, r3, r2
 800d76c:	095b      	lsrs	r3, r3, #5
 800d76e:	005b      	lsls	r3, r3, #1
 800d770:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d774:	441c      	add	r4, r3
 800d776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d77a:	2200      	movs	r2, #0
 800d77c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d780:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d784:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d788:	4642      	mov	r2, r8
 800d78a:	464b      	mov	r3, r9
 800d78c:	1891      	adds	r1, r2, r2
 800d78e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d790:	415b      	adcs	r3, r3
 800d792:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d794:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d798:	4641      	mov	r1, r8
 800d79a:	1851      	adds	r1, r2, r1
 800d79c:	6339      	str	r1, [r7, #48]	@ 0x30
 800d79e:	4649      	mov	r1, r9
 800d7a0:	414b      	adcs	r3, r1
 800d7a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7a4:	f04f 0200 	mov.w	r2, #0
 800d7a8:	f04f 0300 	mov.w	r3, #0
 800d7ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d7b0:	4659      	mov	r1, fp
 800d7b2:	00cb      	lsls	r3, r1, #3
 800d7b4:	4651      	mov	r1, sl
 800d7b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d7ba:	4651      	mov	r1, sl
 800d7bc:	00ca      	lsls	r2, r1, #3
 800d7be:	4610      	mov	r0, r2
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	4642      	mov	r2, r8
 800d7c6:	189b      	adds	r3, r3, r2
 800d7c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d7cc:	464b      	mov	r3, r9
 800d7ce:	460a      	mov	r2, r1
 800d7d0:	eb42 0303 	adc.w	r3, r2, r3
 800d7d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d7d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7dc:	685b      	ldr	r3, [r3, #4]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d7e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d7ec:	460b      	mov	r3, r1
 800d7ee:	18db      	adds	r3, r3, r3
 800d7f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d7f2:	4613      	mov	r3, r2
 800d7f4:	eb42 0303 	adc.w	r3, r2, r3
 800d7f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d7fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d7fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d802:	f7f3 f9d1 	bl	8000ba8 <__aeabi_uldivmod>
 800d806:	4602      	mov	r2, r0
 800d808:	460b      	mov	r3, r1
 800d80a:	4b0d      	ldr	r3, [pc, #52]	@ (800d840 <UART_SetConfig+0x2d4>)
 800d80c:	fba3 1302 	umull	r1, r3, r3, r2
 800d810:	095b      	lsrs	r3, r3, #5
 800d812:	2164      	movs	r1, #100	@ 0x64
 800d814:	fb01 f303 	mul.w	r3, r1, r3
 800d818:	1ad3      	subs	r3, r2, r3
 800d81a:	00db      	lsls	r3, r3, #3
 800d81c:	3332      	adds	r3, #50	@ 0x32
 800d81e:	4a08      	ldr	r2, [pc, #32]	@ (800d840 <UART_SetConfig+0x2d4>)
 800d820:	fba2 2303 	umull	r2, r3, r2, r3
 800d824:	095b      	lsrs	r3, r3, #5
 800d826:	f003 0207 	and.w	r2, r3, #7
 800d82a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4422      	add	r2, r4
 800d832:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d834:	e106      	b.n	800da44 <UART_SetConfig+0x4d8>
 800d836:	bf00      	nop
 800d838:	40011000 	.word	0x40011000
 800d83c:	40011400 	.word	0x40011400
 800d840:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d848:	2200      	movs	r2, #0
 800d84a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d84e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d852:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d856:	4642      	mov	r2, r8
 800d858:	464b      	mov	r3, r9
 800d85a:	1891      	adds	r1, r2, r2
 800d85c:	6239      	str	r1, [r7, #32]
 800d85e:	415b      	adcs	r3, r3
 800d860:	627b      	str	r3, [r7, #36]	@ 0x24
 800d862:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d866:	4641      	mov	r1, r8
 800d868:	1854      	adds	r4, r2, r1
 800d86a:	4649      	mov	r1, r9
 800d86c:	eb43 0501 	adc.w	r5, r3, r1
 800d870:	f04f 0200 	mov.w	r2, #0
 800d874:	f04f 0300 	mov.w	r3, #0
 800d878:	00eb      	lsls	r3, r5, #3
 800d87a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d87e:	00e2      	lsls	r2, r4, #3
 800d880:	4614      	mov	r4, r2
 800d882:	461d      	mov	r5, r3
 800d884:	4643      	mov	r3, r8
 800d886:	18e3      	adds	r3, r4, r3
 800d888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d88c:	464b      	mov	r3, r9
 800d88e:	eb45 0303 	adc.w	r3, r5, r3
 800d892:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d89a:	685b      	ldr	r3, [r3, #4]
 800d89c:	2200      	movs	r2, #0
 800d89e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d8a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d8a6:	f04f 0200 	mov.w	r2, #0
 800d8aa:	f04f 0300 	mov.w	r3, #0
 800d8ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d8b2:	4629      	mov	r1, r5
 800d8b4:	008b      	lsls	r3, r1, #2
 800d8b6:	4621      	mov	r1, r4
 800d8b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d8bc:	4621      	mov	r1, r4
 800d8be:	008a      	lsls	r2, r1, #2
 800d8c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d8c4:	f7f3 f970 	bl	8000ba8 <__aeabi_uldivmod>
 800d8c8:	4602      	mov	r2, r0
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	4b60      	ldr	r3, [pc, #384]	@ (800da50 <UART_SetConfig+0x4e4>)
 800d8ce:	fba3 2302 	umull	r2, r3, r3, r2
 800d8d2:	095b      	lsrs	r3, r3, #5
 800d8d4:	011c      	lsls	r4, r3, #4
 800d8d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d8da:	2200      	movs	r2, #0
 800d8dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d8e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d8e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d8e8:	4642      	mov	r2, r8
 800d8ea:	464b      	mov	r3, r9
 800d8ec:	1891      	adds	r1, r2, r2
 800d8ee:	61b9      	str	r1, [r7, #24]
 800d8f0:	415b      	adcs	r3, r3
 800d8f2:	61fb      	str	r3, [r7, #28]
 800d8f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d8f8:	4641      	mov	r1, r8
 800d8fa:	1851      	adds	r1, r2, r1
 800d8fc:	6139      	str	r1, [r7, #16]
 800d8fe:	4649      	mov	r1, r9
 800d900:	414b      	adcs	r3, r1
 800d902:	617b      	str	r3, [r7, #20]
 800d904:	f04f 0200 	mov.w	r2, #0
 800d908:	f04f 0300 	mov.w	r3, #0
 800d90c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d910:	4659      	mov	r1, fp
 800d912:	00cb      	lsls	r3, r1, #3
 800d914:	4651      	mov	r1, sl
 800d916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d91a:	4651      	mov	r1, sl
 800d91c:	00ca      	lsls	r2, r1, #3
 800d91e:	4610      	mov	r0, r2
 800d920:	4619      	mov	r1, r3
 800d922:	4603      	mov	r3, r0
 800d924:	4642      	mov	r2, r8
 800d926:	189b      	adds	r3, r3, r2
 800d928:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d92c:	464b      	mov	r3, r9
 800d92e:	460a      	mov	r2, r1
 800d930:	eb42 0303 	adc.w	r3, r2, r3
 800d934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d93c:	685b      	ldr	r3, [r3, #4]
 800d93e:	2200      	movs	r2, #0
 800d940:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d942:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d944:	f04f 0200 	mov.w	r2, #0
 800d948:	f04f 0300 	mov.w	r3, #0
 800d94c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800d950:	4649      	mov	r1, r9
 800d952:	008b      	lsls	r3, r1, #2
 800d954:	4641      	mov	r1, r8
 800d956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d95a:	4641      	mov	r1, r8
 800d95c:	008a      	lsls	r2, r1, #2
 800d95e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800d962:	f7f3 f921 	bl	8000ba8 <__aeabi_uldivmod>
 800d966:	4602      	mov	r2, r0
 800d968:	460b      	mov	r3, r1
 800d96a:	4611      	mov	r1, r2
 800d96c:	4b38      	ldr	r3, [pc, #224]	@ (800da50 <UART_SetConfig+0x4e4>)
 800d96e:	fba3 2301 	umull	r2, r3, r3, r1
 800d972:	095b      	lsrs	r3, r3, #5
 800d974:	2264      	movs	r2, #100	@ 0x64
 800d976:	fb02 f303 	mul.w	r3, r2, r3
 800d97a:	1acb      	subs	r3, r1, r3
 800d97c:	011b      	lsls	r3, r3, #4
 800d97e:	3332      	adds	r3, #50	@ 0x32
 800d980:	4a33      	ldr	r2, [pc, #204]	@ (800da50 <UART_SetConfig+0x4e4>)
 800d982:	fba2 2303 	umull	r2, r3, r2, r3
 800d986:	095b      	lsrs	r3, r3, #5
 800d988:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d98c:	441c      	add	r4, r3
 800d98e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d992:	2200      	movs	r2, #0
 800d994:	673b      	str	r3, [r7, #112]	@ 0x70
 800d996:	677a      	str	r2, [r7, #116]	@ 0x74
 800d998:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800d99c:	4642      	mov	r2, r8
 800d99e:	464b      	mov	r3, r9
 800d9a0:	1891      	adds	r1, r2, r2
 800d9a2:	60b9      	str	r1, [r7, #8]
 800d9a4:	415b      	adcs	r3, r3
 800d9a6:	60fb      	str	r3, [r7, #12]
 800d9a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d9ac:	4641      	mov	r1, r8
 800d9ae:	1851      	adds	r1, r2, r1
 800d9b0:	6039      	str	r1, [r7, #0]
 800d9b2:	4649      	mov	r1, r9
 800d9b4:	414b      	adcs	r3, r1
 800d9b6:	607b      	str	r3, [r7, #4]
 800d9b8:	f04f 0200 	mov.w	r2, #0
 800d9bc:	f04f 0300 	mov.w	r3, #0
 800d9c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d9c4:	4659      	mov	r1, fp
 800d9c6:	00cb      	lsls	r3, r1, #3
 800d9c8:	4651      	mov	r1, sl
 800d9ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d9ce:	4651      	mov	r1, sl
 800d9d0:	00ca      	lsls	r2, r1, #3
 800d9d2:	4610      	mov	r0, r2
 800d9d4:	4619      	mov	r1, r3
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	4642      	mov	r2, r8
 800d9da:	189b      	adds	r3, r3, r2
 800d9dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d9de:	464b      	mov	r3, r9
 800d9e0:	460a      	mov	r2, r1
 800d9e2:	eb42 0303 	adc.w	r3, r2, r3
 800d9e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d9e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d9ec:	685b      	ldr	r3, [r3, #4]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	663b      	str	r3, [r7, #96]	@ 0x60
 800d9f2:	667a      	str	r2, [r7, #100]	@ 0x64
 800d9f4:	f04f 0200 	mov.w	r2, #0
 800d9f8:	f04f 0300 	mov.w	r3, #0
 800d9fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800da00:	4649      	mov	r1, r9
 800da02:	008b      	lsls	r3, r1, #2
 800da04:	4641      	mov	r1, r8
 800da06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800da0a:	4641      	mov	r1, r8
 800da0c:	008a      	lsls	r2, r1, #2
 800da0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800da12:	f7f3 f8c9 	bl	8000ba8 <__aeabi_uldivmod>
 800da16:	4602      	mov	r2, r0
 800da18:	460b      	mov	r3, r1
 800da1a:	4b0d      	ldr	r3, [pc, #52]	@ (800da50 <UART_SetConfig+0x4e4>)
 800da1c:	fba3 1302 	umull	r1, r3, r3, r2
 800da20:	095b      	lsrs	r3, r3, #5
 800da22:	2164      	movs	r1, #100	@ 0x64
 800da24:	fb01 f303 	mul.w	r3, r1, r3
 800da28:	1ad3      	subs	r3, r2, r3
 800da2a:	011b      	lsls	r3, r3, #4
 800da2c:	3332      	adds	r3, #50	@ 0x32
 800da2e:	4a08      	ldr	r2, [pc, #32]	@ (800da50 <UART_SetConfig+0x4e4>)
 800da30:	fba2 2303 	umull	r2, r3, r2, r3
 800da34:	095b      	lsrs	r3, r3, #5
 800da36:	f003 020f 	and.w	r2, r3, #15
 800da3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4422      	add	r2, r4
 800da42:	609a      	str	r2, [r3, #8]
}
 800da44:	bf00      	nop
 800da46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800da4a:	46bd      	mov	sp, r7
 800da4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800da50:	51eb851f 	.word	0x51eb851f

0800da54 <__cvt>:
 800da54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da58:	ec57 6b10 	vmov	r6, r7, d0
 800da5c:	2f00      	cmp	r7, #0
 800da5e:	460c      	mov	r4, r1
 800da60:	4619      	mov	r1, r3
 800da62:	463b      	mov	r3, r7
 800da64:	bfbb      	ittet	lt
 800da66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800da6a:	461f      	movlt	r7, r3
 800da6c:	2300      	movge	r3, #0
 800da6e:	232d      	movlt	r3, #45	@ 0x2d
 800da70:	700b      	strb	r3, [r1, #0]
 800da72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800da78:	4691      	mov	r9, r2
 800da7a:	f023 0820 	bic.w	r8, r3, #32
 800da7e:	bfbc      	itt	lt
 800da80:	4632      	movlt	r2, r6
 800da82:	4616      	movlt	r6, r2
 800da84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800da88:	d005      	beq.n	800da96 <__cvt+0x42>
 800da8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800da8e:	d100      	bne.n	800da92 <__cvt+0x3e>
 800da90:	3401      	adds	r4, #1
 800da92:	2102      	movs	r1, #2
 800da94:	e000      	b.n	800da98 <__cvt+0x44>
 800da96:	2103      	movs	r1, #3
 800da98:	ab03      	add	r3, sp, #12
 800da9a:	9301      	str	r3, [sp, #4]
 800da9c:	ab02      	add	r3, sp, #8
 800da9e:	9300      	str	r3, [sp, #0]
 800daa0:	ec47 6b10 	vmov	d0, r6, r7
 800daa4:	4653      	mov	r3, sl
 800daa6:	4622      	mov	r2, r4
 800daa8:	f000 ffa2 	bl	800e9f0 <_dtoa_r>
 800daac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dab0:	4605      	mov	r5, r0
 800dab2:	d119      	bne.n	800dae8 <__cvt+0x94>
 800dab4:	f019 0f01 	tst.w	r9, #1
 800dab8:	d00e      	beq.n	800dad8 <__cvt+0x84>
 800daba:	eb00 0904 	add.w	r9, r0, r4
 800dabe:	2200      	movs	r2, #0
 800dac0:	2300      	movs	r3, #0
 800dac2:	4630      	mov	r0, r6
 800dac4:	4639      	mov	r1, r7
 800dac6:	f7f2 ffff 	bl	8000ac8 <__aeabi_dcmpeq>
 800daca:	b108      	cbz	r0, 800dad0 <__cvt+0x7c>
 800dacc:	f8cd 900c 	str.w	r9, [sp, #12]
 800dad0:	2230      	movs	r2, #48	@ 0x30
 800dad2:	9b03      	ldr	r3, [sp, #12]
 800dad4:	454b      	cmp	r3, r9
 800dad6:	d31e      	bcc.n	800db16 <__cvt+0xc2>
 800dad8:	9b03      	ldr	r3, [sp, #12]
 800dada:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dadc:	1b5b      	subs	r3, r3, r5
 800dade:	4628      	mov	r0, r5
 800dae0:	6013      	str	r3, [r2, #0]
 800dae2:	b004      	add	sp, #16
 800dae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dae8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800daec:	eb00 0904 	add.w	r9, r0, r4
 800daf0:	d1e5      	bne.n	800dabe <__cvt+0x6a>
 800daf2:	7803      	ldrb	r3, [r0, #0]
 800daf4:	2b30      	cmp	r3, #48	@ 0x30
 800daf6:	d10a      	bne.n	800db0e <__cvt+0xba>
 800daf8:	2200      	movs	r2, #0
 800dafa:	2300      	movs	r3, #0
 800dafc:	4630      	mov	r0, r6
 800dafe:	4639      	mov	r1, r7
 800db00:	f7f2 ffe2 	bl	8000ac8 <__aeabi_dcmpeq>
 800db04:	b918      	cbnz	r0, 800db0e <__cvt+0xba>
 800db06:	f1c4 0401 	rsb	r4, r4, #1
 800db0a:	f8ca 4000 	str.w	r4, [sl]
 800db0e:	f8da 3000 	ldr.w	r3, [sl]
 800db12:	4499      	add	r9, r3
 800db14:	e7d3      	b.n	800dabe <__cvt+0x6a>
 800db16:	1c59      	adds	r1, r3, #1
 800db18:	9103      	str	r1, [sp, #12]
 800db1a:	701a      	strb	r2, [r3, #0]
 800db1c:	e7d9      	b.n	800dad2 <__cvt+0x7e>

0800db1e <__exponent>:
 800db1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db20:	2900      	cmp	r1, #0
 800db22:	bfba      	itte	lt
 800db24:	4249      	neglt	r1, r1
 800db26:	232d      	movlt	r3, #45	@ 0x2d
 800db28:	232b      	movge	r3, #43	@ 0x2b
 800db2a:	2909      	cmp	r1, #9
 800db2c:	7002      	strb	r2, [r0, #0]
 800db2e:	7043      	strb	r3, [r0, #1]
 800db30:	dd29      	ble.n	800db86 <__exponent+0x68>
 800db32:	f10d 0307 	add.w	r3, sp, #7
 800db36:	461d      	mov	r5, r3
 800db38:	270a      	movs	r7, #10
 800db3a:	461a      	mov	r2, r3
 800db3c:	fbb1 f6f7 	udiv	r6, r1, r7
 800db40:	fb07 1416 	mls	r4, r7, r6, r1
 800db44:	3430      	adds	r4, #48	@ 0x30
 800db46:	f802 4c01 	strb.w	r4, [r2, #-1]
 800db4a:	460c      	mov	r4, r1
 800db4c:	2c63      	cmp	r4, #99	@ 0x63
 800db4e:	f103 33ff 	add.w	r3, r3, #4294967295
 800db52:	4631      	mov	r1, r6
 800db54:	dcf1      	bgt.n	800db3a <__exponent+0x1c>
 800db56:	3130      	adds	r1, #48	@ 0x30
 800db58:	1e94      	subs	r4, r2, #2
 800db5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800db5e:	1c41      	adds	r1, r0, #1
 800db60:	4623      	mov	r3, r4
 800db62:	42ab      	cmp	r3, r5
 800db64:	d30a      	bcc.n	800db7c <__exponent+0x5e>
 800db66:	f10d 0309 	add.w	r3, sp, #9
 800db6a:	1a9b      	subs	r3, r3, r2
 800db6c:	42ac      	cmp	r4, r5
 800db6e:	bf88      	it	hi
 800db70:	2300      	movhi	r3, #0
 800db72:	3302      	adds	r3, #2
 800db74:	4403      	add	r3, r0
 800db76:	1a18      	subs	r0, r3, r0
 800db78:	b003      	add	sp, #12
 800db7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800db80:	f801 6f01 	strb.w	r6, [r1, #1]!
 800db84:	e7ed      	b.n	800db62 <__exponent+0x44>
 800db86:	2330      	movs	r3, #48	@ 0x30
 800db88:	3130      	adds	r1, #48	@ 0x30
 800db8a:	7083      	strb	r3, [r0, #2]
 800db8c:	70c1      	strb	r1, [r0, #3]
 800db8e:	1d03      	adds	r3, r0, #4
 800db90:	e7f1      	b.n	800db76 <__exponent+0x58>
	...

0800db94 <_printf_float>:
 800db94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db98:	b08d      	sub	sp, #52	@ 0x34
 800db9a:	460c      	mov	r4, r1
 800db9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dba0:	4616      	mov	r6, r2
 800dba2:	461f      	mov	r7, r3
 800dba4:	4605      	mov	r5, r0
 800dba6:	f000 fe13 	bl	800e7d0 <_localeconv_r>
 800dbaa:	6803      	ldr	r3, [r0, #0]
 800dbac:	9304      	str	r3, [sp, #16]
 800dbae:	4618      	mov	r0, r3
 800dbb0:	f7f2 fb5e 	bl	8000270 <strlen>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbb8:	f8d8 3000 	ldr.w	r3, [r8]
 800dbbc:	9005      	str	r0, [sp, #20]
 800dbbe:	3307      	adds	r3, #7
 800dbc0:	f023 0307 	bic.w	r3, r3, #7
 800dbc4:	f103 0208 	add.w	r2, r3, #8
 800dbc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dbcc:	f8d4 b000 	ldr.w	fp, [r4]
 800dbd0:	f8c8 2000 	str.w	r2, [r8]
 800dbd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dbd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dbdc:	9307      	str	r3, [sp, #28]
 800dbde:	f8cd 8018 	str.w	r8, [sp, #24]
 800dbe2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dbe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbea:	4b9c      	ldr	r3, [pc, #624]	@ (800de5c <_printf_float+0x2c8>)
 800dbec:	f04f 32ff 	mov.w	r2, #4294967295
 800dbf0:	f7f2 ff9c 	bl	8000b2c <__aeabi_dcmpun>
 800dbf4:	bb70      	cbnz	r0, 800dc54 <_printf_float+0xc0>
 800dbf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbfa:	4b98      	ldr	r3, [pc, #608]	@ (800de5c <_printf_float+0x2c8>)
 800dbfc:	f04f 32ff 	mov.w	r2, #4294967295
 800dc00:	f7f2 ff76 	bl	8000af0 <__aeabi_dcmple>
 800dc04:	bb30      	cbnz	r0, 800dc54 <_printf_float+0xc0>
 800dc06:	2200      	movs	r2, #0
 800dc08:	2300      	movs	r3, #0
 800dc0a:	4640      	mov	r0, r8
 800dc0c:	4649      	mov	r1, r9
 800dc0e:	f7f2 ff65 	bl	8000adc <__aeabi_dcmplt>
 800dc12:	b110      	cbz	r0, 800dc1a <_printf_float+0x86>
 800dc14:	232d      	movs	r3, #45	@ 0x2d
 800dc16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc1a:	4a91      	ldr	r2, [pc, #580]	@ (800de60 <_printf_float+0x2cc>)
 800dc1c:	4b91      	ldr	r3, [pc, #580]	@ (800de64 <_printf_float+0x2d0>)
 800dc1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dc22:	bf8c      	ite	hi
 800dc24:	4690      	movhi	r8, r2
 800dc26:	4698      	movls	r8, r3
 800dc28:	2303      	movs	r3, #3
 800dc2a:	6123      	str	r3, [r4, #16]
 800dc2c:	f02b 0304 	bic.w	r3, fp, #4
 800dc30:	6023      	str	r3, [r4, #0]
 800dc32:	f04f 0900 	mov.w	r9, #0
 800dc36:	9700      	str	r7, [sp, #0]
 800dc38:	4633      	mov	r3, r6
 800dc3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dc3c:	4621      	mov	r1, r4
 800dc3e:	4628      	mov	r0, r5
 800dc40:	f000 f9d2 	bl	800dfe8 <_printf_common>
 800dc44:	3001      	adds	r0, #1
 800dc46:	f040 808d 	bne.w	800dd64 <_printf_float+0x1d0>
 800dc4a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc4e:	b00d      	add	sp, #52	@ 0x34
 800dc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc54:	4642      	mov	r2, r8
 800dc56:	464b      	mov	r3, r9
 800dc58:	4640      	mov	r0, r8
 800dc5a:	4649      	mov	r1, r9
 800dc5c:	f7f2 ff66 	bl	8000b2c <__aeabi_dcmpun>
 800dc60:	b140      	cbz	r0, 800dc74 <_printf_float+0xe0>
 800dc62:	464b      	mov	r3, r9
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	bfbc      	itt	lt
 800dc68:	232d      	movlt	r3, #45	@ 0x2d
 800dc6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dc6e:	4a7e      	ldr	r2, [pc, #504]	@ (800de68 <_printf_float+0x2d4>)
 800dc70:	4b7e      	ldr	r3, [pc, #504]	@ (800de6c <_printf_float+0x2d8>)
 800dc72:	e7d4      	b.n	800dc1e <_printf_float+0x8a>
 800dc74:	6863      	ldr	r3, [r4, #4]
 800dc76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dc7a:	9206      	str	r2, [sp, #24]
 800dc7c:	1c5a      	adds	r2, r3, #1
 800dc7e:	d13b      	bne.n	800dcf8 <_printf_float+0x164>
 800dc80:	2306      	movs	r3, #6
 800dc82:	6063      	str	r3, [r4, #4]
 800dc84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dc88:	2300      	movs	r3, #0
 800dc8a:	6022      	str	r2, [r4, #0]
 800dc8c:	9303      	str	r3, [sp, #12]
 800dc8e:	ab0a      	add	r3, sp, #40	@ 0x28
 800dc90:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dc94:	ab09      	add	r3, sp, #36	@ 0x24
 800dc96:	9300      	str	r3, [sp, #0]
 800dc98:	6861      	ldr	r1, [r4, #4]
 800dc9a:	ec49 8b10 	vmov	d0, r8, r9
 800dc9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dca2:	4628      	mov	r0, r5
 800dca4:	f7ff fed6 	bl	800da54 <__cvt>
 800dca8:	9b06      	ldr	r3, [sp, #24]
 800dcaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dcac:	2b47      	cmp	r3, #71	@ 0x47
 800dcae:	4680      	mov	r8, r0
 800dcb0:	d129      	bne.n	800dd06 <_printf_float+0x172>
 800dcb2:	1cc8      	adds	r0, r1, #3
 800dcb4:	db02      	blt.n	800dcbc <_printf_float+0x128>
 800dcb6:	6863      	ldr	r3, [r4, #4]
 800dcb8:	4299      	cmp	r1, r3
 800dcba:	dd41      	ble.n	800dd40 <_printf_float+0x1ac>
 800dcbc:	f1aa 0a02 	sub.w	sl, sl, #2
 800dcc0:	fa5f fa8a 	uxtb.w	sl, sl
 800dcc4:	3901      	subs	r1, #1
 800dcc6:	4652      	mov	r2, sl
 800dcc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dccc:	9109      	str	r1, [sp, #36]	@ 0x24
 800dcce:	f7ff ff26 	bl	800db1e <__exponent>
 800dcd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dcd4:	1813      	adds	r3, r2, r0
 800dcd6:	2a01      	cmp	r2, #1
 800dcd8:	4681      	mov	r9, r0
 800dcda:	6123      	str	r3, [r4, #16]
 800dcdc:	dc02      	bgt.n	800dce4 <_printf_float+0x150>
 800dcde:	6822      	ldr	r2, [r4, #0]
 800dce0:	07d2      	lsls	r2, r2, #31
 800dce2:	d501      	bpl.n	800dce8 <_printf_float+0x154>
 800dce4:	3301      	adds	r3, #1
 800dce6:	6123      	str	r3, [r4, #16]
 800dce8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d0a2      	beq.n	800dc36 <_printf_float+0xa2>
 800dcf0:	232d      	movs	r3, #45	@ 0x2d
 800dcf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dcf6:	e79e      	b.n	800dc36 <_printf_float+0xa2>
 800dcf8:	9a06      	ldr	r2, [sp, #24]
 800dcfa:	2a47      	cmp	r2, #71	@ 0x47
 800dcfc:	d1c2      	bne.n	800dc84 <_printf_float+0xf0>
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d1c0      	bne.n	800dc84 <_printf_float+0xf0>
 800dd02:	2301      	movs	r3, #1
 800dd04:	e7bd      	b.n	800dc82 <_printf_float+0xee>
 800dd06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dd0a:	d9db      	bls.n	800dcc4 <_printf_float+0x130>
 800dd0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dd10:	d118      	bne.n	800dd44 <_printf_float+0x1b0>
 800dd12:	2900      	cmp	r1, #0
 800dd14:	6863      	ldr	r3, [r4, #4]
 800dd16:	dd0b      	ble.n	800dd30 <_printf_float+0x19c>
 800dd18:	6121      	str	r1, [r4, #16]
 800dd1a:	b913      	cbnz	r3, 800dd22 <_printf_float+0x18e>
 800dd1c:	6822      	ldr	r2, [r4, #0]
 800dd1e:	07d0      	lsls	r0, r2, #31
 800dd20:	d502      	bpl.n	800dd28 <_printf_float+0x194>
 800dd22:	3301      	adds	r3, #1
 800dd24:	440b      	add	r3, r1
 800dd26:	6123      	str	r3, [r4, #16]
 800dd28:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dd2a:	f04f 0900 	mov.w	r9, #0
 800dd2e:	e7db      	b.n	800dce8 <_printf_float+0x154>
 800dd30:	b913      	cbnz	r3, 800dd38 <_printf_float+0x1a4>
 800dd32:	6822      	ldr	r2, [r4, #0]
 800dd34:	07d2      	lsls	r2, r2, #31
 800dd36:	d501      	bpl.n	800dd3c <_printf_float+0x1a8>
 800dd38:	3302      	adds	r3, #2
 800dd3a:	e7f4      	b.n	800dd26 <_printf_float+0x192>
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	e7f2      	b.n	800dd26 <_printf_float+0x192>
 800dd40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dd44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd46:	4299      	cmp	r1, r3
 800dd48:	db05      	blt.n	800dd56 <_printf_float+0x1c2>
 800dd4a:	6823      	ldr	r3, [r4, #0]
 800dd4c:	6121      	str	r1, [r4, #16]
 800dd4e:	07d8      	lsls	r0, r3, #31
 800dd50:	d5ea      	bpl.n	800dd28 <_printf_float+0x194>
 800dd52:	1c4b      	adds	r3, r1, #1
 800dd54:	e7e7      	b.n	800dd26 <_printf_float+0x192>
 800dd56:	2900      	cmp	r1, #0
 800dd58:	bfd4      	ite	le
 800dd5a:	f1c1 0202 	rsble	r2, r1, #2
 800dd5e:	2201      	movgt	r2, #1
 800dd60:	4413      	add	r3, r2
 800dd62:	e7e0      	b.n	800dd26 <_printf_float+0x192>
 800dd64:	6823      	ldr	r3, [r4, #0]
 800dd66:	055a      	lsls	r2, r3, #21
 800dd68:	d407      	bmi.n	800dd7a <_printf_float+0x1e6>
 800dd6a:	6923      	ldr	r3, [r4, #16]
 800dd6c:	4642      	mov	r2, r8
 800dd6e:	4631      	mov	r1, r6
 800dd70:	4628      	mov	r0, r5
 800dd72:	47b8      	blx	r7
 800dd74:	3001      	adds	r0, #1
 800dd76:	d12b      	bne.n	800ddd0 <_printf_float+0x23c>
 800dd78:	e767      	b.n	800dc4a <_printf_float+0xb6>
 800dd7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dd7e:	f240 80dd 	bls.w	800df3c <_printf_float+0x3a8>
 800dd82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dd86:	2200      	movs	r2, #0
 800dd88:	2300      	movs	r3, #0
 800dd8a:	f7f2 fe9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	d033      	beq.n	800ddfa <_printf_float+0x266>
 800dd92:	4a37      	ldr	r2, [pc, #220]	@ (800de70 <_printf_float+0x2dc>)
 800dd94:	2301      	movs	r3, #1
 800dd96:	4631      	mov	r1, r6
 800dd98:	4628      	mov	r0, r5
 800dd9a:	47b8      	blx	r7
 800dd9c:	3001      	adds	r0, #1
 800dd9e:	f43f af54 	beq.w	800dc4a <_printf_float+0xb6>
 800dda2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dda6:	4543      	cmp	r3, r8
 800dda8:	db02      	blt.n	800ddb0 <_printf_float+0x21c>
 800ddaa:	6823      	ldr	r3, [r4, #0]
 800ddac:	07d8      	lsls	r0, r3, #31
 800ddae:	d50f      	bpl.n	800ddd0 <_printf_float+0x23c>
 800ddb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddb4:	4631      	mov	r1, r6
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	47b8      	blx	r7
 800ddba:	3001      	adds	r0, #1
 800ddbc:	f43f af45 	beq.w	800dc4a <_printf_float+0xb6>
 800ddc0:	f04f 0900 	mov.w	r9, #0
 800ddc4:	f108 38ff 	add.w	r8, r8, #4294967295
 800ddc8:	f104 0a1a 	add.w	sl, r4, #26
 800ddcc:	45c8      	cmp	r8, r9
 800ddce:	dc09      	bgt.n	800dde4 <_printf_float+0x250>
 800ddd0:	6823      	ldr	r3, [r4, #0]
 800ddd2:	079b      	lsls	r3, r3, #30
 800ddd4:	f100 8103 	bmi.w	800dfde <_printf_float+0x44a>
 800ddd8:	68e0      	ldr	r0, [r4, #12]
 800ddda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dddc:	4298      	cmp	r0, r3
 800ddde:	bfb8      	it	lt
 800dde0:	4618      	movlt	r0, r3
 800dde2:	e734      	b.n	800dc4e <_printf_float+0xba>
 800dde4:	2301      	movs	r3, #1
 800dde6:	4652      	mov	r2, sl
 800dde8:	4631      	mov	r1, r6
 800ddea:	4628      	mov	r0, r5
 800ddec:	47b8      	blx	r7
 800ddee:	3001      	adds	r0, #1
 800ddf0:	f43f af2b 	beq.w	800dc4a <_printf_float+0xb6>
 800ddf4:	f109 0901 	add.w	r9, r9, #1
 800ddf8:	e7e8      	b.n	800ddcc <_printf_float+0x238>
 800ddfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	dc39      	bgt.n	800de74 <_printf_float+0x2e0>
 800de00:	4a1b      	ldr	r2, [pc, #108]	@ (800de70 <_printf_float+0x2dc>)
 800de02:	2301      	movs	r3, #1
 800de04:	4631      	mov	r1, r6
 800de06:	4628      	mov	r0, r5
 800de08:	47b8      	blx	r7
 800de0a:	3001      	adds	r0, #1
 800de0c:	f43f af1d 	beq.w	800dc4a <_printf_float+0xb6>
 800de10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800de14:	ea59 0303 	orrs.w	r3, r9, r3
 800de18:	d102      	bne.n	800de20 <_printf_float+0x28c>
 800de1a:	6823      	ldr	r3, [r4, #0]
 800de1c:	07d9      	lsls	r1, r3, #31
 800de1e:	d5d7      	bpl.n	800ddd0 <_printf_float+0x23c>
 800de20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de24:	4631      	mov	r1, r6
 800de26:	4628      	mov	r0, r5
 800de28:	47b8      	blx	r7
 800de2a:	3001      	adds	r0, #1
 800de2c:	f43f af0d 	beq.w	800dc4a <_printf_float+0xb6>
 800de30:	f04f 0a00 	mov.w	sl, #0
 800de34:	f104 0b1a 	add.w	fp, r4, #26
 800de38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de3a:	425b      	negs	r3, r3
 800de3c:	4553      	cmp	r3, sl
 800de3e:	dc01      	bgt.n	800de44 <_printf_float+0x2b0>
 800de40:	464b      	mov	r3, r9
 800de42:	e793      	b.n	800dd6c <_printf_float+0x1d8>
 800de44:	2301      	movs	r3, #1
 800de46:	465a      	mov	r2, fp
 800de48:	4631      	mov	r1, r6
 800de4a:	4628      	mov	r0, r5
 800de4c:	47b8      	blx	r7
 800de4e:	3001      	adds	r0, #1
 800de50:	f43f aefb 	beq.w	800dc4a <_printf_float+0xb6>
 800de54:	f10a 0a01 	add.w	sl, sl, #1
 800de58:	e7ee      	b.n	800de38 <_printf_float+0x2a4>
 800de5a:	bf00      	nop
 800de5c:	7fefffff 	.word	0x7fefffff
 800de60:	08011cc8 	.word	0x08011cc8
 800de64:	08011cc4 	.word	0x08011cc4
 800de68:	08011cd0 	.word	0x08011cd0
 800de6c:	08011ccc 	.word	0x08011ccc
 800de70:	08011cd4 	.word	0x08011cd4
 800de74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800de76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800de7a:	4553      	cmp	r3, sl
 800de7c:	bfa8      	it	ge
 800de7e:	4653      	movge	r3, sl
 800de80:	2b00      	cmp	r3, #0
 800de82:	4699      	mov	r9, r3
 800de84:	dc36      	bgt.n	800def4 <_printf_float+0x360>
 800de86:	f04f 0b00 	mov.w	fp, #0
 800de8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800de8e:	f104 021a 	add.w	r2, r4, #26
 800de92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800de94:	9306      	str	r3, [sp, #24]
 800de96:	eba3 0309 	sub.w	r3, r3, r9
 800de9a:	455b      	cmp	r3, fp
 800de9c:	dc31      	bgt.n	800df02 <_printf_float+0x36e>
 800de9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dea0:	459a      	cmp	sl, r3
 800dea2:	dc3a      	bgt.n	800df1a <_printf_float+0x386>
 800dea4:	6823      	ldr	r3, [r4, #0]
 800dea6:	07da      	lsls	r2, r3, #31
 800dea8:	d437      	bmi.n	800df1a <_printf_float+0x386>
 800deaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deac:	ebaa 0903 	sub.w	r9, sl, r3
 800deb0:	9b06      	ldr	r3, [sp, #24]
 800deb2:	ebaa 0303 	sub.w	r3, sl, r3
 800deb6:	4599      	cmp	r9, r3
 800deb8:	bfa8      	it	ge
 800deba:	4699      	movge	r9, r3
 800debc:	f1b9 0f00 	cmp.w	r9, #0
 800dec0:	dc33      	bgt.n	800df2a <_printf_float+0x396>
 800dec2:	f04f 0800 	mov.w	r8, #0
 800dec6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800deca:	f104 0b1a 	add.w	fp, r4, #26
 800dece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ded0:	ebaa 0303 	sub.w	r3, sl, r3
 800ded4:	eba3 0309 	sub.w	r3, r3, r9
 800ded8:	4543      	cmp	r3, r8
 800deda:	f77f af79 	ble.w	800ddd0 <_printf_float+0x23c>
 800dede:	2301      	movs	r3, #1
 800dee0:	465a      	mov	r2, fp
 800dee2:	4631      	mov	r1, r6
 800dee4:	4628      	mov	r0, r5
 800dee6:	47b8      	blx	r7
 800dee8:	3001      	adds	r0, #1
 800deea:	f43f aeae 	beq.w	800dc4a <_printf_float+0xb6>
 800deee:	f108 0801 	add.w	r8, r8, #1
 800def2:	e7ec      	b.n	800dece <_printf_float+0x33a>
 800def4:	4642      	mov	r2, r8
 800def6:	4631      	mov	r1, r6
 800def8:	4628      	mov	r0, r5
 800defa:	47b8      	blx	r7
 800defc:	3001      	adds	r0, #1
 800defe:	d1c2      	bne.n	800de86 <_printf_float+0x2f2>
 800df00:	e6a3      	b.n	800dc4a <_printf_float+0xb6>
 800df02:	2301      	movs	r3, #1
 800df04:	4631      	mov	r1, r6
 800df06:	4628      	mov	r0, r5
 800df08:	9206      	str	r2, [sp, #24]
 800df0a:	47b8      	blx	r7
 800df0c:	3001      	adds	r0, #1
 800df0e:	f43f ae9c 	beq.w	800dc4a <_printf_float+0xb6>
 800df12:	9a06      	ldr	r2, [sp, #24]
 800df14:	f10b 0b01 	add.w	fp, fp, #1
 800df18:	e7bb      	b.n	800de92 <_printf_float+0x2fe>
 800df1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df1e:	4631      	mov	r1, r6
 800df20:	4628      	mov	r0, r5
 800df22:	47b8      	blx	r7
 800df24:	3001      	adds	r0, #1
 800df26:	d1c0      	bne.n	800deaa <_printf_float+0x316>
 800df28:	e68f      	b.n	800dc4a <_printf_float+0xb6>
 800df2a:	9a06      	ldr	r2, [sp, #24]
 800df2c:	464b      	mov	r3, r9
 800df2e:	4442      	add	r2, r8
 800df30:	4631      	mov	r1, r6
 800df32:	4628      	mov	r0, r5
 800df34:	47b8      	blx	r7
 800df36:	3001      	adds	r0, #1
 800df38:	d1c3      	bne.n	800dec2 <_printf_float+0x32e>
 800df3a:	e686      	b.n	800dc4a <_printf_float+0xb6>
 800df3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800df40:	f1ba 0f01 	cmp.w	sl, #1
 800df44:	dc01      	bgt.n	800df4a <_printf_float+0x3b6>
 800df46:	07db      	lsls	r3, r3, #31
 800df48:	d536      	bpl.n	800dfb8 <_printf_float+0x424>
 800df4a:	2301      	movs	r3, #1
 800df4c:	4642      	mov	r2, r8
 800df4e:	4631      	mov	r1, r6
 800df50:	4628      	mov	r0, r5
 800df52:	47b8      	blx	r7
 800df54:	3001      	adds	r0, #1
 800df56:	f43f ae78 	beq.w	800dc4a <_printf_float+0xb6>
 800df5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df5e:	4631      	mov	r1, r6
 800df60:	4628      	mov	r0, r5
 800df62:	47b8      	blx	r7
 800df64:	3001      	adds	r0, #1
 800df66:	f43f ae70 	beq.w	800dc4a <_printf_float+0xb6>
 800df6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800df6e:	2200      	movs	r2, #0
 800df70:	2300      	movs	r3, #0
 800df72:	f10a 3aff 	add.w	sl, sl, #4294967295
 800df76:	f7f2 fda7 	bl	8000ac8 <__aeabi_dcmpeq>
 800df7a:	b9c0      	cbnz	r0, 800dfae <_printf_float+0x41a>
 800df7c:	4653      	mov	r3, sl
 800df7e:	f108 0201 	add.w	r2, r8, #1
 800df82:	4631      	mov	r1, r6
 800df84:	4628      	mov	r0, r5
 800df86:	47b8      	blx	r7
 800df88:	3001      	adds	r0, #1
 800df8a:	d10c      	bne.n	800dfa6 <_printf_float+0x412>
 800df8c:	e65d      	b.n	800dc4a <_printf_float+0xb6>
 800df8e:	2301      	movs	r3, #1
 800df90:	465a      	mov	r2, fp
 800df92:	4631      	mov	r1, r6
 800df94:	4628      	mov	r0, r5
 800df96:	47b8      	blx	r7
 800df98:	3001      	adds	r0, #1
 800df9a:	f43f ae56 	beq.w	800dc4a <_printf_float+0xb6>
 800df9e:	f108 0801 	add.w	r8, r8, #1
 800dfa2:	45d0      	cmp	r8, sl
 800dfa4:	dbf3      	blt.n	800df8e <_printf_float+0x3fa>
 800dfa6:	464b      	mov	r3, r9
 800dfa8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dfac:	e6df      	b.n	800dd6e <_printf_float+0x1da>
 800dfae:	f04f 0800 	mov.w	r8, #0
 800dfb2:	f104 0b1a 	add.w	fp, r4, #26
 800dfb6:	e7f4      	b.n	800dfa2 <_printf_float+0x40e>
 800dfb8:	2301      	movs	r3, #1
 800dfba:	4642      	mov	r2, r8
 800dfbc:	e7e1      	b.n	800df82 <_printf_float+0x3ee>
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	464a      	mov	r2, r9
 800dfc2:	4631      	mov	r1, r6
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	47b8      	blx	r7
 800dfc8:	3001      	adds	r0, #1
 800dfca:	f43f ae3e 	beq.w	800dc4a <_printf_float+0xb6>
 800dfce:	f108 0801 	add.w	r8, r8, #1
 800dfd2:	68e3      	ldr	r3, [r4, #12]
 800dfd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dfd6:	1a5b      	subs	r3, r3, r1
 800dfd8:	4543      	cmp	r3, r8
 800dfda:	dcf0      	bgt.n	800dfbe <_printf_float+0x42a>
 800dfdc:	e6fc      	b.n	800ddd8 <_printf_float+0x244>
 800dfde:	f04f 0800 	mov.w	r8, #0
 800dfe2:	f104 0919 	add.w	r9, r4, #25
 800dfe6:	e7f4      	b.n	800dfd2 <_printf_float+0x43e>

0800dfe8 <_printf_common>:
 800dfe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfec:	4616      	mov	r6, r2
 800dfee:	4698      	mov	r8, r3
 800dff0:	688a      	ldr	r2, [r1, #8]
 800dff2:	690b      	ldr	r3, [r1, #16]
 800dff4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dff8:	4293      	cmp	r3, r2
 800dffa:	bfb8      	it	lt
 800dffc:	4613      	movlt	r3, r2
 800dffe:	6033      	str	r3, [r6, #0]
 800e000:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e004:	4607      	mov	r7, r0
 800e006:	460c      	mov	r4, r1
 800e008:	b10a      	cbz	r2, 800e00e <_printf_common+0x26>
 800e00a:	3301      	adds	r3, #1
 800e00c:	6033      	str	r3, [r6, #0]
 800e00e:	6823      	ldr	r3, [r4, #0]
 800e010:	0699      	lsls	r1, r3, #26
 800e012:	bf42      	ittt	mi
 800e014:	6833      	ldrmi	r3, [r6, #0]
 800e016:	3302      	addmi	r3, #2
 800e018:	6033      	strmi	r3, [r6, #0]
 800e01a:	6825      	ldr	r5, [r4, #0]
 800e01c:	f015 0506 	ands.w	r5, r5, #6
 800e020:	d106      	bne.n	800e030 <_printf_common+0x48>
 800e022:	f104 0a19 	add.w	sl, r4, #25
 800e026:	68e3      	ldr	r3, [r4, #12]
 800e028:	6832      	ldr	r2, [r6, #0]
 800e02a:	1a9b      	subs	r3, r3, r2
 800e02c:	42ab      	cmp	r3, r5
 800e02e:	dc26      	bgt.n	800e07e <_printf_common+0x96>
 800e030:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e034:	6822      	ldr	r2, [r4, #0]
 800e036:	3b00      	subs	r3, #0
 800e038:	bf18      	it	ne
 800e03a:	2301      	movne	r3, #1
 800e03c:	0692      	lsls	r2, r2, #26
 800e03e:	d42b      	bmi.n	800e098 <_printf_common+0xb0>
 800e040:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e044:	4641      	mov	r1, r8
 800e046:	4638      	mov	r0, r7
 800e048:	47c8      	blx	r9
 800e04a:	3001      	adds	r0, #1
 800e04c:	d01e      	beq.n	800e08c <_printf_common+0xa4>
 800e04e:	6823      	ldr	r3, [r4, #0]
 800e050:	6922      	ldr	r2, [r4, #16]
 800e052:	f003 0306 	and.w	r3, r3, #6
 800e056:	2b04      	cmp	r3, #4
 800e058:	bf02      	ittt	eq
 800e05a:	68e5      	ldreq	r5, [r4, #12]
 800e05c:	6833      	ldreq	r3, [r6, #0]
 800e05e:	1aed      	subeq	r5, r5, r3
 800e060:	68a3      	ldr	r3, [r4, #8]
 800e062:	bf0c      	ite	eq
 800e064:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e068:	2500      	movne	r5, #0
 800e06a:	4293      	cmp	r3, r2
 800e06c:	bfc4      	itt	gt
 800e06e:	1a9b      	subgt	r3, r3, r2
 800e070:	18ed      	addgt	r5, r5, r3
 800e072:	2600      	movs	r6, #0
 800e074:	341a      	adds	r4, #26
 800e076:	42b5      	cmp	r5, r6
 800e078:	d11a      	bne.n	800e0b0 <_printf_common+0xc8>
 800e07a:	2000      	movs	r0, #0
 800e07c:	e008      	b.n	800e090 <_printf_common+0xa8>
 800e07e:	2301      	movs	r3, #1
 800e080:	4652      	mov	r2, sl
 800e082:	4641      	mov	r1, r8
 800e084:	4638      	mov	r0, r7
 800e086:	47c8      	blx	r9
 800e088:	3001      	adds	r0, #1
 800e08a:	d103      	bne.n	800e094 <_printf_common+0xac>
 800e08c:	f04f 30ff 	mov.w	r0, #4294967295
 800e090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e094:	3501      	adds	r5, #1
 800e096:	e7c6      	b.n	800e026 <_printf_common+0x3e>
 800e098:	18e1      	adds	r1, r4, r3
 800e09a:	1c5a      	adds	r2, r3, #1
 800e09c:	2030      	movs	r0, #48	@ 0x30
 800e09e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e0a2:	4422      	add	r2, r4
 800e0a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e0a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e0ac:	3302      	adds	r3, #2
 800e0ae:	e7c7      	b.n	800e040 <_printf_common+0x58>
 800e0b0:	2301      	movs	r3, #1
 800e0b2:	4622      	mov	r2, r4
 800e0b4:	4641      	mov	r1, r8
 800e0b6:	4638      	mov	r0, r7
 800e0b8:	47c8      	blx	r9
 800e0ba:	3001      	adds	r0, #1
 800e0bc:	d0e6      	beq.n	800e08c <_printf_common+0xa4>
 800e0be:	3601      	adds	r6, #1
 800e0c0:	e7d9      	b.n	800e076 <_printf_common+0x8e>
	...

0800e0c4 <_printf_i>:
 800e0c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e0c8:	7e0f      	ldrb	r7, [r1, #24]
 800e0ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e0cc:	2f78      	cmp	r7, #120	@ 0x78
 800e0ce:	4691      	mov	r9, r2
 800e0d0:	4680      	mov	r8, r0
 800e0d2:	460c      	mov	r4, r1
 800e0d4:	469a      	mov	sl, r3
 800e0d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e0da:	d807      	bhi.n	800e0ec <_printf_i+0x28>
 800e0dc:	2f62      	cmp	r7, #98	@ 0x62
 800e0de:	d80a      	bhi.n	800e0f6 <_printf_i+0x32>
 800e0e0:	2f00      	cmp	r7, #0
 800e0e2:	f000 80d1 	beq.w	800e288 <_printf_i+0x1c4>
 800e0e6:	2f58      	cmp	r7, #88	@ 0x58
 800e0e8:	f000 80b8 	beq.w	800e25c <_printf_i+0x198>
 800e0ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e0f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e0f4:	e03a      	b.n	800e16c <_printf_i+0xa8>
 800e0f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e0fa:	2b15      	cmp	r3, #21
 800e0fc:	d8f6      	bhi.n	800e0ec <_printf_i+0x28>
 800e0fe:	a101      	add	r1, pc, #4	@ (adr r1, 800e104 <_printf_i+0x40>)
 800e100:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e104:	0800e15d 	.word	0x0800e15d
 800e108:	0800e171 	.word	0x0800e171
 800e10c:	0800e0ed 	.word	0x0800e0ed
 800e110:	0800e0ed 	.word	0x0800e0ed
 800e114:	0800e0ed 	.word	0x0800e0ed
 800e118:	0800e0ed 	.word	0x0800e0ed
 800e11c:	0800e171 	.word	0x0800e171
 800e120:	0800e0ed 	.word	0x0800e0ed
 800e124:	0800e0ed 	.word	0x0800e0ed
 800e128:	0800e0ed 	.word	0x0800e0ed
 800e12c:	0800e0ed 	.word	0x0800e0ed
 800e130:	0800e26f 	.word	0x0800e26f
 800e134:	0800e19b 	.word	0x0800e19b
 800e138:	0800e229 	.word	0x0800e229
 800e13c:	0800e0ed 	.word	0x0800e0ed
 800e140:	0800e0ed 	.word	0x0800e0ed
 800e144:	0800e291 	.word	0x0800e291
 800e148:	0800e0ed 	.word	0x0800e0ed
 800e14c:	0800e19b 	.word	0x0800e19b
 800e150:	0800e0ed 	.word	0x0800e0ed
 800e154:	0800e0ed 	.word	0x0800e0ed
 800e158:	0800e231 	.word	0x0800e231
 800e15c:	6833      	ldr	r3, [r6, #0]
 800e15e:	1d1a      	adds	r2, r3, #4
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	6032      	str	r2, [r6, #0]
 800e164:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e168:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e16c:	2301      	movs	r3, #1
 800e16e:	e09c      	b.n	800e2aa <_printf_i+0x1e6>
 800e170:	6833      	ldr	r3, [r6, #0]
 800e172:	6820      	ldr	r0, [r4, #0]
 800e174:	1d19      	adds	r1, r3, #4
 800e176:	6031      	str	r1, [r6, #0]
 800e178:	0606      	lsls	r6, r0, #24
 800e17a:	d501      	bpl.n	800e180 <_printf_i+0xbc>
 800e17c:	681d      	ldr	r5, [r3, #0]
 800e17e:	e003      	b.n	800e188 <_printf_i+0xc4>
 800e180:	0645      	lsls	r5, r0, #25
 800e182:	d5fb      	bpl.n	800e17c <_printf_i+0xb8>
 800e184:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e188:	2d00      	cmp	r5, #0
 800e18a:	da03      	bge.n	800e194 <_printf_i+0xd0>
 800e18c:	232d      	movs	r3, #45	@ 0x2d
 800e18e:	426d      	negs	r5, r5
 800e190:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e194:	4858      	ldr	r0, [pc, #352]	@ (800e2f8 <_printf_i+0x234>)
 800e196:	230a      	movs	r3, #10
 800e198:	e011      	b.n	800e1be <_printf_i+0xfa>
 800e19a:	6821      	ldr	r1, [r4, #0]
 800e19c:	6833      	ldr	r3, [r6, #0]
 800e19e:	0608      	lsls	r0, r1, #24
 800e1a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800e1a4:	d402      	bmi.n	800e1ac <_printf_i+0xe8>
 800e1a6:	0649      	lsls	r1, r1, #25
 800e1a8:	bf48      	it	mi
 800e1aa:	b2ad      	uxthmi	r5, r5
 800e1ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800e1ae:	4852      	ldr	r0, [pc, #328]	@ (800e2f8 <_printf_i+0x234>)
 800e1b0:	6033      	str	r3, [r6, #0]
 800e1b2:	bf14      	ite	ne
 800e1b4:	230a      	movne	r3, #10
 800e1b6:	2308      	moveq	r3, #8
 800e1b8:	2100      	movs	r1, #0
 800e1ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e1be:	6866      	ldr	r6, [r4, #4]
 800e1c0:	60a6      	str	r6, [r4, #8]
 800e1c2:	2e00      	cmp	r6, #0
 800e1c4:	db05      	blt.n	800e1d2 <_printf_i+0x10e>
 800e1c6:	6821      	ldr	r1, [r4, #0]
 800e1c8:	432e      	orrs	r6, r5
 800e1ca:	f021 0104 	bic.w	r1, r1, #4
 800e1ce:	6021      	str	r1, [r4, #0]
 800e1d0:	d04b      	beq.n	800e26a <_printf_i+0x1a6>
 800e1d2:	4616      	mov	r6, r2
 800e1d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800e1d8:	fb03 5711 	mls	r7, r3, r1, r5
 800e1dc:	5dc7      	ldrb	r7, [r0, r7]
 800e1de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e1e2:	462f      	mov	r7, r5
 800e1e4:	42bb      	cmp	r3, r7
 800e1e6:	460d      	mov	r5, r1
 800e1e8:	d9f4      	bls.n	800e1d4 <_printf_i+0x110>
 800e1ea:	2b08      	cmp	r3, #8
 800e1ec:	d10b      	bne.n	800e206 <_printf_i+0x142>
 800e1ee:	6823      	ldr	r3, [r4, #0]
 800e1f0:	07df      	lsls	r7, r3, #31
 800e1f2:	d508      	bpl.n	800e206 <_printf_i+0x142>
 800e1f4:	6923      	ldr	r3, [r4, #16]
 800e1f6:	6861      	ldr	r1, [r4, #4]
 800e1f8:	4299      	cmp	r1, r3
 800e1fa:	bfde      	ittt	le
 800e1fc:	2330      	movle	r3, #48	@ 0x30
 800e1fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e202:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e206:	1b92      	subs	r2, r2, r6
 800e208:	6122      	str	r2, [r4, #16]
 800e20a:	f8cd a000 	str.w	sl, [sp]
 800e20e:	464b      	mov	r3, r9
 800e210:	aa03      	add	r2, sp, #12
 800e212:	4621      	mov	r1, r4
 800e214:	4640      	mov	r0, r8
 800e216:	f7ff fee7 	bl	800dfe8 <_printf_common>
 800e21a:	3001      	adds	r0, #1
 800e21c:	d14a      	bne.n	800e2b4 <_printf_i+0x1f0>
 800e21e:	f04f 30ff 	mov.w	r0, #4294967295
 800e222:	b004      	add	sp, #16
 800e224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e228:	6823      	ldr	r3, [r4, #0]
 800e22a:	f043 0320 	orr.w	r3, r3, #32
 800e22e:	6023      	str	r3, [r4, #0]
 800e230:	4832      	ldr	r0, [pc, #200]	@ (800e2fc <_printf_i+0x238>)
 800e232:	2778      	movs	r7, #120	@ 0x78
 800e234:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e238:	6823      	ldr	r3, [r4, #0]
 800e23a:	6831      	ldr	r1, [r6, #0]
 800e23c:	061f      	lsls	r7, r3, #24
 800e23e:	f851 5b04 	ldr.w	r5, [r1], #4
 800e242:	d402      	bmi.n	800e24a <_printf_i+0x186>
 800e244:	065f      	lsls	r7, r3, #25
 800e246:	bf48      	it	mi
 800e248:	b2ad      	uxthmi	r5, r5
 800e24a:	6031      	str	r1, [r6, #0]
 800e24c:	07d9      	lsls	r1, r3, #31
 800e24e:	bf44      	itt	mi
 800e250:	f043 0320 	orrmi.w	r3, r3, #32
 800e254:	6023      	strmi	r3, [r4, #0]
 800e256:	b11d      	cbz	r5, 800e260 <_printf_i+0x19c>
 800e258:	2310      	movs	r3, #16
 800e25a:	e7ad      	b.n	800e1b8 <_printf_i+0xf4>
 800e25c:	4826      	ldr	r0, [pc, #152]	@ (800e2f8 <_printf_i+0x234>)
 800e25e:	e7e9      	b.n	800e234 <_printf_i+0x170>
 800e260:	6823      	ldr	r3, [r4, #0]
 800e262:	f023 0320 	bic.w	r3, r3, #32
 800e266:	6023      	str	r3, [r4, #0]
 800e268:	e7f6      	b.n	800e258 <_printf_i+0x194>
 800e26a:	4616      	mov	r6, r2
 800e26c:	e7bd      	b.n	800e1ea <_printf_i+0x126>
 800e26e:	6833      	ldr	r3, [r6, #0]
 800e270:	6825      	ldr	r5, [r4, #0]
 800e272:	6961      	ldr	r1, [r4, #20]
 800e274:	1d18      	adds	r0, r3, #4
 800e276:	6030      	str	r0, [r6, #0]
 800e278:	062e      	lsls	r6, r5, #24
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	d501      	bpl.n	800e282 <_printf_i+0x1be>
 800e27e:	6019      	str	r1, [r3, #0]
 800e280:	e002      	b.n	800e288 <_printf_i+0x1c4>
 800e282:	0668      	lsls	r0, r5, #25
 800e284:	d5fb      	bpl.n	800e27e <_printf_i+0x1ba>
 800e286:	8019      	strh	r1, [r3, #0]
 800e288:	2300      	movs	r3, #0
 800e28a:	6123      	str	r3, [r4, #16]
 800e28c:	4616      	mov	r6, r2
 800e28e:	e7bc      	b.n	800e20a <_printf_i+0x146>
 800e290:	6833      	ldr	r3, [r6, #0]
 800e292:	1d1a      	adds	r2, r3, #4
 800e294:	6032      	str	r2, [r6, #0]
 800e296:	681e      	ldr	r6, [r3, #0]
 800e298:	6862      	ldr	r2, [r4, #4]
 800e29a:	2100      	movs	r1, #0
 800e29c:	4630      	mov	r0, r6
 800e29e:	f7f1 ff97 	bl	80001d0 <memchr>
 800e2a2:	b108      	cbz	r0, 800e2a8 <_printf_i+0x1e4>
 800e2a4:	1b80      	subs	r0, r0, r6
 800e2a6:	6060      	str	r0, [r4, #4]
 800e2a8:	6863      	ldr	r3, [r4, #4]
 800e2aa:	6123      	str	r3, [r4, #16]
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2b2:	e7aa      	b.n	800e20a <_printf_i+0x146>
 800e2b4:	6923      	ldr	r3, [r4, #16]
 800e2b6:	4632      	mov	r2, r6
 800e2b8:	4649      	mov	r1, r9
 800e2ba:	4640      	mov	r0, r8
 800e2bc:	47d0      	blx	sl
 800e2be:	3001      	adds	r0, #1
 800e2c0:	d0ad      	beq.n	800e21e <_printf_i+0x15a>
 800e2c2:	6823      	ldr	r3, [r4, #0]
 800e2c4:	079b      	lsls	r3, r3, #30
 800e2c6:	d413      	bmi.n	800e2f0 <_printf_i+0x22c>
 800e2c8:	68e0      	ldr	r0, [r4, #12]
 800e2ca:	9b03      	ldr	r3, [sp, #12]
 800e2cc:	4298      	cmp	r0, r3
 800e2ce:	bfb8      	it	lt
 800e2d0:	4618      	movlt	r0, r3
 800e2d2:	e7a6      	b.n	800e222 <_printf_i+0x15e>
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	4632      	mov	r2, r6
 800e2d8:	4649      	mov	r1, r9
 800e2da:	4640      	mov	r0, r8
 800e2dc:	47d0      	blx	sl
 800e2de:	3001      	adds	r0, #1
 800e2e0:	d09d      	beq.n	800e21e <_printf_i+0x15a>
 800e2e2:	3501      	adds	r5, #1
 800e2e4:	68e3      	ldr	r3, [r4, #12]
 800e2e6:	9903      	ldr	r1, [sp, #12]
 800e2e8:	1a5b      	subs	r3, r3, r1
 800e2ea:	42ab      	cmp	r3, r5
 800e2ec:	dcf2      	bgt.n	800e2d4 <_printf_i+0x210>
 800e2ee:	e7eb      	b.n	800e2c8 <_printf_i+0x204>
 800e2f0:	2500      	movs	r5, #0
 800e2f2:	f104 0619 	add.w	r6, r4, #25
 800e2f6:	e7f5      	b.n	800e2e4 <_printf_i+0x220>
 800e2f8:	08011cd6 	.word	0x08011cd6
 800e2fc:	08011ce7 	.word	0x08011ce7

0800e300 <std>:
 800e300:	2300      	movs	r3, #0
 800e302:	b510      	push	{r4, lr}
 800e304:	4604      	mov	r4, r0
 800e306:	e9c0 3300 	strd	r3, r3, [r0]
 800e30a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e30e:	6083      	str	r3, [r0, #8]
 800e310:	8181      	strh	r1, [r0, #12]
 800e312:	6643      	str	r3, [r0, #100]	@ 0x64
 800e314:	81c2      	strh	r2, [r0, #14]
 800e316:	6183      	str	r3, [r0, #24]
 800e318:	4619      	mov	r1, r3
 800e31a:	2208      	movs	r2, #8
 800e31c:	305c      	adds	r0, #92	@ 0x5c
 800e31e:	f000 fa4f 	bl	800e7c0 <memset>
 800e322:	4b0d      	ldr	r3, [pc, #52]	@ (800e358 <std+0x58>)
 800e324:	6263      	str	r3, [r4, #36]	@ 0x24
 800e326:	4b0d      	ldr	r3, [pc, #52]	@ (800e35c <std+0x5c>)
 800e328:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e32a:	4b0d      	ldr	r3, [pc, #52]	@ (800e360 <std+0x60>)
 800e32c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e32e:	4b0d      	ldr	r3, [pc, #52]	@ (800e364 <std+0x64>)
 800e330:	6323      	str	r3, [r4, #48]	@ 0x30
 800e332:	4b0d      	ldr	r3, [pc, #52]	@ (800e368 <std+0x68>)
 800e334:	6224      	str	r4, [r4, #32]
 800e336:	429c      	cmp	r4, r3
 800e338:	d006      	beq.n	800e348 <std+0x48>
 800e33a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e33e:	4294      	cmp	r4, r2
 800e340:	d002      	beq.n	800e348 <std+0x48>
 800e342:	33d0      	adds	r3, #208	@ 0xd0
 800e344:	429c      	cmp	r4, r3
 800e346:	d105      	bne.n	800e354 <std+0x54>
 800e348:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e34c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e350:	f000 bab2 	b.w	800e8b8 <__retarget_lock_init_recursive>
 800e354:	bd10      	pop	{r4, pc}
 800e356:	bf00      	nop
 800e358:	0800e5f1 	.word	0x0800e5f1
 800e35c:	0800e613 	.word	0x0800e613
 800e360:	0800e64b 	.word	0x0800e64b
 800e364:	0800e66f 	.word	0x0800e66f
 800e368:	200017ec 	.word	0x200017ec

0800e36c <stdio_exit_handler>:
 800e36c:	4a02      	ldr	r2, [pc, #8]	@ (800e378 <stdio_exit_handler+0xc>)
 800e36e:	4903      	ldr	r1, [pc, #12]	@ (800e37c <stdio_exit_handler+0x10>)
 800e370:	4803      	ldr	r0, [pc, #12]	@ (800e380 <stdio_exit_handler+0x14>)
 800e372:	f000 b869 	b.w	800e448 <_fwalk_sglue>
 800e376:	bf00      	nop
 800e378:	20000134 	.word	0x20000134
 800e37c:	080104c1 	.word	0x080104c1
 800e380:	20000144 	.word	0x20000144

0800e384 <cleanup_stdio>:
 800e384:	6841      	ldr	r1, [r0, #4]
 800e386:	4b0c      	ldr	r3, [pc, #48]	@ (800e3b8 <cleanup_stdio+0x34>)
 800e388:	4299      	cmp	r1, r3
 800e38a:	b510      	push	{r4, lr}
 800e38c:	4604      	mov	r4, r0
 800e38e:	d001      	beq.n	800e394 <cleanup_stdio+0x10>
 800e390:	f002 f896 	bl	80104c0 <_fflush_r>
 800e394:	68a1      	ldr	r1, [r4, #8]
 800e396:	4b09      	ldr	r3, [pc, #36]	@ (800e3bc <cleanup_stdio+0x38>)
 800e398:	4299      	cmp	r1, r3
 800e39a:	d002      	beq.n	800e3a2 <cleanup_stdio+0x1e>
 800e39c:	4620      	mov	r0, r4
 800e39e:	f002 f88f 	bl	80104c0 <_fflush_r>
 800e3a2:	68e1      	ldr	r1, [r4, #12]
 800e3a4:	4b06      	ldr	r3, [pc, #24]	@ (800e3c0 <cleanup_stdio+0x3c>)
 800e3a6:	4299      	cmp	r1, r3
 800e3a8:	d004      	beq.n	800e3b4 <cleanup_stdio+0x30>
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3b0:	f002 b886 	b.w	80104c0 <_fflush_r>
 800e3b4:	bd10      	pop	{r4, pc}
 800e3b6:	bf00      	nop
 800e3b8:	200017ec 	.word	0x200017ec
 800e3bc:	20001854 	.word	0x20001854
 800e3c0:	200018bc 	.word	0x200018bc

0800e3c4 <global_stdio_init.part.0>:
 800e3c4:	b510      	push	{r4, lr}
 800e3c6:	4b0b      	ldr	r3, [pc, #44]	@ (800e3f4 <global_stdio_init.part.0+0x30>)
 800e3c8:	4c0b      	ldr	r4, [pc, #44]	@ (800e3f8 <global_stdio_init.part.0+0x34>)
 800e3ca:	4a0c      	ldr	r2, [pc, #48]	@ (800e3fc <global_stdio_init.part.0+0x38>)
 800e3cc:	601a      	str	r2, [r3, #0]
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	2104      	movs	r1, #4
 800e3d4:	f7ff ff94 	bl	800e300 <std>
 800e3d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e3dc:	2201      	movs	r2, #1
 800e3de:	2109      	movs	r1, #9
 800e3e0:	f7ff ff8e 	bl	800e300 <std>
 800e3e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e3e8:	2202      	movs	r2, #2
 800e3ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3ee:	2112      	movs	r1, #18
 800e3f0:	f7ff bf86 	b.w	800e300 <std>
 800e3f4:	20001924 	.word	0x20001924
 800e3f8:	200017ec 	.word	0x200017ec
 800e3fc:	0800e36d 	.word	0x0800e36d

0800e400 <__sfp_lock_acquire>:
 800e400:	4801      	ldr	r0, [pc, #4]	@ (800e408 <__sfp_lock_acquire+0x8>)
 800e402:	f000 ba5a 	b.w	800e8ba <__retarget_lock_acquire_recursive>
 800e406:	bf00      	nop
 800e408:	2000192d 	.word	0x2000192d

0800e40c <__sfp_lock_release>:
 800e40c:	4801      	ldr	r0, [pc, #4]	@ (800e414 <__sfp_lock_release+0x8>)
 800e40e:	f000 ba55 	b.w	800e8bc <__retarget_lock_release_recursive>
 800e412:	bf00      	nop
 800e414:	2000192d 	.word	0x2000192d

0800e418 <__sinit>:
 800e418:	b510      	push	{r4, lr}
 800e41a:	4604      	mov	r4, r0
 800e41c:	f7ff fff0 	bl	800e400 <__sfp_lock_acquire>
 800e420:	6a23      	ldr	r3, [r4, #32]
 800e422:	b11b      	cbz	r3, 800e42c <__sinit+0x14>
 800e424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e428:	f7ff bff0 	b.w	800e40c <__sfp_lock_release>
 800e42c:	4b04      	ldr	r3, [pc, #16]	@ (800e440 <__sinit+0x28>)
 800e42e:	6223      	str	r3, [r4, #32]
 800e430:	4b04      	ldr	r3, [pc, #16]	@ (800e444 <__sinit+0x2c>)
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d1f5      	bne.n	800e424 <__sinit+0xc>
 800e438:	f7ff ffc4 	bl	800e3c4 <global_stdio_init.part.0>
 800e43c:	e7f2      	b.n	800e424 <__sinit+0xc>
 800e43e:	bf00      	nop
 800e440:	0800e385 	.word	0x0800e385
 800e444:	20001924 	.word	0x20001924

0800e448 <_fwalk_sglue>:
 800e448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e44c:	4607      	mov	r7, r0
 800e44e:	4688      	mov	r8, r1
 800e450:	4614      	mov	r4, r2
 800e452:	2600      	movs	r6, #0
 800e454:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e458:	f1b9 0901 	subs.w	r9, r9, #1
 800e45c:	d505      	bpl.n	800e46a <_fwalk_sglue+0x22>
 800e45e:	6824      	ldr	r4, [r4, #0]
 800e460:	2c00      	cmp	r4, #0
 800e462:	d1f7      	bne.n	800e454 <_fwalk_sglue+0xc>
 800e464:	4630      	mov	r0, r6
 800e466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e46a:	89ab      	ldrh	r3, [r5, #12]
 800e46c:	2b01      	cmp	r3, #1
 800e46e:	d907      	bls.n	800e480 <_fwalk_sglue+0x38>
 800e470:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e474:	3301      	adds	r3, #1
 800e476:	d003      	beq.n	800e480 <_fwalk_sglue+0x38>
 800e478:	4629      	mov	r1, r5
 800e47a:	4638      	mov	r0, r7
 800e47c:	47c0      	blx	r8
 800e47e:	4306      	orrs	r6, r0
 800e480:	3568      	adds	r5, #104	@ 0x68
 800e482:	e7e9      	b.n	800e458 <_fwalk_sglue+0x10>

0800e484 <_puts_r>:
 800e484:	6a03      	ldr	r3, [r0, #32]
 800e486:	b570      	push	{r4, r5, r6, lr}
 800e488:	6884      	ldr	r4, [r0, #8]
 800e48a:	4605      	mov	r5, r0
 800e48c:	460e      	mov	r6, r1
 800e48e:	b90b      	cbnz	r3, 800e494 <_puts_r+0x10>
 800e490:	f7ff ffc2 	bl	800e418 <__sinit>
 800e494:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e496:	07db      	lsls	r3, r3, #31
 800e498:	d405      	bmi.n	800e4a6 <_puts_r+0x22>
 800e49a:	89a3      	ldrh	r3, [r4, #12]
 800e49c:	0598      	lsls	r0, r3, #22
 800e49e:	d402      	bmi.n	800e4a6 <_puts_r+0x22>
 800e4a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4a2:	f000 fa0a 	bl	800e8ba <__retarget_lock_acquire_recursive>
 800e4a6:	89a3      	ldrh	r3, [r4, #12]
 800e4a8:	0719      	lsls	r1, r3, #28
 800e4aa:	d502      	bpl.n	800e4b2 <_puts_r+0x2e>
 800e4ac:	6923      	ldr	r3, [r4, #16]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d135      	bne.n	800e51e <_puts_r+0x9a>
 800e4b2:	4621      	mov	r1, r4
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	f000 f91d 	bl	800e6f4 <__swsetup_r>
 800e4ba:	b380      	cbz	r0, 800e51e <_puts_r+0x9a>
 800e4bc:	f04f 35ff 	mov.w	r5, #4294967295
 800e4c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e4c2:	07da      	lsls	r2, r3, #31
 800e4c4:	d405      	bmi.n	800e4d2 <_puts_r+0x4e>
 800e4c6:	89a3      	ldrh	r3, [r4, #12]
 800e4c8:	059b      	lsls	r3, r3, #22
 800e4ca:	d402      	bmi.n	800e4d2 <_puts_r+0x4e>
 800e4cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4ce:	f000 f9f5 	bl	800e8bc <__retarget_lock_release_recursive>
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	bd70      	pop	{r4, r5, r6, pc}
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	da04      	bge.n	800e4e4 <_puts_r+0x60>
 800e4da:	69a2      	ldr	r2, [r4, #24]
 800e4dc:	429a      	cmp	r2, r3
 800e4de:	dc17      	bgt.n	800e510 <_puts_r+0x8c>
 800e4e0:	290a      	cmp	r1, #10
 800e4e2:	d015      	beq.n	800e510 <_puts_r+0x8c>
 800e4e4:	6823      	ldr	r3, [r4, #0]
 800e4e6:	1c5a      	adds	r2, r3, #1
 800e4e8:	6022      	str	r2, [r4, #0]
 800e4ea:	7019      	strb	r1, [r3, #0]
 800e4ec:	68a3      	ldr	r3, [r4, #8]
 800e4ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e4f2:	3b01      	subs	r3, #1
 800e4f4:	60a3      	str	r3, [r4, #8]
 800e4f6:	2900      	cmp	r1, #0
 800e4f8:	d1ed      	bne.n	800e4d6 <_puts_r+0x52>
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	da11      	bge.n	800e522 <_puts_r+0x9e>
 800e4fe:	4622      	mov	r2, r4
 800e500:	210a      	movs	r1, #10
 800e502:	4628      	mov	r0, r5
 800e504:	f000 f8b7 	bl	800e676 <__swbuf_r>
 800e508:	3001      	adds	r0, #1
 800e50a:	d0d7      	beq.n	800e4bc <_puts_r+0x38>
 800e50c:	250a      	movs	r5, #10
 800e50e:	e7d7      	b.n	800e4c0 <_puts_r+0x3c>
 800e510:	4622      	mov	r2, r4
 800e512:	4628      	mov	r0, r5
 800e514:	f000 f8af 	bl	800e676 <__swbuf_r>
 800e518:	3001      	adds	r0, #1
 800e51a:	d1e7      	bne.n	800e4ec <_puts_r+0x68>
 800e51c:	e7ce      	b.n	800e4bc <_puts_r+0x38>
 800e51e:	3e01      	subs	r6, #1
 800e520:	e7e4      	b.n	800e4ec <_puts_r+0x68>
 800e522:	6823      	ldr	r3, [r4, #0]
 800e524:	1c5a      	adds	r2, r3, #1
 800e526:	6022      	str	r2, [r4, #0]
 800e528:	220a      	movs	r2, #10
 800e52a:	701a      	strb	r2, [r3, #0]
 800e52c:	e7ee      	b.n	800e50c <_puts_r+0x88>
	...

0800e530 <puts>:
 800e530:	4b02      	ldr	r3, [pc, #8]	@ (800e53c <puts+0xc>)
 800e532:	4601      	mov	r1, r0
 800e534:	6818      	ldr	r0, [r3, #0]
 800e536:	f7ff bfa5 	b.w	800e484 <_puts_r>
 800e53a:	bf00      	nop
 800e53c:	20000140 	.word	0x20000140

0800e540 <sniprintf>:
 800e540:	b40c      	push	{r2, r3}
 800e542:	b530      	push	{r4, r5, lr}
 800e544:	4b18      	ldr	r3, [pc, #96]	@ (800e5a8 <sniprintf+0x68>)
 800e546:	1e0c      	subs	r4, r1, #0
 800e548:	681d      	ldr	r5, [r3, #0]
 800e54a:	b09d      	sub	sp, #116	@ 0x74
 800e54c:	da08      	bge.n	800e560 <sniprintf+0x20>
 800e54e:	238b      	movs	r3, #139	@ 0x8b
 800e550:	602b      	str	r3, [r5, #0]
 800e552:	f04f 30ff 	mov.w	r0, #4294967295
 800e556:	b01d      	add	sp, #116	@ 0x74
 800e558:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e55c:	b002      	add	sp, #8
 800e55e:	4770      	bx	lr
 800e560:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e564:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e568:	f04f 0300 	mov.w	r3, #0
 800e56c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e56e:	bf14      	ite	ne
 800e570:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e574:	4623      	moveq	r3, r4
 800e576:	9304      	str	r3, [sp, #16]
 800e578:	9307      	str	r3, [sp, #28]
 800e57a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e57e:	9002      	str	r0, [sp, #8]
 800e580:	9006      	str	r0, [sp, #24]
 800e582:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e586:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e588:	ab21      	add	r3, sp, #132	@ 0x84
 800e58a:	a902      	add	r1, sp, #8
 800e58c:	4628      	mov	r0, r5
 800e58e:	9301      	str	r3, [sp, #4]
 800e590:	f001 fcd4 	bl	800ff3c <_svfiprintf_r>
 800e594:	1c43      	adds	r3, r0, #1
 800e596:	bfbc      	itt	lt
 800e598:	238b      	movlt	r3, #139	@ 0x8b
 800e59a:	602b      	strlt	r3, [r5, #0]
 800e59c:	2c00      	cmp	r4, #0
 800e59e:	d0da      	beq.n	800e556 <sniprintf+0x16>
 800e5a0:	9b02      	ldr	r3, [sp, #8]
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	701a      	strb	r2, [r3, #0]
 800e5a6:	e7d6      	b.n	800e556 <sniprintf+0x16>
 800e5a8:	20000140 	.word	0x20000140

0800e5ac <siprintf>:
 800e5ac:	b40e      	push	{r1, r2, r3}
 800e5ae:	b510      	push	{r4, lr}
 800e5b0:	b09d      	sub	sp, #116	@ 0x74
 800e5b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e5b4:	9002      	str	r0, [sp, #8]
 800e5b6:	9006      	str	r0, [sp, #24]
 800e5b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e5bc:	480a      	ldr	r0, [pc, #40]	@ (800e5e8 <siprintf+0x3c>)
 800e5be:	9107      	str	r1, [sp, #28]
 800e5c0:	9104      	str	r1, [sp, #16]
 800e5c2:	490a      	ldr	r1, [pc, #40]	@ (800e5ec <siprintf+0x40>)
 800e5c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5c8:	9105      	str	r1, [sp, #20]
 800e5ca:	2400      	movs	r4, #0
 800e5cc:	a902      	add	r1, sp, #8
 800e5ce:	6800      	ldr	r0, [r0, #0]
 800e5d0:	9301      	str	r3, [sp, #4]
 800e5d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e5d4:	f001 fcb2 	bl	800ff3c <_svfiprintf_r>
 800e5d8:	9b02      	ldr	r3, [sp, #8]
 800e5da:	701c      	strb	r4, [r3, #0]
 800e5dc:	b01d      	add	sp, #116	@ 0x74
 800e5de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5e2:	b003      	add	sp, #12
 800e5e4:	4770      	bx	lr
 800e5e6:	bf00      	nop
 800e5e8:	20000140 	.word	0x20000140
 800e5ec:	ffff0208 	.word	0xffff0208

0800e5f0 <__sread>:
 800e5f0:	b510      	push	{r4, lr}
 800e5f2:	460c      	mov	r4, r1
 800e5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5f8:	f000 f910 	bl	800e81c <_read_r>
 800e5fc:	2800      	cmp	r0, #0
 800e5fe:	bfab      	itete	ge
 800e600:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e602:	89a3      	ldrhlt	r3, [r4, #12]
 800e604:	181b      	addge	r3, r3, r0
 800e606:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e60a:	bfac      	ite	ge
 800e60c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e60e:	81a3      	strhlt	r3, [r4, #12]
 800e610:	bd10      	pop	{r4, pc}

0800e612 <__swrite>:
 800e612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e616:	461f      	mov	r7, r3
 800e618:	898b      	ldrh	r3, [r1, #12]
 800e61a:	05db      	lsls	r3, r3, #23
 800e61c:	4605      	mov	r5, r0
 800e61e:	460c      	mov	r4, r1
 800e620:	4616      	mov	r6, r2
 800e622:	d505      	bpl.n	800e630 <__swrite+0x1e>
 800e624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e628:	2302      	movs	r3, #2
 800e62a:	2200      	movs	r2, #0
 800e62c:	f000 f8e4 	bl	800e7f8 <_lseek_r>
 800e630:	89a3      	ldrh	r3, [r4, #12]
 800e632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e636:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e63a:	81a3      	strh	r3, [r4, #12]
 800e63c:	4632      	mov	r2, r6
 800e63e:	463b      	mov	r3, r7
 800e640:	4628      	mov	r0, r5
 800e642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e646:	f000 b8fb 	b.w	800e840 <_write_r>

0800e64a <__sseek>:
 800e64a:	b510      	push	{r4, lr}
 800e64c:	460c      	mov	r4, r1
 800e64e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e652:	f000 f8d1 	bl	800e7f8 <_lseek_r>
 800e656:	1c43      	adds	r3, r0, #1
 800e658:	89a3      	ldrh	r3, [r4, #12]
 800e65a:	bf15      	itete	ne
 800e65c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e65e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e662:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e666:	81a3      	strheq	r3, [r4, #12]
 800e668:	bf18      	it	ne
 800e66a:	81a3      	strhne	r3, [r4, #12]
 800e66c:	bd10      	pop	{r4, pc}

0800e66e <__sclose>:
 800e66e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e672:	f000 b8b1 	b.w	800e7d8 <_close_r>

0800e676 <__swbuf_r>:
 800e676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e678:	460e      	mov	r6, r1
 800e67a:	4614      	mov	r4, r2
 800e67c:	4605      	mov	r5, r0
 800e67e:	b118      	cbz	r0, 800e688 <__swbuf_r+0x12>
 800e680:	6a03      	ldr	r3, [r0, #32]
 800e682:	b90b      	cbnz	r3, 800e688 <__swbuf_r+0x12>
 800e684:	f7ff fec8 	bl	800e418 <__sinit>
 800e688:	69a3      	ldr	r3, [r4, #24]
 800e68a:	60a3      	str	r3, [r4, #8]
 800e68c:	89a3      	ldrh	r3, [r4, #12]
 800e68e:	071a      	lsls	r2, r3, #28
 800e690:	d501      	bpl.n	800e696 <__swbuf_r+0x20>
 800e692:	6923      	ldr	r3, [r4, #16]
 800e694:	b943      	cbnz	r3, 800e6a8 <__swbuf_r+0x32>
 800e696:	4621      	mov	r1, r4
 800e698:	4628      	mov	r0, r5
 800e69a:	f000 f82b 	bl	800e6f4 <__swsetup_r>
 800e69e:	b118      	cbz	r0, 800e6a8 <__swbuf_r+0x32>
 800e6a0:	f04f 37ff 	mov.w	r7, #4294967295
 800e6a4:	4638      	mov	r0, r7
 800e6a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6a8:	6823      	ldr	r3, [r4, #0]
 800e6aa:	6922      	ldr	r2, [r4, #16]
 800e6ac:	1a98      	subs	r0, r3, r2
 800e6ae:	6963      	ldr	r3, [r4, #20]
 800e6b0:	b2f6      	uxtb	r6, r6
 800e6b2:	4283      	cmp	r3, r0
 800e6b4:	4637      	mov	r7, r6
 800e6b6:	dc05      	bgt.n	800e6c4 <__swbuf_r+0x4e>
 800e6b8:	4621      	mov	r1, r4
 800e6ba:	4628      	mov	r0, r5
 800e6bc:	f001 ff00 	bl	80104c0 <_fflush_r>
 800e6c0:	2800      	cmp	r0, #0
 800e6c2:	d1ed      	bne.n	800e6a0 <__swbuf_r+0x2a>
 800e6c4:	68a3      	ldr	r3, [r4, #8]
 800e6c6:	3b01      	subs	r3, #1
 800e6c8:	60a3      	str	r3, [r4, #8]
 800e6ca:	6823      	ldr	r3, [r4, #0]
 800e6cc:	1c5a      	adds	r2, r3, #1
 800e6ce:	6022      	str	r2, [r4, #0]
 800e6d0:	701e      	strb	r6, [r3, #0]
 800e6d2:	6962      	ldr	r2, [r4, #20]
 800e6d4:	1c43      	adds	r3, r0, #1
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d004      	beq.n	800e6e4 <__swbuf_r+0x6e>
 800e6da:	89a3      	ldrh	r3, [r4, #12]
 800e6dc:	07db      	lsls	r3, r3, #31
 800e6de:	d5e1      	bpl.n	800e6a4 <__swbuf_r+0x2e>
 800e6e0:	2e0a      	cmp	r6, #10
 800e6e2:	d1df      	bne.n	800e6a4 <__swbuf_r+0x2e>
 800e6e4:	4621      	mov	r1, r4
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	f001 feea 	bl	80104c0 <_fflush_r>
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	d0d9      	beq.n	800e6a4 <__swbuf_r+0x2e>
 800e6f0:	e7d6      	b.n	800e6a0 <__swbuf_r+0x2a>
	...

0800e6f4 <__swsetup_r>:
 800e6f4:	b538      	push	{r3, r4, r5, lr}
 800e6f6:	4b29      	ldr	r3, [pc, #164]	@ (800e79c <__swsetup_r+0xa8>)
 800e6f8:	4605      	mov	r5, r0
 800e6fa:	6818      	ldr	r0, [r3, #0]
 800e6fc:	460c      	mov	r4, r1
 800e6fe:	b118      	cbz	r0, 800e708 <__swsetup_r+0x14>
 800e700:	6a03      	ldr	r3, [r0, #32]
 800e702:	b90b      	cbnz	r3, 800e708 <__swsetup_r+0x14>
 800e704:	f7ff fe88 	bl	800e418 <__sinit>
 800e708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e70c:	0719      	lsls	r1, r3, #28
 800e70e:	d422      	bmi.n	800e756 <__swsetup_r+0x62>
 800e710:	06da      	lsls	r2, r3, #27
 800e712:	d407      	bmi.n	800e724 <__swsetup_r+0x30>
 800e714:	2209      	movs	r2, #9
 800e716:	602a      	str	r2, [r5, #0]
 800e718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e71c:	81a3      	strh	r3, [r4, #12]
 800e71e:	f04f 30ff 	mov.w	r0, #4294967295
 800e722:	e033      	b.n	800e78c <__swsetup_r+0x98>
 800e724:	0758      	lsls	r0, r3, #29
 800e726:	d512      	bpl.n	800e74e <__swsetup_r+0x5a>
 800e728:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e72a:	b141      	cbz	r1, 800e73e <__swsetup_r+0x4a>
 800e72c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e730:	4299      	cmp	r1, r3
 800e732:	d002      	beq.n	800e73a <__swsetup_r+0x46>
 800e734:	4628      	mov	r0, r5
 800e736:	f000 ff2b 	bl	800f590 <_free_r>
 800e73a:	2300      	movs	r3, #0
 800e73c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e73e:	89a3      	ldrh	r3, [r4, #12]
 800e740:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e744:	81a3      	strh	r3, [r4, #12]
 800e746:	2300      	movs	r3, #0
 800e748:	6063      	str	r3, [r4, #4]
 800e74a:	6923      	ldr	r3, [r4, #16]
 800e74c:	6023      	str	r3, [r4, #0]
 800e74e:	89a3      	ldrh	r3, [r4, #12]
 800e750:	f043 0308 	orr.w	r3, r3, #8
 800e754:	81a3      	strh	r3, [r4, #12]
 800e756:	6923      	ldr	r3, [r4, #16]
 800e758:	b94b      	cbnz	r3, 800e76e <__swsetup_r+0x7a>
 800e75a:	89a3      	ldrh	r3, [r4, #12]
 800e75c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e764:	d003      	beq.n	800e76e <__swsetup_r+0x7a>
 800e766:	4621      	mov	r1, r4
 800e768:	4628      	mov	r0, r5
 800e76a:	f001 fef7 	bl	801055c <__smakebuf_r>
 800e76e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e772:	f013 0201 	ands.w	r2, r3, #1
 800e776:	d00a      	beq.n	800e78e <__swsetup_r+0x9a>
 800e778:	2200      	movs	r2, #0
 800e77a:	60a2      	str	r2, [r4, #8]
 800e77c:	6962      	ldr	r2, [r4, #20]
 800e77e:	4252      	negs	r2, r2
 800e780:	61a2      	str	r2, [r4, #24]
 800e782:	6922      	ldr	r2, [r4, #16]
 800e784:	b942      	cbnz	r2, 800e798 <__swsetup_r+0xa4>
 800e786:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e78a:	d1c5      	bne.n	800e718 <__swsetup_r+0x24>
 800e78c:	bd38      	pop	{r3, r4, r5, pc}
 800e78e:	0799      	lsls	r1, r3, #30
 800e790:	bf58      	it	pl
 800e792:	6962      	ldrpl	r2, [r4, #20]
 800e794:	60a2      	str	r2, [r4, #8]
 800e796:	e7f4      	b.n	800e782 <__swsetup_r+0x8e>
 800e798:	2000      	movs	r0, #0
 800e79a:	e7f7      	b.n	800e78c <__swsetup_r+0x98>
 800e79c:	20000140 	.word	0x20000140

0800e7a0 <memcmp>:
 800e7a0:	b510      	push	{r4, lr}
 800e7a2:	3901      	subs	r1, #1
 800e7a4:	4402      	add	r2, r0
 800e7a6:	4290      	cmp	r0, r2
 800e7a8:	d101      	bne.n	800e7ae <memcmp+0xe>
 800e7aa:	2000      	movs	r0, #0
 800e7ac:	e005      	b.n	800e7ba <memcmp+0x1a>
 800e7ae:	7803      	ldrb	r3, [r0, #0]
 800e7b0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e7b4:	42a3      	cmp	r3, r4
 800e7b6:	d001      	beq.n	800e7bc <memcmp+0x1c>
 800e7b8:	1b18      	subs	r0, r3, r4
 800e7ba:	bd10      	pop	{r4, pc}
 800e7bc:	3001      	adds	r0, #1
 800e7be:	e7f2      	b.n	800e7a6 <memcmp+0x6>

0800e7c0 <memset>:
 800e7c0:	4402      	add	r2, r0
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	d100      	bne.n	800e7ca <memset+0xa>
 800e7c8:	4770      	bx	lr
 800e7ca:	f803 1b01 	strb.w	r1, [r3], #1
 800e7ce:	e7f9      	b.n	800e7c4 <memset+0x4>

0800e7d0 <_localeconv_r>:
 800e7d0:	4800      	ldr	r0, [pc, #0]	@ (800e7d4 <_localeconv_r+0x4>)
 800e7d2:	4770      	bx	lr
 800e7d4:	20000280 	.word	0x20000280

0800e7d8 <_close_r>:
 800e7d8:	b538      	push	{r3, r4, r5, lr}
 800e7da:	4d06      	ldr	r5, [pc, #24]	@ (800e7f4 <_close_r+0x1c>)
 800e7dc:	2300      	movs	r3, #0
 800e7de:	4604      	mov	r4, r0
 800e7e0:	4608      	mov	r0, r1
 800e7e2:	602b      	str	r3, [r5, #0]
 800e7e4:	f7f6 f9fa 	bl	8004bdc <_close>
 800e7e8:	1c43      	adds	r3, r0, #1
 800e7ea:	d102      	bne.n	800e7f2 <_close_r+0x1a>
 800e7ec:	682b      	ldr	r3, [r5, #0]
 800e7ee:	b103      	cbz	r3, 800e7f2 <_close_r+0x1a>
 800e7f0:	6023      	str	r3, [r4, #0]
 800e7f2:	bd38      	pop	{r3, r4, r5, pc}
 800e7f4:	20001928 	.word	0x20001928

0800e7f8 <_lseek_r>:
 800e7f8:	b538      	push	{r3, r4, r5, lr}
 800e7fa:	4d07      	ldr	r5, [pc, #28]	@ (800e818 <_lseek_r+0x20>)
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	4608      	mov	r0, r1
 800e800:	4611      	mov	r1, r2
 800e802:	2200      	movs	r2, #0
 800e804:	602a      	str	r2, [r5, #0]
 800e806:	461a      	mov	r2, r3
 800e808:	f7f6 fa0f 	bl	8004c2a <_lseek>
 800e80c:	1c43      	adds	r3, r0, #1
 800e80e:	d102      	bne.n	800e816 <_lseek_r+0x1e>
 800e810:	682b      	ldr	r3, [r5, #0]
 800e812:	b103      	cbz	r3, 800e816 <_lseek_r+0x1e>
 800e814:	6023      	str	r3, [r4, #0]
 800e816:	bd38      	pop	{r3, r4, r5, pc}
 800e818:	20001928 	.word	0x20001928

0800e81c <_read_r>:
 800e81c:	b538      	push	{r3, r4, r5, lr}
 800e81e:	4d07      	ldr	r5, [pc, #28]	@ (800e83c <_read_r+0x20>)
 800e820:	4604      	mov	r4, r0
 800e822:	4608      	mov	r0, r1
 800e824:	4611      	mov	r1, r2
 800e826:	2200      	movs	r2, #0
 800e828:	602a      	str	r2, [r5, #0]
 800e82a:	461a      	mov	r2, r3
 800e82c:	f7f6 f99d 	bl	8004b6a <_read>
 800e830:	1c43      	adds	r3, r0, #1
 800e832:	d102      	bne.n	800e83a <_read_r+0x1e>
 800e834:	682b      	ldr	r3, [r5, #0]
 800e836:	b103      	cbz	r3, 800e83a <_read_r+0x1e>
 800e838:	6023      	str	r3, [r4, #0]
 800e83a:	bd38      	pop	{r3, r4, r5, pc}
 800e83c:	20001928 	.word	0x20001928

0800e840 <_write_r>:
 800e840:	b538      	push	{r3, r4, r5, lr}
 800e842:	4d07      	ldr	r5, [pc, #28]	@ (800e860 <_write_r+0x20>)
 800e844:	4604      	mov	r4, r0
 800e846:	4608      	mov	r0, r1
 800e848:	4611      	mov	r1, r2
 800e84a:	2200      	movs	r2, #0
 800e84c:	602a      	str	r2, [r5, #0]
 800e84e:	461a      	mov	r2, r3
 800e850:	f7f6 f9a8 	bl	8004ba4 <_write>
 800e854:	1c43      	adds	r3, r0, #1
 800e856:	d102      	bne.n	800e85e <_write_r+0x1e>
 800e858:	682b      	ldr	r3, [r5, #0]
 800e85a:	b103      	cbz	r3, 800e85e <_write_r+0x1e>
 800e85c:	6023      	str	r3, [r4, #0]
 800e85e:	bd38      	pop	{r3, r4, r5, pc}
 800e860:	20001928 	.word	0x20001928

0800e864 <__errno>:
 800e864:	4b01      	ldr	r3, [pc, #4]	@ (800e86c <__errno+0x8>)
 800e866:	6818      	ldr	r0, [r3, #0]
 800e868:	4770      	bx	lr
 800e86a:	bf00      	nop
 800e86c:	20000140 	.word	0x20000140

0800e870 <__libc_init_array>:
 800e870:	b570      	push	{r4, r5, r6, lr}
 800e872:	4d0d      	ldr	r5, [pc, #52]	@ (800e8a8 <__libc_init_array+0x38>)
 800e874:	4c0d      	ldr	r4, [pc, #52]	@ (800e8ac <__libc_init_array+0x3c>)
 800e876:	1b64      	subs	r4, r4, r5
 800e878:	10a4      	asrs	r4, r4, #2
 800e87a:	2600      	movs	r6, #0
 800e87c:	42a6      	cmp	r6, r4
 800e87e:	d109      	bne.n	800e894 <__libc_init_array+0x24>
 800e880:	4d0b      	ldr	r5, [pc, #44]	@ (800e8b0 <__libc_init_array+0x40>)
 800e882:	4c0c      	ldr	r4, [pc, #48]	@ (800e8b4 <__libc_init_array+0x44>)
 800e884:	f002 fba0 	bl	8010fc8 <_init>
 800e888:	1b64      	subs	r4, r4, r5
 800e88a:	10a4      	asrs	r4, r4, #2
 800e88c:	2600      	movs	r6, #0
 800e88e:	42a6      	cmp	r6, r4
 800e890:	d105      	bne.n	800e89e <__libc_init_array+0x2e>
 800e892:	bd70      	pop	{r4, r5, r6, pc}
 800e894:	f855 3b04 	ldr.w	r3, [r5], #4
 800e898:	4798      	blx	r3
 800e89a:	3601      	adds	r6, #1
 800e89c:	e7ee      	b.n	800e87c <__libc_init_array+0xc>
 800e89e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8a2:	4798      	blx	r3
 800e8a4:	3601      	adds	r6, #1
 800e8a6:	e7f2      	b.n	800e88e <__libc_init_array+0x1e>
 800e8a8:	0801205c 	.word	0x0801205c
 800e8ac:	0801205c 	.word	0x0801205c
 800e8b0:	0801205c 	.word	0x0801205c
 800e8b4:	08012060 	.word	0x08012060

0800e8b8 <__retarget_lock_init_recursive>:
 800e8b8:	4770      	bx	lr

0800e8ba <__retarget_lock_acquire_recursive>:
 800e8ba:	4770      	bx	lr

0800e8bc <__retarget_lock_release_recursive>:
 800e8bc:	4770      	bx	lr

0800e8be <memcpy>:
 800e8be:	440a      	add	r2, r1
 800e8c0:	4291      	cmp	r1, r2
 800e8c2:	f100 33ff 	add.w	r3, r0, #4294967295
 800e8c6:	d100      	bne.n	800e8ca <memcpy+0xc>
 800e8c8:	4770      	bx	lr
 800e8ca:	b510      	push	{r4, lr}
 800e8cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8d4:	4291      	cmp	r1, r2
 800e8d6:	d1f9      	bne.n	800e8cc <memcpy+0xe>
 800e8d8:	bd10      	pop	{r4, pc}

0800e8da <quorem>:
 800e8da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8de:	6903      	ldr	r3, [r0, #16]
 800e8e0:	690c      	ldr	r4, [r1, #16]
 800e8e2:	42a3      	cmp	r3, r4
 800e8e4:	4607      	mov	r7, r0
 800e8e6:	db7e      	blt.n	800e9e6 <quorem+0x10c>
 800e8e8:	3c01      	subs	r4, #1
 800e8ea:	f101 0814 	add.w	r8, r1, #20
 800e8ee:	00a3      	lsls	r3, r4, #2
 800e8f0:	f100 0514 	add.w	r5, r0, #20
 800e8f4:	9300      	str	r3, [sp, #0]
 800e8f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e8fa:	9301      	str	r3, [sp, #4]
 800e8fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e900:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e904:	3301      	adds	r3, #1
 800e906:	429a      	cmp	r2, r3
 800e908:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e90c:	fbb2 f6f3 	udiv	r6, r2, r3
 800e910:	d32e      	bcc.n	800e970 <quorem+0x96>
 800e912:	f04f 0a00 	mov.w	sl, #0
 800e916:	46c4      	mov	ip, r8
 800e918:	46ae      	mov	lr, r5
 800e91a:	46d3      	mov	fp, sl
 800e91c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e920:	b298      	uxth	r0, r3
 800e922:	fb06 a000 	mla	r0, r6, r0, sl
 800e926:	0c02      	lsrs	r2, r0, #16
 800e928:	0c1b      	lsrs	r3, r3, #16
 800e92a:	fb06 2303 	mla	r3, r6, r3, r2
 800e92e:	f8de 2000 	ldr.w	r2, [lr]
 800e932:	b280      	uxth	r0, r0
 800e934:	b292      	uxth	r2, r2
 800e936:	1a12      	subs	r2, r2, r0
 800e938:	445a      	add	r2, fp
 800e93a:	f8de 0000 	ldr.w	r0, [lr]
 800e93e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e942:	b29b      	uxth	r3, r3
 800e944:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e948:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e94c:	b292      	uxth	r2, r2
 800e94e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e952:	45e1      	cmp	r9, ip
 800e954:	f84e 2b04 	str.w	r2, [lr], #4
 800e958:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e95c:	d2de      	bcs.n	800e91c <quorem+0x42>
 800e95e:	9b00      	ldr	r3, [sp, #0]
 800e960:	58eb      	ldr	r3, [r5, r3]
 800e962:	b92b      	cbnz	r3, 800e970 <quorem+0x96>
 800e964:	9b01      	ldr	r3, [sp, #4]
 800e966:	3b04      	subs	r3, #4
 800e968:	429d      	cmp	r5, r3
 800e96a:	461a      	mov	r2, r3
 800e96c:	d32f      	bcc.n	800e9ce <quorem+0xf4>
 800e96e:	613c      	str	r4, [r7, #16]
 800e970:	4638      	mov	r0, r7
 800e972:	f001 f97f 	bl	800fc74 <__mcmp>
 800e976:	2800      	cmp	r0, #0
 800e978:	db25      	blt.n	800e9c6 <quorem+0xec>
 800e97a:	4629      	mov	r1, r5
 800e97c:	2000      	movs	r0, #0
 800e97e:	f858 2b04 	ldr.w	r2, [r8], #4
 800e982:	f8d1 c000 	ldr.w	ip, [r1]
 800e986:	fa1f fe82 	uxth.w	lr, r2
 800e98a:	fa1f f38c 	uxth.w	r3, ip
 800e98e:	eba3 030e 	sub.w	r3, r3, lr
 800e992:	4403      	add	r3, r0
 800e994:	0c12      	lsrs	r2, r2, #16
 800e996:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e99a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9a4:	45c1      	cmp	r9, r8
 800e9a6:	f841 3b04 	str.w	r3, [r1], #4
 800e9aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e9ae:	d2e6      	bcs.n	800e97e <quorem+0xa4>
 800e9b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e9b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e9b8:	b922      	cbnz	r2, 800e9c4 <quorem+0xea>
 800e9ba:	3b04      	subs	r3, #4
 800e9bc:	429d      	cmp	r5, r3
 800e9be:	461a      	mov	r2, r3
 800e9c0:	d30b      	bcc.n	800e9da <quorem+0x100>
 800e9c2:	613c      	str	r4, [r7, #16]
 800e9c4:	3601      	adds	r6, #1
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	b003      	add	sp, #12
 800e9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ce:	6812      	ldr	r2, [r2, #0]
 800e9d0:	3b04      	subs	r3, #4
 800e9d2:	2a00      	cmp	r2, #0
 800e9d4:	d1cb      	bne.n	800e96e <quorem+0x94>
 800e9d6:	3c01      	subs	r4, #1
 800e9d8:	e7c6      	b.n	800e968 <quorem+0x8e>
 800e9da:	6812      	ldr	r2, [r2, #0]
 800e9dc:	3b04      	subs	r3, #4
 800e9de:	2a00      	cmp	r2, #0
 800e9e0:	d1ef      	bne.n	800e9c2 <quorem+0xe8>
 800e9e2:	3c01      	subs	r4, #1
 800e9e4:	e7ea      	b.n	800e9bc <quorem+0xe2>
 800e9e6:	2000      	movs	r0, #0
 800e9e8:	e7ee      	b.n	800e9c8 <quorem+0xee>
 800e9ea:	0000      	movs	r0, r0
 800e9ec:	0000      	movs	r0, r0
	...

0800e9f0 <_dtoa_r>:
 800e9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9f4:	69c7      	ldr	r7, [r0, #28]
 800e9f6:	b097      	sub	sp, #92	@ 0x5c
 800e9f8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e9fc:	ec55 4b10 	vmov	r4, r5, d0
 800ea00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ea02:	9107      	str	r1, [sp, #28]
 800ea04:	4681      	mov	r9, r0
 800ea06:	920c      	str	r2, [sp, #48]	@ 0x30
 800ea08:	9311      	str	r3, [sp, #68]	@ 0x44
 800ea0a:	b97f      	cbnz	r7, 800ea2c <_dtoa_r+0x3c>
 800ea0c:	2010      	movs	r0, #16
 800ea0e:	f000 fe09 	bl	800f624 <malloc>
 800ea12:	4602      	mov	r2, r0
 800ea14:	f8c9 001c 	str.w	r0, [r9, #28]
 800ea18:	b920      	cbnz	r0, 800ea24 <_dtoa_r+0x34>
 800ea1a:	4ba9      	ldr	r3, [pc, #676]	@ (800ecc0 <_dtoa_r+0x2d0>)
 800ea1c:	21ef      	movs	r1, #239	@ 0xef
 800ea1e:	48a9      	ldr	r0, [pc, #676]	@ (800ecc4 <_dtoa_r+0x2d4>)
 800ea20:	f001 fe24 	bl	801066c <__assert_func>
 800ea24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ea28:	6007      	str	r7, [r0, #0]
 800ea2a:	60c7      	str	r7, [r0, #12]
 800ea2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea30:	6819      	ldr	r1, [r3, #0]
 800ea32:	b159      	cbz	r1, 800ea4c <_dtoa_r+0x5c>
 800ea34:	685a      	ldr	r2, [r3, #4]
 800ea36:	604a      	str	r2, [r1, #4]
 800ea38:	2301      	movs	r3, #1
 800ea3a:	4093      	lsls	r3, r2
 800ea3c:	608b      	str	r3, [r1, #8]
 800ea3e:	4648      	mov	r0, r9
 800ea40:	f000 fee6 	bl	800f810 <_Bfree>
 800ea44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea48:	2200      	movs	r2, #0
 800ea4a:	601a      	str	r2, [r3, #0]
 800ea4c:	1e2b      	subs	r3, r5, #0
 800ea4e:	bfb9      	ittee	lt
 800ea50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ea54:	9305      	strlt	r3, [sp, #20]
 800ea56:	2300      	movge	r3, #0
 800ea58:	6033      	strge	r3, [r6, #0]
 800ea5a:	9f05      	ldr	r7, [sp, #20]
 800ea5c:	4b9a      	ldr	r3, [pc, #616]	@ (800ecc8 <_dtoa_r+0x2d8>)
 800ea5e:	bfbc      	itt	lt
 800ea60:	2201      	movlt	r2, #1
 800ea62:	6032      	strlt	r2, [r6, #0]
 800ea64:	43bb      	bics	r3, r7
 800ea66:	d112      	bne.n	800ea8e <_dtoa_r+0x9e>
 800ea68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ea6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ea6e:	6013      	str	r3, [r2, #0]
 800ea70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea74:	4323      	orrs	r3, r4
 800ea76:	f000 855a 	beq.w	800f52e <_dtoa_r+0xb3e>
 800ea7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea7c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ecdc <_dtoa_r+0x2ec>
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	f000 855c 	beq.w	800f53e <_dtoa_r+0xb4e>
 800ea86:	f10a 0303 	add.w	r3, sl, #3
 800ea8a:	f000 bd56 	b.w	800f53a <_dtoa_r+0xb4a>
 800ea8e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ea92:	2200      	movs	r2, #0
 800ea94:	ec51 0b17 	vmov	r0, r1, d7
 800ea98:	2300      	movs	r3, #0
 800ea9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ea9e:	f7f2 f813 	bl	8000ac8 <__aeabi_dcmpeq>
 800eaa2:	4680      	mov	r8, r0
 800eaa4:	b158      	cbz	r0, 800eabe <_dtoa_r+0xce>
 800eaa6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	6013      	str	r3, [r2, #0]
 800eaac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eaae:	b113      	cbz	r3, 800eab6 <_dtoa_r+0xc6>
 800eab0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800eab2:	4b86      	ldr	r3, [pc, #536]	@ (800eccc <_dtoa_r+0x2dc>)
 800eab4:	6013      	str	r3, [r2, #0]
 800eab6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ece0 <_dtoa_r+0x2f0>
 800eaba:	f000 bd40 	b.w	800f53e <_dtoa_r+0xb4e>
 800eabe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800eac2:	aa14      	add	r2, sp, #80	@ 0x50
 800eac4:	a915      	add	r1, sp, #84	@ 0x54
 800eac6:	4648      	mov	r0, r9
 800eac8:	f001 f984 	bl	800fdd4 <__d2b>
 800eacc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ead0:	9002      	str	r0, [sp, #8]
 800ead2:	2e00      	cmp	r6, #0
 800ead4:	d078      	beq.n	800ebc8 <_dtoa_r+0x1d8>
 800ead6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ead8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800eadc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eae0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eae4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800eae8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eaec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	4b76      	ldr	r3, [pc, #472]	@ (800ecd0 <_dtoa_r+0x2e0>)
 800eaf6:	f7f1 fbc7 	bl	8000288 <__aeabi_dsub>
 800eafa:	a36b      	add	r3, pc, #428	@ (adr r3, 800eca8 <_dtoa_r+0x2b8>)
 800eafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb00:	f7f1 fd7a 	bl	80005f8 <__aeabi_dmul>
 800eb04:	a36a      	add	r3, pc, #424	@ (adr r3, 800ecb0 <_dtoa_r+0x2c0>)
 800eb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0a:	f7f1 fbbf 	bl	800028c <__adddf3>
 800eb0e:	4604      	mov	r4, r0
 800eb10:	4630      	mov	r0, r6
 800eb12:	460d      	mov	r5, r1
 800eb14:	f7f1 fd06 	bl	8000524 <__aeabi_i2d>
 800eb18:	a367      	add	r3, pc, #412	@ (adr r3, 800ecb8 <_dtoa_r+0x2c8>)
 800eb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1e:	f7f1 fd6b 	bl	80005f8 <__aeabi_dmul>
 800eb22:	4602      	mov	r2, r0
 800eb24:	460b      	mov	r3, r1
 800eb26:	4620      	mov	r0, r4
 800eb28:	4629      	mov	r1, r5
 800eb2a:	f7f1 fbaf 	bl	800028c <__adddf3>
 800eb2e:	4604      	mov	r4, r0
 800eb30:	460d      	mov	r5, r1
 800eb32:	f7f2 f811 	bl	8000b58 <__aeabi_d2iz>
 800eb36:	2200      	movs	r2, #0
 800eb38:	4607      	mov	r7, r0
 800eb3a:	2300      	movs	r3, #0
 800eb3c:	4620      	mov	r0, r4
 800eb3e:	4629      	mov	r1, r5
 800eb40:	f7f1 ffcc 	bl	8000adc <__aeabi_dcmplt>
 800eb44:	b140      	cbz	r0, 800eb58 <_dtoa_r+0x168>
 800eb46:	4638      	mov	r0, r7
 800eb48:	f7f1 fcec 	bl	8000524 <__aeabi_i2d>
 800eb4c:	4622      	mov	r2, r4
 800eb4e:	462b      	mov	r3, r5
 800eb50:	f7f1 ffba 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb54:	b900      	cbnz	r0, 800eb58 <_dtoa_r+0x168>
 800eb56:	3f01      	subs	r7, #1
 800eb58:	2f16      	cmp	r7, #22
 800eb5a:	d852      	bhi.n	800ec02 <_dtoa_r+0x212>
 800eb5c:	4b5d      	ldr	r3, [pc, #372]	@ (800ecd4 <_dtoa_r+0x2e4>)
 800eb5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb6a:	f7f1 ffb7 	bl	8000adc <__aeabi_dcmplt>
 800eb6e:	2800      	cmp	r0, #0
 800eb70:	d049      	beq.n	800ec06 <_dtoa_r+0x216>
 800eb72:	3f01      	subs	r7, #1
 800eb74:	2300      	movs	r3, #0
 800eb76:	9310      	str	r3, [sp, #64]	@ 0x40
 800eb78:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eb7a:	1b9b      	subs	r3, r3, r6
 800eb7c:	1e5a      	subs	r2, r3, #1
 800eb7e:	bf45      	ittet	mi
 800eb80:	f1c3 0301 	rsbmi	r3, r3, #1
 800eb84:	9300      	strmi	r3, [sp, #0]
 800eb86:	2300      	movpl	r3, #0
 800eb88:	2300      	movmi	r3, #0
 800eb8a:	9206      	str	r2, [sp, #24]
 800eb8c:	bf54      	ite	pl
 800eb8e:	9300      	strpl	r3, [sp, #0]
 800eb90:	9306      	strmi	r3, [sp, #24]
 800eb92:	2f00      	cmp	r7, #0
 800eb94:	db39      	blt.n	800ec0a <_dtoa_r+0x21a>
 800eb96:	9b06      	ldr	r3, [sp, #24]
 800eb98:	970d      	str	r7, [sp, #52]	@ 0x34
 800eb9a:	443b      	add	r3, r7
 800eb9c:	9306      	str	r3, [sp, #24]
 800eb9e:	2300      	movs	r3, #0
 800eba0:	9308      	str	r3, [sp, #32]
 800eba2:	9b07      	ldr	r3, [sp, #28]
 800eba4:	2b09      	cmp	r3, #9
 800eba6:	d863      	bhi.n	800ec70 <_dtoa_r+0x280>
 800eba8:	2b05      	cmp	r3, #5
 800ebaa:	bfc4      	itt	gt
 800ebac:	3b04      	subgt	r3, #4
 800ebae:	9307      	strgt	r3, [sp, #28]
 800ebb0:	9b07      	ldr	r3, [sp, #28]
 800ebb2:	f1a3 0302 	sub.w	r3, r3, #2
 800ebb6:	bfcc      	ite	gt
 800ebb8:	2400      	movgt	r4, #0
 800ebba:	2401      	movle	r4, #1
 800ebbc:	2b03      	cmp	r3, #3
 800ebbe:	d863      	bhi.n	800ec88 <_dtoa_r+0x298>
 800ebc0:	e8df f003 	tbb	[pc, r3]
 800ebc4:	2b375452 	.word	0x2b375452
 800ebc8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ebcc:	441e      	add	r6, r3
 800ebce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ebd2:	2b20      	cmp	r3, #32
 800ebd4:	bfc1      	itttt	gt
 800ebd6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ebda:	409f      	lslgt	r7, r3
 800ebdc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ebe0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ebe4:	bfd6      	itet	le
 800ebe6:	f1c3 0320 	rsble	r3, r3, #32
 800ebea:	ea47 0003 	orrgt.w	r0, r7, r3
 800ebee:	fa04 f003 	lslle.w	r0, r4, r3
 800ebf2:	f7f1 fc87 	bl	8000504 <__aeabi_ui2d>
 800ebf6:	2201      	movs	r2, #1
 800ebf8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ebfc:	3e01      	subs	r6, #1
 800ebfe:	9212      	str	r2, [sp, #72]	@ 0x48
 800ec00:	e776      	b.n	800eaf0 <_dtoa_r+0x100>
 800ec02:	2301      	movs	r3, #1
 800ec04:	e7b7      	b.n	800eb76 <_dtoa_r+0x186>
 800ec06:	9010      	str	r0, [sp, #64]	@ 0x40
 800ec08:	e7b6      	b.n	800eb78 <_dtoa_r+0x188>
 800ec0a:	9b00      	ldr	r3, [sp, #0]
 800ec0c:	1bdb      	subs	r3, r3, r7
 800ec0e:	9300      	str	r3, [sp, #0]
 800ec10:	427b      	negs	r3, r7
 800ec12:	9308      	str	r3, [sp, #32]
 800ec14:	2300      	movs	r3, #0
 800ec16:	930d      	str	r3, [sp, #52]	@ 0x34
 800ec18:	e7c3      	b.n	800eba2 <_dtoa_r+0x1b2>
 800ec1a:	2301      	movs	r3, #1
 800ec1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec20:	eb07 0b03 	add.w	fp, r7, r3
 800ec24:	f10b 0301 	add.w	r3, fp, #1
 800ec28:	2b01      	cmp	r3, #1
 800ec2a:	9303      	str	r3, [sp, #12]
 800ec2c:	bfb8      	it	lt
 800ec2e:	2301      	movlt	r3, #1
 800ec30:	e006      	b.n	800ec40 <_dtoa_r+0x250>
 800ec32:	2301      	movs	r3, #1
 800ec34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	dd28      	ble.n	800ec8e <_dtoa_r+0x29e>
 800ec3c:	469b      	mov	fp, r3
 800ec3e:	9303      	str	r3, [sp, #12]
 800ec40:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ec44:	2100      	movs	r1, #0
 800ec46:	2204      	movs	r2, #4
 800ec48:	f102 0514 	add.w	r5, r2, #20
 800ec4c:	429d      	cmp	r5, r3
 800ec4e:	d926      	bls.n	800ec9e <_dtoa_r+0x2ae>
 800ec50:	6041      	str	r1, [r0, #4]
 800ec52:	4648      	mov	r0, r9
 800ec54:	f000 fd9c 	bl	800f790 <_Balloc>
 800ec58:	4682      	mov	sl, r0
 800ec5a:	2800      	cmp	r0, #0
 800ec5c:	d142      	bne.n	800ece4 <_dtoa_r+0x2f4>
 800ec5e:	4b1e      	ldr	r3, [pc, #120]	@ (800ecd8 <_dtoa_r+0x2e8>)
 800ec60:	4602      	mov	r2, r0
 800ec62:	f240 11af 	movw	r1, #431	@ 0x1af
 800ec66:	e6da      	b.n	800ea1e <_dtoa_r+0x2e>
 800ec68:	2300      	movs	r3, #0
 800ec6a:	e7e3      	b.n	800ec34 <_dtoa_r+0x244>
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	e7d5      	b.n	800ec1c <_dtoa_r+0x22c>
 800ec70:	2401      	movs	r4, #1
 800ec72:	2300      	movs	r3, #0
 800ec74:	9307      	str	r3, [sp, #28]
 800ec76:	9409      	str	r4, [sp, #36]	@ 0x24
 800ec78:	f04f 3bff 	mov.w	fp, #4294967295
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec82:	2312      	movs	r3, #18
 800ec84:	920c      	str	r2, [sp, #48]	@ 0x30
 800ec86:	e7db      	b.n	800ec40 <_dtoa_r+0x250>
 800ec88:	2301      	movs	r3, #1
 800ec8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec8c:	e7f4      	b.n	800ec78 <_dtoa_r+0x288>
 800ec8e:	f04f 0b01 	mov.w	fp, #1
 800ec92:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec96:	465b      	mov	r3, fp
 800ec98:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ec9c:	e7d0      	b.n	800ec40 <_dtoa_r+0x250>
 800ec9e:	3101      	adds	r1, #1
 800eca0:	0052      	lsls	r2, r2, #1
 800eca2:	e7d1      	b.n	800ec48 <_dtoa_r+0x258>
 800eca4:	f3af 8000 	nop.w
 800eca8:	636f4361 	.word	0x636f4361
 800ecac:	3fd287a7 	.word	0x3fd287a7
 800ecb0:	8b60c8b3 	.word	0x8b60c8b3
 800ecb4:	3fc68a28 	.word	0x3fc68a28
 800ecb8:	509f79fb 	.word	0x509f79fb
 800ecbc:	3fd34413 	.word	0x3fd34413
 800ecc0:	08011d05 	.word	0x08011d05
 800ecc4:	08011d1c 	.word	0x08011d1c
 800ecc8:	7ff00000 	.word	0x7ff00000
 800eccc:	08011cd5 	.word	0x08011cd5
 800ecd0:	3ff80000 	.word	0x3ff80000
 800ecd4:	08011e70 	.word	0x08011e70
 800ecd8:	08011d74 	.word	0x08011d74
 800ecdc:	08011d01 	.word	0x08011d01
 800ece0:	08011cd4 	.word	0x08011cd4
 800ece4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ece8:	6018      	str	r0, [r3, #0]
 800ecea:	9b03      	ldr	r3, [sp, #12]
 800ecec:	2b0e      	cmp	r3, #14
 800ecee:	f200 80a1 	bhi.w	800ee34 <_dtoa_r+0x444>
 800ecf2:	2c00      	cmp	r4, #0
 800ecf4:	f000 809e 	beq.w	800ee34 <_dtoa_r+0x444>
 800ecf8:	2f00      	cmp	r7, #0
 800ecfa:	dd33      	ble.n	800ed64 <_dtoa_r+0x374>
 800ecfc:	4b9c      	ldr	r3, [pc, #624]	@ (800ef70 <_dtoa_r+0x580>)
 800ecfe:	f007 020f 	and.w	r2, r7, #15
 800ed02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed06:	ed93 7b00 	vldr	d7, [r3]
 800ed0a:	05f8      	lsls	r0, r7, #23
 800ed0c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ed10:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ed14:	d516      	bpl.n	800ed44 <_dtoa_r+0x354>
 800ed16:	4b97      	ldr	r3, [pc, #604]	@ (800ef74 <_dtoa_r+0x584>)
 800ed18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed20:	f7f1 fd94 	bl	800084c <__aeabi_ddiv>
 800ed24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed28:	f004 040f 	and.w	r4, r4, #15
 800ed2c:	2603      	movs	r6, #3
 800ed2e:	4d91      	ldr	r5, [pc, #580]	@ (800ef74 <_dtoa_r+0x584>)
 800ed30:	b954      	cbnz	r4, 800ed48 <_dtoa_r+0x358>
 800ed32:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed3a:	f7f1 fd87 	bl	800084c <__aeabi_ddiv>
 800ed3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed42:	e028      	b.n	800ed96 <_dtoa_r+0x3a6>
 800ed44:	2602      	movs	r6, #2
 800ed46:	e7f2      	b.n	800ed2e <_dtoa_r+0x33e>
 800ed48:	07e1      	lsls	r1, r4, #31
 800ed4a:	d508      	bpl.n	800ed5e <_dtoa_r+0x36e>
 800ed4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ed50:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed54:	f7f1 fc50 	bl	80005f8 <__aeabi_dmul>
 800ed58:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed5c:	3601      	adds	r6, #1
 800ed5e:	1064      	asrs	r4, r4, #1
 800ed60:	3508      	adds	r5, #8
 800ed62:	e7e5      	b.n	800ed30 <_dtoa_r+0x340>
 800ed64:	f000 80af 	beq.w	800eec6 <_dtoa_r+0x4d6>
 800ed68:	427c      	negs	r4, r7
 800ed6a:	4b81      	ldr	r3, [pc, #516]	@ (800ef70 <_dtoa_r+0x580>)
 800ed6c:	4d81      	ldr	r5, [pc, #516]	@ (800ef74 <_dtoa_r+0x584>)
 800ed6e:	f004 020f 	and.w	r2, r4, #15
 800ed72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed7e:	f7f1 fc3b 	bl	80005f8 <__aeabi_dmul>
 800ed82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed86:	1124      	asrs	r4, r4, #4
 800ed88:	2300      	movs	r3, #0
 800ed8a:	2602      	movs	r6, #2
 800ed8c:	2c00      	cmp	r4, #0
 800ed8e:	f040 808f 	bne.w	800eeb0 <_dtoa_r+0x4c0>
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d1d3      	bne.n	800ed3e <_dtoa_r+0x34e>
 800ed96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ed98:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	f000 8094 	beq.w	800eeca <_dtoa_r+0x4da>
 800eda2:	4b75      	ldr	r3, [pc, #468]	@ (800ef78 <_dtoa_r+0x588>)
 800eda4:	2200      	movs	r2, #0
 800eda6:	4620      	mov	r0, r4
 800eda8:	4629      	mov	r1, r5
 800edaa:	f7f1 fe97 	bl	8000adc <__aeabi_dcmplt>
 800edae:	2800      	cmp	r0, #0
 800edb0:	f000 808b 	beq.w	800eeca <_dtoa_r+0x4da>
 800edb4:	9b03      	ldr	r3, [sp, #12]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	f000 8087 	beq.w	800eeca <_dtoa_r+0x4da>
 800edbc:	f1bb 0f00 	cmp.w	fp, #0
 800edc0:	dd34      	ble.n	800ee2c <_dtoa_r+0x43c>
 800edc2:	4620      	mov	r0, r4
 800edc4:	4b6d      	ldr	r3, [pc, #436]	@ (800ef7c <_dtoa_r+0x58c>)
 800edc6:	2200      	movs	r2, #0
 800edc8:	4629      	mov	r1, r5
 800edca:	f7f1 fc15 	bl	80005f8 <__aeabi_dmul>
 800edce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800edd2:	f107 38ff 	add.w	r8, r7, #4294967295
 800edd6:	3601      	adds	r6, #1
 800edd8:	465c      	mov	r4, fp
 800edda:	4630      	mov	r0, r6
 800eddc:	f7f1 fba2 	bl	8000524 <__aeabi_i2d>
 800ede0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ede4:	f7f1 fc08 	bl	80005f8 <__aeabi_dmul>
 800ede8:	4b65      	ldr	r3, [pc, #404]	@ (800ef80 <_dtoa_r+0x590>)
 800edea:	2200      	movs	r2, #0
 800edec:	f7f1 fa4e 	bl	800028c <__adddf3>
 800edf0:	4605      	mov	r5, r0
 800edf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800edf6:	2c00      	cmp	r4, #0
 800edf8:	d16a      	bne.n	800eed0 <_dtoa_r+0x4e0>
 800edfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edfe:	4b61      	ldr	r3, [pc, #388]	@ (800ef84 <_dtoa_r+0x594>)
 800ee00:	2200      	movs	r2, #0
 800ee02:	f7f1 fa41 	bl	8000288 <__aeabi_dsub>
 800ee06:	4602      	mov	r2, r0
 800ee08:	460b      	mov	r3, r1
 800ee0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ee0e:	462a      	mov	r2, r5
 800ee10:	4633      	mov	r3, r6
 800ee12:	f7f1 fe81 	bl	8000b18 <__aeabi_dcmpgt>
 800ee16:	2800      	cmp	r0, #0
 800ee18:	f040 8298 	bne.w	800f34c <_dtoa_r+0x95c>
 800ee1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee20:	462a      	mov	r2, r5
 800ee22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ee26:	f7f1 fe59 	bl	8000adc <__aeabi_dcmplt>
 800ee2a:	bb38      	cbnz	r0, 800ee7c <_dtoa_r+0x48c>
 800ee2c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ee30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ee34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	f2c0 8157 	blt.w	800f0ea <_dtoa_r+0x6fa>
 800ee3c:	2f0e      	cmp	r7, #14
 800ee3e:	f300 8154 	bgt.w	800f0ea <_dtoa_r+0x6fa>
 800ee42:	4b4b      	ldr	r3, [pc, #300]	@ (800ef70 <_dtoa_r+0x580>)
 800ee44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ee48:	ed93 7b00 	vldr	d7, [r3]
 800ee4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	ed8d 7b00 	vstr	d7, [sp]
 800ee54:	f280 80e5 	bge.w	800f022 <_dtoa_r+0x632>
 800ee58:	9b03      	ldr	r3, [sp, #12]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	f300 80e1 	bgt.w	800f022 <_dtoa_r+0x632>
 800ee60:	d10c      	bne.n	800ee7c <_dtoa_r+0x48c>
 800ee62:	4b48      	ldr	r3, [pc, #288]	@ (800ef84 <_dtoa_r+0x594>)
 800ee64:	2200      	movs	r2, #0
 800ee66:	ec51 0b17 	vmov	r0, r1, d7
 800ee6a:	f7f1 fbc5 	bl	80005f8 <__aeabi_dmul>
 800ee6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee72:	f7f1 fe47 	bl	8000b04 <__aeabi_dcmpge>
 800ee76:	2800      	cmp	r0, #0
 800ee78:	f000 8266 	beq.w	800f348 <_dtoa_r+0x958>
 800ee7c:	2400      	movs	r4, #0
 800ee7e:	4625      	mov	r5, r4
 800ee80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee82:	4656      	mov	r6, sl
 800ee84:	ea6f 0803 	mvn.w	r8, r3
 800ee88:	2700      	movs	r7, #0
 800ee8a:	4621      	mov	r1, r4
 800ee8c:	4648      	mov	r0, r9
 800ee8e:	f000 fcbf 	bl	800f810 <_Bfree>
 800ee92:	2d00      	cmp	r5, #0
 800ee94:	f000 80bd 	beq.w	800f012 <_dtoa_r+0x622>
 800ee98:	b12f      	cbz	r7, 800eea6 <_dtoa_r+0x4b6>
 800ee9a:	42af      	cmp	r7, r5
 800ee9c:	d003      	beq.n	800eea6 <_dtoa_r+0x4b6>
 800ee9e:	4639      	mov	r1, r7
 800eea0:	4648      	mov	r0, r9
 800eea2:	f000 fcb5 	bl	800f810 <_Bfree>
 800eea6:	4629      	mov	r1, r5
 800eea8:	4648      	mov	r0, r9
 800eeaa:	f000 fcb1 	bl	800f810 <_Bfree>
 800eeae:	e0b0      	b.n	800f012 <_dtoa_r+0x622>
 800eeb0:	07e2      	lsls	r2, r4, #31
 800eeb2:	d505      	bpl.n	800eec0 <_dtoa_r+0x4d0>
 800eeb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eeb8:	f7f1 fb9e 	bl	80005f8 <__aeabi_dmul>
 800eebc:	3601      	adds	r6, #1
 800eebe:	2301      	movs	r3, #1
 800eec0:	1064      	asrs	r4, r4, #1
 800eec2:	3508      	adds	r5, #8
 800eec4:	e762      	b.n	800ed8c <_dtoa_r+0x39c>
 800eec6:	2602      	movs	r6, #2
 800eec8:	e765      	b.n	800ed96 <_dtoa_r+0x3a6>
 800eeca:	9c03      	ldr	r4, [sp, #12]
 800eecc:	46b8      	mov	r8, r7
 800eece:	e784      	b.n	800edda <_dtoa_r+0x3ea>
 800eed0:	4b27      	ldr	r3, [pc, #156]	@ (800ef70 <_dtoa_r+0x580>)
 800eed2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eed4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eed8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eedc:	4454      	add	r4, sl
 800eede:	2900      	cmp	r1, #0
 800eee0:	d054      	beq.n	800ef8c <_dtoa_r+0x59c>
 800eee2:	4929      	ldr	r1, [pc, #164]	@ (800ef88 <_dtoa_r+0x598>)
 800eee4:	2000      	movs	r0, #0
 800eee6:	f7f1 fcb1 	bl	800084c <__aeabi_ddiv>
 800eeea:	4633      	mov	r3, r6
 800eeec:	462a      	mov	r2, r5
 800eeee:	f7f1 f9cb 	bl	8000288 <__aeabi_dsub>
 800eef2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eef6:	4656      	mov	r6, sl
 800eef8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eefc:	f7f1 fe2c 	bl	8000b58 <__aeabi_d2iz>
 800ef00:	4605      	mov	r5, r0
 800ef02:	f7f1 fb0f 	bl	8000524 <__aeabi_i2d>
 800ef06:	4602      	mov	r2, r0
 800ef08:	460b      	mov	r3, r1
 800ef0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef0e:	f7f1 f9bb 	bl	8000288 <__aeabi_dsub>
 800ef12:	3530      	adds	r5, #48	@ 0x30
 800ef14:	4602      	mov	r2, r0
 800ef16:	460b      	mov	r3, r1
 800ef18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef1c:	f806 5b01 	strb.w	r5, [r6], #1
 800ef20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef24:	f7f1 fdda 	bl	8000adc <__aeabi_dcmplt>
 800ef28:	2800      	cmp	r0, #0
 800ef2a:	d172      	bne.n	800f012 <_dtoa_r+0x622>
 800ef2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef30:	4911      	ldr	r1, [pc, #68]	@ (800ef78 <_dtoa_r+0x588>)
 800ef32:	2000      	movs	r0, #0
 800ef34:	f7f1 f9a8 	bl	8000288 <__aeabi_dsub>
 800ef38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef3c:	f7f1 fdce 	bl	8000adc <__aeabi_dcmplt>
 800ef40:	2800      	cmp	r0, #0
 800ef42:	f040 80b4 	bne.w	800f0ae <_dtoa_r+0x6be>
 800ef46:	42a6      	cmp	r6, r4
 800ef48:	f43f af70 	beq.w	800ee2c <_dtoa_r+0x43c>
 800ef4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ef50:	4b0a      	ldr	r3, [pc, #40]	@ (800ef7c <_dtoa_r+0x58c>)
 800ef52:	2200      	movs	r2, #0
 800ef54:	f7f1 fb50 	bl	80005f8 <__aeabi_dmul>
 800ef58:	4b08      	ldr	r3, [pc, #32]	@ (800ef7c <_dtoa_r+0x58c>)
 800ef5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef5e:	2200      	movs	r2, #0
 800ef60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef64:	f7f1 fb48 	bl	80005f8 <__aeabi_dmul>
 800ef68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef6c:	e7c4      	b.n	800eef8 <_dtoa_r+0x508>
 800ef6e:	bf00      	nop
 800ef70:	08011e70 	.word	0x08011e70
 800ef74:	08011e48 	.word	0x08011e48
 800ef78:	3ff00000 	.word	0x3ff00000
 800ef7c:	40240000 	.word	0x40240000
 800ef80:	401c0000 	.word	0x401c0000
 800ef84:	40140000 	.word	0x40140000
 800ef88:	3fe00000 	.word	0x3fe00000
 800ef8c:	4631      	mov	r1, r6
 800ef8e:	4628      	mov	r0, r5
 800ef90:	f7f1 fb32 	bl	80005f8 <__aeabi_dmul>
 800ef94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef98:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ef9a:	4656      	mov	r6, sl
 800ef9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efa0:	f7f1 fdda 	bl	8000b58 <__aeabi_d2iz>
 800efa4:	4605      	mov	r5, r0
 800efa6:	f7f1 fabd 	bl	8000524 <__aeabi_i2d>
 800efaa:	4602      	mov	r2, r0
 800efac:	460b      	mov	r3, r1
 800efae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efb2:	f7f1 f969 	bl	8000288 <__aeabi_dsub>
 800efb6:	3530      	adds	r5, #48	@ 0x30
 800efb8:	f806 5b01 	strb.w	r5, [r6], #1
 800efbc:	4602      	mov	r2, r0
 800efbe:	460b      	mov	r3, r1
 800efc0:	42a6      	cmp	r6, r4
 800efc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800efc6:	f04f 0200 	mov.w	r2, #0
 800efca:	d124      	bne.n	800f016 <_dtoa_r+0x626>
 800efcc:	4baf      	ldr	r3, [pc, #700]	@ (800f28c <_dtoa_r+0x89c>)
 800efce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800efd2:	f7f1 f95b 	bl	800028c <__adddf3>
 800efd6:	4602      	mov	r2, r0
 800efd8:	460b      	mov	r3, r1
 800efda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efde:	f7f1 fd9b 	bl	8000b18 <__aeabi_dcmpgt>
 800efe2:	2800      	cmp	r0, #0
 800efe4:	d163      	bne.n	800f0ae <_dtoa_r+0x6be>
 800efe6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800efea:	49a8      	ldr	r1, [pc, #672]	@ (800f28c <_dtoa_r+0x89c>)
 800efec:	2000      	movs	r0, #0
 800efee:	f7f1 f94b 	bl	8000288 <__aeabi_dsub>
 800eff2:	4602      	mov	r2, r0
 800eff4:	460b      	mov	r3, r1
 800eff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800effa:	f7f1 fd6f 	bl	8000adc <__aeabi_dcmplt>
 800effe:	2800      	cmp	r0, #0
 800f000:	f43f af14 	beq.w	800ee2c <_dtoa_r+0x43c>
 800f004:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f006:	1e73      	subs	r3, r6, #1
 800f008:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f00a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f00e:	2b30      	cmp	r3, #48	@ 0x30
 800f010:	d0f8      	beq.n	800f004 <_dtoa_r+0x614>
 800f012:	4647      	mov	r7, r8
 800f014:	e03b      	b.n	800f08e <_dtoa_r+0x69e>
 800f016:	4b9e      	ldr	r3, [pc, #632]	@ (800f290 <_dtoa_r+0x8a0>)
 800f018:	f7f1 faee 	bl	80005f8 <__aeabi_dmul>
 800f01c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f020:	e7bc      	b.n	800ef9c <_dtoa_r+0x5ac>
 800f022:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f026:	4656      	mov	r6, sl
 800f028:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f02c:	4620      	mov	r0, r4
 800f02e:	4629      	mov	r1, r5
 800f030:	f7f1 fc0c 	bl	800084c <__aeabi_ddiv>
 800f034:	f7f1 fd90 	bl	8000b58 <__aeabi_d2iz>
 800f038:	4680      	mov	r8, r0
 800f03a:	f7f1 fa73 	bl	8000524 <__aeabi_i2d>
 800f03e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f042:	f7f1 fad9 	bl	80005f8 <__aeabi_dmul>
 800f046:	4602      	mov	r2, r0
 800f048:	460b      	mov	r3, r1
 800f04a:	4620      	mov	r0, r4
 800f04c:	4629      	mov	r1, r5
 800f04e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f052:	f7f1 f919 	bl	8000288 <__aeabi_dsub>
 800f056:	f806 4b01 	strb.w	r4, [r6], #1
 800f05a:	9d03      	ldr	r5, [sp, #12]
 800f05c:	eba6 040a 	sub.w	r4, r6, sl
 800f060:	42a5      	cmp	r5, r4
 800f062:	4602      	mov	r2, r0
 800f064:	460b      	mov	r3, r1
 800f066:	d133      	bne.n	800f0d0 <_dtoa_r+0x6e0>
 800f068:	f7f1 f910 	bl	800028c <__adddf3>
 800f06c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f070:	4604      	mov	r4, r0
 800f072:	460d      	mov	r5, r1
 800f074:	f7f1 fd50 	bl	8000b18 <__aeabi_dcmpgt>
 800f078:	b9c0      	cbnz	r0, 800f0ac <_dtoa_r+0x6bc>
 800f07a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f07e:	4620      	mov	r0, r4
 800f080:	4629      	mov	r1, r5
 800f082:	f7f1 fd21 	bl	8000ac8 <__aeabi_dcmpeq>
 800f086:	b110      	cbz	r0, 800f08e <_dtoa_r+0x69e>
 800f088:	f018 0f01 	tst.w	r8, #1
 800f08c:	d10e      	bne.n	800f0ac <_dtoa_r+0x6bc>
 800f08e:	9902      	ldr	r1, [sp, #8]
 800f090:	4648      	mov	r0, r9
 800f092:	f000 fbbd 	bl	800f810 <_Bfree>
 800f096:	2300      	movs	r3, #0
 800f098:	7033      	strb	r3, [r6, #0]
 800f09a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f09c:	3701      	adds	r7, #1
 800f09e:	601f      	str	r7, [r3, #0]
 800f0a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	f000 824b 	beq.w	800f53e <_dtoa_r+0xb4e>
 800f0a8:	601e      	str	r6, [r3, #0]
 800f0aa:	e248      	b.n	800f53e <_dtoa_r+0xb4e>
 800f0ac:	46b8      	mov	r8, r7
 800f0ae:	4633      	mov	r3, r6
 800f0b0:	461e      	mov	r6, r3
 800f0b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0b6:	2a39      	cmp	r2, #57	@ 0x39
 800f0b8:	d106      	bne.n	800f0c8 <_dtoa_r+0x6d8>
 800f0ba:	459a      	cmp	sl, r3
 800f0bc:	d1f8      	bne.n	800f0b0 <_dtoa_r+0x6c0>
 800f0be:	2230      	movs	r2, #48	@ 0x30
 800f0c0:	f108 0801 	add.w	r8, r8, #1
 800f0c4:	f88a 2000 	strb.w	r2, [sl]
 800f0c8:	781a      	ldrb	r2, [r3, #0]
 800f0ca:	3201      	adds	r2, #1
 800f0cc:	701a      	strb	r2, [r3, #0]
 800f0ce:	e7a0      	b.n	800f012 <_dtoa_r+0x622>
 800f0d0:	4b6f      	ldr	r3, [pc, #444]	@ (800f290 <_dtoa_r+0x8a0>)
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	f7f1 fa90 	bl	80005f8 <__aeabi_dmul>
 800f0d8:	2200      	movs	r2, #0
 800f0da:	2300      	movs	r3, #0
 800f0dc:	4604      	mov	r4, r0
 800f0de:	460d      	mov	r5, r1
 800f0e0:	f7f1 fcf2 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0e4:	2800      	cmp	r0, #0
 800f0e6:	d09f      	beq.n	800f028 <_dtoa_r+0x638>
 800f0e8:	e7d1      	b.n	800f08e <_dtoa_r+0x69e>
 800f0ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0ec:	2a00      	cmp	r2, #0
 800f0ee:	f000 80ea 	beq.w	800f2c6 <_dtoa_r+0x8d6>
 800f0f2:	9a07      	ldr	r2, [sp, #28]
 800f0f4:	2a01      	cmp	r2, #1
 800f0f6:	f300 80cd 	bgt.w	800f294 <_dtoa_r+0x8a4>
 800f0fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f0fc:	2a00      	cmp	r2, #0
 800f0fe:	f000 80c1 	beq.w	800f284 <_dtoa_r+0x894>
 800f102:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f106:	9c08      	ldr	r4, [sp, #32]
 800f108:	9e00      	ldr	r6, [sp, #0]
 800f10a:	9a00      	ldr	r2, [sp, #0]
 800f10c:	441a      	add	r2, r3
 800f10e:	9200      	str	r2, [sp, #0]
 800f110:	9a06      	ldr	r2, [sp, #24]
 800f112:	2101      	movs	r1, #1
 800f114:	441a      	add	r2, r3
 800f116:	4648      	mov	r0, r9
 800f118:	9206      	str	r2, [sp, #24]
 800f11a:	f000 fc2d 	bl	800f978 <__i2b>
 800f11e:	4605      	mov	r5, r0
 800f120:	b166      	cbz	r6, 800f13c <_dtoa_r+0x74c>
 800f122:	9b06      	ldr	r3, [sp, #24]
 800f124:	2b00      	cmp	r3, #0
 800f126:	dd09      	ble.n	800f13c <_dtoa_r+0x74c>
 800f128:	42b3      	cmp	r3, r6
 800f12a:	9a00      	ldr	r2, [sp, #0]
 800f12c:	bfa8      	it	ge
 800f12e:	4633      	movge	r3, r6
 800f130:	1ad2      	subs	r2, r2, r3
 800f132:	9200      	str	r2, [sp, #0]
 800f134:	9a06      	ldr	r2, [sp, #24]
 800f136:	1af6      	subs	r6, r6, r3
 800f138:	1ad3      	subs	r3, r2, r3
 800f13a:	9306      	str	r3, [sp, #24]
 800f13c:	9b08      	ldr	r3, [sp, #32]
 800f13e:	b30b      	cbz	r3, 800f184 <_dtoa_r+0x794>
 800f140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f142:	2b00      	cmp	r3, #0
 800f144:	f000 80c6 	beq.w	800f2d4 <_dtoa_r+0x8e4>
 800f148:	2c00      	cmp	r4, #0
 800f14a:	f000 80c0 	beq.w	800f2ce <_dtoa_r+0x8de>
 800f14e:	4629      	mov	r1, r5
 800f150:	4622      	mov	r2, r4
 800f152:	4648      	mov	r0, r9
 800f154:	f000 fcc8 	bl	800fae8 <__pow5mult>
 800f158:	9a02      	ldr	r2, [sp, #8]
 800f15a:	4601      	mov	r1, r0
 800f15c:	4605      	mov	r5, r0
 800f15e:	4648      	mov	r0, r9
 800f160:	f000 fc20 	bl	800f9a4 <__multiply>
 800f164:	9902      	ldr	r1, [sp, #8]
 800f166:	4680      	mov	r8, r0
 800f168:	4648      	mov	r0, r9
 800f16a:	f000 fb51 	bl	800f810 <_Bfree>
 800f16e:	9b08      	ldr	r3, [sp, #32]
 800f170:	1b1b      	subs	r3, r3, r4
 800f172:	9308      	str	r3, [sp, #32]
 800f174:	f000 80b1 	beq.w	800f2da <_dtoa_r+0x8ea>
 800f178:	9a08      	ldr	r2, [sp, #32]
 800f17a:	4641      	mov	r1, r8
 800f17c:	4648      	mov	r0, r9
 800f17e:	f000 fcb3 	bl	800fae8 <__pow5mult>
 800f182:	9002      	str	r0, [sp, #8]
 800f184:	2101      	movs	r1, #1
 800f186:	4648      	mov	r0, r9
 800f188:	f000 fbf6 	bl	800f978 <__i2b>
 800f18c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f18e:	4604      	mov	r4, r0
 800f190:	2b00      	cmp	r3, #0
 800f192:	f000 81d8 	beq.w	800f546 <_dtoa_r+0xb56>
 800f196:	461a      	mov	r2, r3
 800f198:	4601      	mov	r1, r0
 800f19a:	4648      	mov	r0, r9
 800f19c:	f000 fca4 	bl	800fae8 <__pow5mult>
 800f1a0:	9b07      	ldr	r3, [sp, #28]
 800f1a2:	2b01      	cmp	r3, #1
 800f1a4:	4604      	mov	r4, r0
 800f1a6:	f300 809f 	bgt.w	800f2e8 <_dtoa_r+0x8f8>
 800f1aa:	9b04      	ldr	r3, [sp, #16]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	f040 8097 	bne.w	800f2e0 <_dtoa_r+0x8f0>
 800f1b2:	9b05      	ldr	r3, [sp, #20]
 800f1b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	f040 8093 	bne.w	800f2e4 <_dtoa_r+0x8f4>
 800f1be:	9b05      	ldr	r3, [sp, #20]
 800f1c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f1c4:	0d1b      	lsrs	r3, r3, #20
 800f1c6:	051b      	lsls	r3, r3, #20
 800f1c8:	b133      	cbz	r3, 800f1d8 <_dtoa_r+0x7e8>
 800f1ca:	9b00      	ldr	r3, [sp, #0]
 800f1cc:	3301      	adds	r3, #1
 800f1ce:	9300      	str	r3, [sp, #0]
 800f1d0:	9b06      	ldr	r3, [sp, #24]
 800f1d2:	3301      	adds	r3, #1
 800f1d4:	9306      	str	r3, [sp, #24]
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	9308      	str	r3, [sp, #32]
 800f1da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	f000 81b8 	beq.w	800f552 <_dtoa_r+0xb62>
 800f1e2:	6923      	ldr	r3, [r4, #16]
 800f1e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f1e8:	6918      	ldr	r0, [r3, #16]
 800f1ea:	f000 fb79 	bl	800f8e0 <__hi0bits>
 800f1ee:	f1c0 0020 	rsb	r0, r0, #32
 800f1f2:	9b06      	ldr	r3, [sp, #24]
 800f1f4:	4418      	add	r0, r3
 800f1f6:	f010 001f 	ands.w	r0, r0, #31
 800f1fa:	f000 8082 	beq.w	800f302 <_dtoa_r+0x912>
 800f1fe:	f1c0 0320 	rsb	r3, r0, #32
 800f202:	2b04      	cmp	r3, #4
 800f204:	dd73      	ble.n	800f2ee <_dtoa_r+0x8fe>
 800f206:	9b00      	ldr	r3, [sp, #0]
 800f208:	f1c0 001c 	rsb	r0, r0, #28
 800f20c:	4403      	add	r3, r0
 800f20e:	9300      	str	r3, [sp, #0]
 800f210:	9b06      	ldr	r3, [sp, #24]
 800f212:	4403      	add	r3, r0
 800f214:	4406      	add	r6, r0
 800f216:	9306      	str	r3, [sp, #24]
 800f218:	9b00      	ldr	r3, [sp, #0]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	dd05      	ble.n	800f22a <_dtoa_r+0x83a>
 800f21e:	9902      	ldr	r1, [sp, #8]
 800f220:	461a      	mov	r2, r3
 800f222:	4648      	mov	r0, r9
 800f224:	f000 fcba 	bl	800fb9c <__lshift>
 800f228:	9002      	str	r0, [sp, #8]
 800f22a:	9b06      	ldr	r3, [sp, #24]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	dd05      	ble.n	800f23c <_dtoa_r+0x84c>
 800f230:	4621      	mov	r1, r4
 800f232:	461a      	mov	r2, r3
 800f234:	4648      	mov	r0, r9
 800f236:	f000 fcb1 	bl	800fb9c <__lshift>
 800f23a:	4604      	mov	r4, r0
 800f23c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d061      	beq.n	800f306 <_dtoa_r+0x916>
 800f242:	9802      	ldr	r0, [sp, #8]
 800f244:	4621      	mov	r1, r4
 800f246:	f000 fd15 	bl	800fc74 <__mcmp>
 800f24a:	2800      	cmp	r0, #0
 800f24c:	da5b      	bge.n	800f306 <_dtoa_r+0x916>
 800f24e:	2300      	movs	r3, #0
 800f250:	9902      	ldr	r1, [sp, #8]
 800f252:	220a      	movs	r2, #10
 800f254:	4648      	mov	r0, r9
 800f256:	f000 fafd 	bl	800f854 <__multadd>
 800f25a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f25c:	9002      	str	r0, [sp, #8]
 800f25e:	f107 38ff 	add.w	r8, r7, #4294967295
 800f262:	2b00      	cmp	r3, #0
 800f264:	f000 8177 	beq.w	800f556 <_dtoa_r+0xb66>
 800f268:	4629      	mov	r1, r5
 800f26a:	2300      	movs	r3, #0
 800f26c:	220a      	movs	r2, #10
 800f26e:	4648      	mov	r0, r9
 800f270:	f000 faf0 	bl	800f854 <__multadd>
 800f274:	f1bb 0f00 	cmp.w	fp, #0
 800f278:	4605      	mov	r5, r0
 800f27a:	dc6f      	bgt.n	800f35c <_dtoa_r+0x96c>
 800f27c:	9b07      	ldr	r3, [sp, #28]
 800f27e:	2b02      	cmp	r3, #2
 800f280:	dc49      	bgt.n	800f316 <_dtoa_r+0x926>
 800f282:	e06b      	b.n	800f35c <_dtoa_r+0x96c>
 800f284:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f286:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f28a:	e73c      	b.n	800f106 <_dtoa_r+0x716>
 800f28c:	3fe00000 	.word	0x3fe00000
 800f290:	40240000 	.word	0x40240000
 800f294:	9b03      	ldr	r3, [sp, #12]
 800f296:	1e5c      	subs	r4, r3, #1
 800f298:	9b08      	ldr	r3, [sp, #32]
 800f29a:	42a3      	cmp	r3, r4
 800f29c:	db09      	blt.n	800f2b2 <_dtoa_r+0x8c2>
 800f29e:	1b1c      	subs	r4, r3, r4
 800f2a0:	9b03      	ldr	r3, [sp, #12]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	f6bf af30 	bge.w	800f108 <_dtoa_r+0x718>
 800f2a8:	9b00      	ldr	r3, [sp, #0]
 800f2aa:	9a03      	ldr	r2, [sp, #12]
 800f2ac:	1a9e      	subs	r6, r3, r2
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	e72b      	b.n	800f10a <_dtoa_r+0x71a>
 800f2b2:	9b08      	ldr	r3, [sp, #32]
 800f2b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f2b6:	9408      	str	r4, [sp, #32]
 800f2b8:	1ae3      	subs	r3, r4, r3
 800f2ba:	441a      	add	r2, r3
 800f2bc:	9e00      	ldr	r6, [sp, #0]
 800f2be:	9b03      	ldr	r3, [sp, #12]
 800f2c0:	920d      	str	r2, [sp, #52]	@ 0x34
 800f2c2:	2400      	movs	r4, #0
 800f2c4:	e721      	b.n	800f10a <_dtoa_r+0x71a>
 800f2c6:	9c08      	ldr	r4, [sp, #32]
 800f2c8:	9e00      	ldr	r6, [sp, #0]
 800f2ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f2cc:	e728      	b.n	800f120 <_dtoa_r+0x730>
 800f2ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f2d2:	e751      	b.n	800f178 <_dtoa_r+0x788>
 800f2d4:	9a08      	ldr	r2, [sp, #32]
 800f2d6:	9902      	ldr	r1, [sp, #8]
 800f2d8:	e750      	b.n	800f17c <_dtoa_r+0x78c>
 800f2da:	f8cd 8008 	str.w	r8, [sp, #8]
 800f2de:	e751      	b.n	800f184 <_dtoa_r+0x794>
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	e779      	b.n	800f1d8 <_dtoa_r+0x7e8>
 800f2e4:	9b04      	ldr	r3, [sp, #16]
 800f2e6:	e777      	b.n	800f1d8 <_dtoa_r+0x7e8>
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	9308      	str	r3, [sp, #32]
 800f2ec:	e779      	b.n	800f1e2 <_dtoa_r+0x7f2>
 800f2ee:	d093      	beq.n	800f218 <_dtoa_r+0x828>
 800f2f0:	9a00      	ldr	r2, [sp, #0]
 800f2f2:	331c      	adds	r3, #28
 800f2f4:	441a      	add	r2, r3
 800f2f6:	9200      	str	r2, [sp, #0]
 800f2f8:	9a06      	ldr	r2, [sp, #24]
 800f2fa:	441a      	add	r2, r3
 800f2fc:	441e      	add	r6, r3
 800f2fe:	9206      	str	r2, [sp, #24]
 800f300:	e78a      	b.n	800f218 <_dtoa_r+0x828>
 800f302:	4603      	mov	r3, r0
 800f304:	e7f4      	b.n	800f2f0 <_dtoa_r+0x900>
 800f306:	9b03      	ldr	r3, [sp, #12]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	46b8      	mov	r8, r7
 800f30c:	dc20      	bgt.n	800f350 <_dtoa_r+0x960>
 800f30e:	469b      	mov	fp, r3
 800f310:	9b07      	ldr	r3, [sp, #28]
 800f312:	2b02      	cmp	r3, #2
 800f314:	dd1e      	ble.n	800f354 <_dtoa_r+0x964>
 800f316:	f1bb 0f00 	cmp.w	fp, #0
 800f31a:	f47f adb1 	bne.w	800ee80 <_dtoa_r+0x490>
 800f31e:	4621      	mov	r1, r4
 800f320:	465b      	mov	r3, fp
 800f322:	2205      	movs	r2, #5
 800f324:	4648      	mov	r0, r9
 800f326:	f000 fa95 	bl	800f854 <__multadd>
 800f32a:	4601      	mov	r1, r0
 800f32c:	4604      	mov	r4, r0
 800f32e:	9802      	ldr	r0, [sp, #8]
 800f330:	f000 fca0 	bl	800fc74 <__mcmp>
 800f334:	2800      	cmp	r0, #0
 800f336:	f77f ada3 	ble.w	800ee80 <_dtoa_r+0x490>
 800f33a:	4656      	mov	r6, sl
 800f33c:	2331      	movs	r3, #49	@ 0x31
 800f33e:	f806 3b01 	strb.w	r3, [r6], #1
 800f342:	f108 0801 	add.w	r8, r8, #1
 800f346:	e59f      	b.n	800ee88 <_dtoa_r+0x498>
 800f348:	9c03      	ldr	r4, [sp, #12]
 800f34a:	46b8      	mov	r8, r7
 800f34c:	4625      	mov	r5, r4
 800f34e:	e7f4      	b.n	800f33a <_dtoa_r+0x94a>
 800f350:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f356:	2b00      	cmp	r3, #0
 800f358:	f000 8101 	beq.w	800f55e <_dtoa_r+0xb6e>
 800f35c:	2e00      	cmp	r6, #0
 800f35e:	dd05      	ble.n	800f36c <_dtoa_r+0x97c>
 800f360:	4629      	mov	r1, r5
 800f362:	4632      	mov	r2, r6
 800f364:	4648      	mov	r0, r9
 800f366:	f000 fc19 	bl	800fb9c <__lshift>
 800f36a:	4605      	mov	r5, r0
 800f36c:	9b08      	ldr	r3, [sp, #32]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d05c      	beq.n	800f42c <_dtoa_r+0xa3c>
 800f372:	6869      	ldr	r1, [r5, #4]
 800f374:	4648      	mov	r0, r9
 800f376:	f000 fa0b 	bl	800f790 <_Balloc>
 800f37a:	4606      	mov	r6, r0
 800f37c:	b928      	cbnz	r0, 800f38a <_dtoa_r+0x99a>
 800f37e:	4b82      	ldr	r3, [pc, #520]	@ (800f588 <_dtoa_r+0xb98>)
 800f380:	4602      	mov	r2, r0
 800f382:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f386:	f7ff bb4a 	b.w	800ea1e <_dtoa_r+0x2e>
 800f38a:	692a      	ldr	r2, [r5, #16]
 800f38c:	3202      	adds	r2, #2
 800f38e:	0092      	lsls	r2, r2, #2
 800f390:	f105 010c 	add.w	r1, r5, #12
 800f394:	300c      	adds	r0, #12
 800f396:	f7ff fa92 	bl	800e8be <memcpy>
 800f39a:	2201      	movs	r2, #1
 800f39c:	4631      	mov	r1, r6
 800f39e:	4648      	mov	r0, r9
 800f3a0:	f000 fbfc 	bl	800fb9c <__lshift>
 800f3a4:	f10a 0301 	add.w	r3, sl, #1
 800f3a8:	9300      	str	r3, [sp, #0]
 800f3aa:	eb0a 030b 	add.w	r3, sl, fp
 800f3ae:	9308      	str	r3, [sp, #32]
 800f3b0:	9b04      	ldr	r3, [sp, #16]
 800f3b2:	f003 0301 	and.w	r3, r3, #1
 800f3b6:	462f      	mov	r7, r5
 800f3b8:	9306      	str	r3, [sp, #24]
 800f3ba:	4605      	mov	r5, r0
 800f3bc:	9b00      	ldr	r3, [sp, #0]
 800f3be:	9802      	ldr	r0, [sp, #8]
 800f3c0:	4621      	mov	r1, r4
 800f3c2:	f103 3bff 	add.w	fp, r3, #4294967295
 800f3c6:	f7ff fa88 	bl	800e8da <quorem>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	3330      	adds	r3, #48	@ 0x30
 800f3ce:	9003      	str	r0, [sp, #12]
 800f3d0:	4639      	mov	r1, r7
 800f3d2:	9802      	ldr	r0, [sp, #8]
 800f3d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3d6:	f000 fc4d 	bl	800fc74 <__mcmp>
 800f3da:	462a      	mov	r2, r5
 800f3dc:	9004      	str	r0, [sp, #16]
 800f3de:	4621      	mov	r1, r4
 800f3e0:	4648      	mov	r0, r9
 800f3e2:	f000 fc63 	bl	800fcac <__mdiff>
 800f3e6:	68c2      	ldr	r2, [r0, #12]
 800f3e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3ea:	4606      	mov	r6, r0
 800f3ec:	bb02      	cbnz	r2, 800f430 <_dtoa_r+0xa40>
 800f3ee:	4601      	mov	r1, r0
 800f3f0:	9802      	ldr	r0, [sp, #8]
 800f3f2:	f000 fc3f 	bl	800fc74 <__mcmp>
 800f3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3f8:	4602      	mov	r2, r0
 800f3fa:	4631      	mov	r1, r6
 800f3fc:	4648      	mov	r0, r9
 800f3fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800f400:	9309      	str	r3, [sp, #36]	@ 0x24
 800f402:	f000 fa05 	bl	800f810 <_Bfree>
 800f406:	9b07      	ldr	r3, [sp, #28]
 800f408:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f40a:	9e00      	ldr	r6, [sp, #0]
 800f40c:	ea42 0103 	orr.w	r1, r2, r3
 800f410:	9b06      	ldr	r3, [sp, #24]
 800f412:	4319      	orrs	r1, r3
 800f414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f416:	d10d      	bne.n	800f434 <_dtoa_r+0xa44>
 800f418:	2b39      	cmp	r3, #57	@ 0x39
 800f41a:	d027      	beq.n	800f46c <_dtoa_r+0xa7c>
 800f41c:	9a04      	ldr	r2, [sp, #16]
 800f41e:	2a00      	cmp	r2, #0
 800f420:	dd01      	ble.n	800f426 <_dtoa_r+0xa36>
 800f422:	9b03      	ldr	r3, [sp, #12]
 800f424:	3331      	adds	r3, #49	@ 0x31
 800f426:	f88b 3000 	strb.w	r3, [fp]
 800f42a:	e52e      	b.n	800ee8a <_dtoa_r+0x49a>
 800f42c:	4628      	mov	r0, r5
 800f42e:	e7b9      	b.n	800f3a4 <_dtoa_r+0x9b4>
 800f430:	2201      	movs	r2, #1
 800f432:	e7e2      	b.n	800f3fa <_dtoa_r+0xa0a>
 800f434:	9904      	ldr	r1, [sp, #16]
 800f436:	2900      	cmp	r1, #0
 800f438:	db04      	blt.n	800f444 <_dtoa_r+0xa54>
 800f43a:	9807      	ldr	r0, [sp, #28]
 800f43c:	4301      	orrs	r1, r0
 800f43e:	9806      	ldr	r0, [sp, #24]
 800f440:	4301      	orrs	r1, r0
 800f442:	d120      	bne.n	800f486 <_dtoa_r+0xa96>
 800f444:	2a00      	cmp	r2, #0
 800f446:	ddee      	ble.n	800f426 <_dtoa_r+0xa36>
 800f448:	9902      	ldr	r1, [sp, #8]
 800f44a:	9300      	str	r3, [sp, #0]
 800f44c:	2201      	movs	r2, #1
 800f44e:	4648      	mov	r0, r9
 800f450:	f000 fba4 	bl	800fb9c <__lshift>
 800f454:	4621      	mov	r1, r4
 800f456:	9002      	str	r0, [sp, #8]
 800f458:	f000 fc0c 	bl	800fc74 <__mcmp>
 800f45c:	2800      	cmp	r0, #0
 800f45e:	9b00      	ldr	r3, [sp, #0]
 800f460:	dc02      	bgt.n	800f468 <_dtoa_r+0xa78>
 800f462:	d1e0      	bne.n	800f426 <_dtoa_r+0xa36>
 800f464:	07da      	lsls	r2, r3, #31
 800f466:	d5de      	bpl.n	800f426 <_dtoa_r+0xa36>
 800f468:	2b39      	cmp	r3, #57	@ 0x39
 800f46a:	d1da      	bne.n	800f422 <_dtoa_r+0xa32>
 800f46c:	2339      	movs	r3, #57	@ 0x39
 800f46e:	f88b 3000 	strb.w	r3, [fp]
 800f472:	4633      	mov	r3, r6
 800f474:	461e      	mov	r6, r3
 800f476:	3b01      	subs	r3, #1
 800f478:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f47c:	2a39      	cmp	r2, #57	@ 0x39
 800f47e:	d04e      	beq.n	800f51e <_dtoa_r+0xb2e>
 800f480:	3201      	adds	r2, #1
 800f482:	701a      	strb	r2, [r3, #0]
 800f484:	e501      	b.n	800ee8a <_dtoa_r+0x49a>
 800f486:	2a00      	cmp	r2, #0
 800f488:	dd03      	ble.n	800f492 <_dtoa_r+0xaa2>
 800f48a:	2b39      	cmp	r3, #57	@ 0x39
 800f48c:	d0ee      	beq.n	800f46c <_dtoa_r+0xa7c>
 800f48e:	3301      	adds	r3, #1
 800f490:	e7c9      	b.n	800f426 <_dtoa_r+0xa36>
 800f492:	9a00      	ldr	r2, [sp, #0]
 800f494:	9908      	ldr	r1, [sp, #32]
 800f496:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f49a:	428a      	cmp	r2, r1
 800f49c:	d028      	beq.n	800f4f0 <_dtoa_r+0xb00>
 800f49e:	9902      	ldr	r1, [sp, #8]
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	220a      	movs	r2, #10
 800f4a4:	4648      	mov	r0, r9
 800f4a6:	f000 f9d5 	bl	800f854 <__multadd>
 800f4aa:	42af      	cmp	r7, r5
 800f4ac:	9002      	str	r0, [sp, #8]
 800f4ae:	f04f 0300 	mov.w	r3, #0
 800f4b2:	f04f 020a 	mov.w	r2, #10
 800f4b6:	4639      	mov	r1, r7
 800f4b8:	4648      	mov	r0, r9
 800f4ba:	d107      	bne.n	800f4cc <_dtoa_r+0xadc>
 800f4bc:	f000 f9ca 	bl	800f854 <__multadd>
 800f4c0:	4607      	mov	r7, r0
 800f4c2:	4605      	mov	r5, r0
 800f4c4:	9b00      	ldr	r3, [sp, #0]
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	9300      	str	r3, [sp, #0]
 800f4ca:	e777      	b.n	800f3bc <_dtoa_r+0x9cc>
 800f4cc:	f000 f9c2 	bl	800f854 <__multadd>
 800f4d0:	4629      	mov	r1, r5
 800f4d2:	4607      	mov	r7, r0
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	220a      	movs	r2, #10
 800f4d8:	4648      	mov	r0, r9
 800f4da:	f000 f9bb 	bl	800f854 <__multadd>
 800f4de:	4605      	mov	r5, r0
 800f4e0:	e7f0      	b.n	800f4c4 <_dtoa_r+0xad4>
 800f4e2:	f1bb 0f00 	cmp.w	fp, #0
 800f4e6:	bfcc      	ite	gt
 800f4e8:	465e      	movgt	r6, fp
 800f4ea:	2601      	movle	r6, #1
 800f4ec:	4456      	add	r6, sl
 800f4ee:	2700      	movs	r7, #0
 800f4f0:	9902      	ldr	r1, [sp, #8]
 800f4f2:	9300      	str	r3, [sp, #0]
 800f4f4:	2201      	movs	r2, #1
 800f4f6:	4648      	mov	r0, r9
 800f4f8:	f000 fb50 	bl	800fb9c <__lshift>
 800f4fc:	4621      	mov	r1, r4
 800f4fe:	9002      	str	r0, [sp, #8]
 800f500:	f000 fbb8 	bl	800fc74 <__mcmp>
 800f504:	2800      	cmp	r0, #0
 800f506:	dcb4      	bgt.n	800f472 <_dtoa_r+0xa82>
 800f508:	d102      	bne.n	800f510 <_dtoa_r+0xb20>
 800f50a:	9b00      	ldr	r3, [sp, #0]
 800f50c:	07db      	lsls	r3, r3, #31
 800f50e:	d4b0      	bmi.n	800f472 <_dtoa_r+0xa82>
 800f510:	4633      	mov	r3, r6
 800f512:	461e      	mov	r6, r3
 800f514:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f518:	2a30      	cmp	r2, #48	@ 0x30
 800f51a:	d0fa      	beq.n	800f512 <_dtoa_r+0xb22>
 800f51c:	e4b5      	b.n	800ee8a <_dtoa_r+0x49a>
 800f51e:	459a      	cmp	sl, r3
 800f520:	d1a8      	bne.n	800f474 <_dtoa_r+0xa84>
 800f522:	2331      	movs	r3, #49	@ 0x31
 800f524:	f108 0801 	add.w	r8, r8, #1
 800f528:	f88a 3000 	strb.w	r3, [sl]
 800f52c:	e4ad      	b.n	800ee8a <_dtoa_r+0x49a>
 800f52e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f530:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f58c <_dtoa_r+0xb9c>
 800f534:	b11b      	cbz	r3, 800f53e <_dtoa_r+0xb4e>
 800f536:	f10a 0308 	add.w	r3, sl, #8
 800f53a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f53c:	6013      	str	r3, [r2, #0]
 800f53e:	4650      	mov	r0, sl
 800f540:	b017      	add	sp, #92	@ 0x5c
 800f542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f546:	9b07      	ldr	r3, [sp, #28]
 800f548:	2b01      	cmp	r3, #1
 800f54a:	f77f ae2e 	ble.w	800f1aa <_dtoa_r+0x7ba>
 800f54e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f550:	9308      	str	r3, [sp, #32]
 800f552:	2001      	movs	r0, #1
 800f554:	e64d      	b.n	800f1f2 <_dtoa_r+0x802>
 800f556:	f1bb 0f00 	cmp.w	fp, #0
 800f55a:	f77f aed9 	ble.w	800f310 <_dtoa_r+0x920>
 800f55e:	4656      	mov	r6, sl
 800f560:	9802      	ldr	r0, [sp, #8]
 800f562:	4621      	mov	r1, r4
 800f564:	f7ff f9b9 	bl	800e8da <quorem>
 800f568:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f56c:	f806 3b01 	strb.w	r3, [r6], #1
 800f570:	eba6 020a 	sub.w	r2, r6, sl
 800f574:	4593      	cmp	fp, r2
 800f576:	ddb4      	ble.n	800f4e2 <_dtoa_r+0xaf2>
 800f578:	9902      	ldr	r1, [sp, #8]
 800f57a:	2300      	movs	r3, #0
 800f57c:	220a      	movs	r2, #10
 800f57e:	4648      	mov	r0, r9
 800f580:	f000 f968 	bl	800f854 <__multadd>
 800f584:	9002      	str	r0, [sp, #8]
 800f586:	e7eb      	b.n	800f560 <_dtoa_r+0xb70>
 800f588:	08011d74 	.word	0x08011d74
 800f58c:	08011cf8 	.word	0x08011cf8

0800f590 <_free_r>:
 800f590:	b538      	push	{r3, r4, r5, lr}
 800f592:	4605      	mov	r5, r0
 800f594:	2900      	cmp	r1, #0
 800f596:	d041      	beq.n	800f61c <_free_r+0x8c>
 800f598:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f59c:	1f0c      	subs	r4, r1, #4
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	bfb8      	it	lt
 800f5a2:	18e4      	addlt	r4, r4, r3
 800f5a4:	f000 f8e8 	bl	800f778 <__malloc_lock>
 800f5a8:	4a1d      	ldr	r2, [pc, #116]	@ (800f620 <_free_r+0x90>)
 800f5aa:	6813      	ldr	r3, [r2, #0]
 800f5ac:	b933      	cbnz	r3, 800f5bc <_free_r+0x2c>
 800f5ae:	6063      	str	r3, [r4, #4]
 800f5b0:	6014      	str	r4, [r2, #0]
 800f5b2:	4628      	mov	r0, r5
 800f5b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5b8:	f000 b8e4 	b.w	800f784 <__malloc_unlock>
 800f5bc:	42a3      	cmp	r3, r4
 800f5be:	d908      	bls.n	800f5d2 <_free_r+0x42>
 800f5c0:	6820      	ldr	r0, [r4, #0]
 800f5c2:	1821      	adds	r1, r4, r0
 800f5c4:	428b      	cmp	r3, r1
 800f5c6:	bf01      	itttt	eq
 800f5c8:	6819      	ldreq	r1, [r3, #0]
 800f5ca:	685b      	ldreq	r3, [r3, #4]
 800f5cc:	1809      	addeq	r1, r1, r0
 800f5ce:	6021      	streq	r1, [r4, #0]
 800f5d0:	e7ed      	b.n	800f5ae <_free_r+0x1e>
 800f5d2:	461a      	mov	r2, r3
 800f5d4:	685b      	ldr	r3, [r3, #4]
 800f5d6:	b10b      	cbz	r3, 800f5dc <_free_r+0x4c>
 800f5d8:	42a3      	cmp	r3, r4
 800f5da:	d9fa      	bls.n	800f5d2 <_free_r+0x42>
 800f5dc:	6811      	ldr	r1, [r2, #0]
 800f5de:	1850      	adds	r0, r2, r1
 800f5e0:	42a0      	cmp	r0, r4
 800f5e2:	d10b      	bne.n	800f5fc <_free_r+0x6c>
 800f5e4:	6820      	ldr	r0, [r4, #0]
 800f5e6:	4401      	add	r1, r0
 800f5e8:	1850      	adds	r0, r2, r1
 800f5ea:	4283      	cmp	r3, r0
 800f5ec:	6011      	str	r1, [r2, #0]
 800f5ee:	d1e0      	bne.n	800f5b2 <_free_r+0x22>
 800f5f0:	6818      	ldr	r0, [r3, #0]
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	6053      	str	r3, [r2, #4]
 800f5f6:	4408      	add	r0, r1
 800f5f8:	6010      	str	r0, [r2, #0]
 800f5fa:	e7da      	b.n	800f5b2 <_free_r+0x22>
 800f5fc:	d902      	bls.n	800f604 <_free_r+0x74>
 800f5fe:	230c      	movs	r3, #12
 800f600:	602b      	str	r3, [r5, #0]
 800f602:	e7d6      	b.n	800f5b2 <_free_r+0x22>
 800f604:	6820      	ldr	r0, [r4, #0]
 800f606:	1821      	adds	r1, r4, r0
 800f608:	428b      	cmp	r3, r1
 800f60a:	bf04      	itt	eq
 800f60c:	6819      	ldreq	r1, [r3, #0]
 800f60e:	685b      	ldreq	r3, [r3, #4]
 800f610:	6063      	str	r3, [r4, #4]
 800f612:	bf04      	itt	eq
 800f614:	1809      	addeq	r1, r1, r0
 800f616:	6021      	streq	r1, [r4, #0]
 800f618:	6054      	str	r4, [r2, #4]
 800f61a:	e7ca      	b.n	800f5b2 <_free_r+0x22>
 800f61c:	bd38      	pop	{r3, r4, r5, pc}
 800f61e:	bf00      	nop
 800f620:	20001934 	.word	0x20001934

0800f624 <malloc>:
 800f624:	4b02      	ldr	r3, [pc, #8]	@ (800f630 <malloc+0xc>)
 800f626:	4601      	mov	r1, r0
 800f628:	6818      	ldr	r0, [r3, #0]
 800f62a:	f000 b825 	b.w	800f678 <_malloc_r>
 800f62e:	bf00      	nop
 800f630:	20000140 	.word	0x20000140

0800f634 <sbrk_aligned>:
 800f634:	b570      	push	{r4, r5, r6, lr}
 800f636:	4e0f      	ldr	r6, [pc, #60]	@ (800f674 <sbrk_aligned+0x40>)
 800f638:	460c      	mov	r4, r1
 800f63a:	6831      	ldr	r1, [r6, #0]
 800f63c:	4605      	mov	r5, r0
 800f63e:	b911      	cbnz	r1, 800f646 <sbrk_aligned+0x12>
 800f640:	f001 f804 	bl	801064c <_sbrk_r>
 800f644:	6030      	str	r0, [r6, #0]
 800f646:	4621      	mov	r1, r4
 800f648:	4628      	mov	r0, r5
 800f64a:	f000 ffff 	bl	801064c <_sbrk_r>
 800f64e:	1c43      	adds	r3, r0, #1
 800f650:	d103      	bne.n	800f65a <sbrk_aligned+0x26>
 800f652:	f04f 34ff 	mov.w	r4, #4294967295
 800f656:	4620      	mov	r0, r4
 800f658:	bd70      	pop	{r4, r5, r6, pc}
 800f65a:	1cc4      	adds	r4, r0, #3
 800f65c:	f024 0403 	bic.w	r4, r4, #3
 800f660:	42a0      	cmp	r0, r4
 800f662:	d0f8      	beq.n	800f656 <sbrk_aligned+0x22>
 800f664:	1a21      	subs	r1, r4, r0
 800f666:	4628      	mov	r0, r5
 800f668:	f000 fff0 	bl	801064c <_sbrk_r>
 800f66c:	3001      	adds	r0, #1
 800f66e:	d1f2      	bne.n	800f656 <sbrk_aligned+0x22>
 800f670:	e7ef      	b.n	800f652 <sbrk_aligned+0x1e>
 800f672:	bf00      	nop
 800f674:	20001930 	.word	0x20001930

0800f678 <_malloc_r>:
 800f678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f67c:	1ccd      	adds	r5, r1, #3
 800f67e:	f025 0503 	bic.w	r5, r5, #3
 800f682:	3508      	adds	r5, #8
 800f684:	2d0c      	cmp	r5, #12
 800f686:	bf38      	it	cc
 800f688:	250c      	movcc	r5, #12
 800f68a:	2d00      	cmp	r5, #0
 800f68c:	4606      	mov	r6, r0
 800f68e:	db01      	blt.n	800f694 <_malloc_r+0x1c>
 800f690:	42a9      	cmp	r1, r5
 800f692:	d904      	bls.n	800f69e <_malloc_r+0x26>
 800f694:	230c      	movs	r3, #12
 800f696:	6033      	str	r3, [r6, #0]
 800f698:	2000      	movs	r0, #0
 800f69a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f69e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f774 <_malloc_r+0xfc>
 800f6a2:	f000 f869 	bl	800f778 <__malloc_lock>
 800f6a6:	f8d8 3000 	ldr.w	r3, [r8]
 800f6aa:	461c      	mov	r4, r3
 800f6ac:	bb44      	cbnz	r4, 800f700 <_malloc_r+0x88>
 800f6ae:	4629      	mov	r1, r5
 800f6b0:	4630      	mov	r0, r6
 800f6b2:	f7ff ffbf 	bl	800f634 <sbrk_aligned>
 800f6b6:	1c43      	adds	r3, r0, #1
 800f6b8:	4604      	mov	r4, r0
 800f6ba:	d158      	bne.n	800f76e <_malloc_r+0xf6>
 800f6bc:	f8d8 4000 	ldr.w	r4, [r8]
 800f6c0:	4627      	mov	r7, r4
 800f6c2:	2f00      	cmp	r7, #0
 800f6c4:	d143      	bne.n	800f74e <_malloc_r+0xd6>
 800f6c6:	2c00      	cmp	r4, #0
 800f6c8:	d04b      	beq.n	800f762 <_malloc_r+0xea>
 800f6ca:	6823      	ldr	r3, [r4, #0]
 800f6cc:	4639      	mov	r1, r7
 800f6ce:	4630      	mov	r0, r6
 800f6d0:	eb04 0903 	add.w	r9, r4, r3
 800f6d4:	f000 ffba 	bl	801064c <_sbrk_r>
 800f6d8:	4581      	cmp	r9, r0
 800f6da:	d142      	bne.n	800f762 <_malloc_r+0xea>
 800f6dc:	6821      	ldr	r1, [r4, #0]
 800f6de:	1a6d      	subs	r5, r5, r1
 800f6e0:	4629      	mov	r1, r5
 800f6e2:	4630      	mov	r0, r6
 800f6e4:	f7ff ffa6 	bl	800f634 <sbrk_aligned>
 800f6e8:	3001      	adds	r0, #1
 800f6ea:	d03a      	beq.n	800f762 <_malloc_r+0xea>
 800f6ec:	6823      	ldr	r3, [r4, #0]
 800f6ee:	442b      	add	r3, r5
 800f6f0:	6023      	str	r3, [r4, #0]
 800f6f2:	f8d8 3000 	ldr.w	r3, [r8]
 800f6f6:	685a      	ldr	r2, [r3, #4]
 800f6f8:	bb62      	cbnz	r2, 800f754 <_malloc_r+0xdc>
 800f6fa:	f8c8 7000 	str.w	r7, [r8]
 800f6fe:	e00f      	b.n	800f720 <_malloc_r+0xa8>
 800f700:	6822      	ldr	r2, [r4, #0]
 800f702:	1b52      	subs	r2, r2, r5
 800f704:	d420      	bmi.n	800f748 <_malloc_r+0xd0>
 800f706:	2a0b      	cmp	r2, #11
 800f708:	d917      	bls.n	800f73a <_malloc_r+0xc2>
 800f70a:	1961      	adds	r1, r4, r5
 800f70c:	42a3      	cmp	r3, r4
 800f70e:	6025      	str	r5, [r4, #0]
 800f710:	bf18      	it	ne
 800f712:	6059      	strne	r1, [r3, #4]
 800f714:	6863      	ldr	r3, [r4, #4]
 800f716:	bf08      	it	eq
 800f718:	f8c8 1000 	streq.w	r1, [r8]
 800f71c:	5162      	str	r2, [r4, r5]
 800f71e:	604b      	str	r3, [r1, #4]
 800f720:	4630      	mov	r0, r6
 800f722:	f000 f82f 	bl	800f784 <__malloc_unlock>
 800f726:	f104 000b 	add.w	r0, r4, #11
 800f72a:	1d23      	adds	r3, r4, #4
 800f72c:	f020 0007 	bic.w	r0, r0, #7
 800f730:	1ac2      	subs	r2, r0, r3
 800f732:	bf1c      	itt	ne
 800f734:	1a1b      	subne	r3, r3, r0
 800f736:	50a3      	strne	r3, [r4, r2]
 800f738:	e7af      	b.n	800f69a <_malloc_r+0x22>
 800f73a:	6862      	ldr	r2, [r4, #4]
 800f73c:	42a3      	cmp	r3, r4
 800f73e:	bf0c      	ite	eq
 800f740:	f8c8 2000 	streq.w	r2, [r8]
 800f744:	605a      	strne	r2, [r3, #4]
 800f746:	e7eb      	b.n	800f720 <_malloc_r+0xa8>
 800f748:	4623      	mov	r3, r4
 800f74a:	6864      	ldr	r4, [r4, #4]
 800f74c:	e7ae      	b.n	800f6ac <_malloc_r+0x34>
 800f74e:	463c      	mov	r4, r7
 800f750:	687f      	ldr	r7, [r7, #4]
 800f752:	e7b6      	b.n	800f6c2 <_malloc_r+0x4a>
 800f754:	461a      	mov	r2, r3
 800f756:	685b      	ldr	r3, [r3, #4]
 800f758:	42a3      	cmp	r3, r4
 800f75a:	d1fb      	bne.n	800f754 <_malloc_r+0xdc>
 800f75c:	2300      	movs	r3, #0
 800f75e:	6053      	str	r3, [r2, #4]
 800f760:	e7de      	b.n	800f720 <_malloc_r+0xa8>
 800f762:	230c      	movs	r3, #12
 800f764:	6033      	str	r3, [r6, #0]
 800f766:	4630      	mov	r0, r6
 800f768:	f000 f80c 	bl	800f784 <__malloc_unlock>
 800f76c:	e794      	b.n	800f698 <_malloc_r+0x20>
 800f76e:	6005      	str	r5, [r0, #0]
 800f770:	e7d6      	b.n	800f720 <_malloc_r+0xa8>
 800f772:	bf00      	nop
 800f774:	20001934 	.word	0x20001934

0800f778 <__malloc_lock>:
 800f778:	4801      	ldr	r0, [pc, #4]	@ (800f780 <__malloc_lock+0x8>)
 800f77a:	f7ff b89e 	b.w	800e8ba <__retarget_lock_acquire_recursive>
 800f77e:	bf00      	nop
 800f780:	2000192c 	.word	0x2000192c

0800f784 <__malloc_unlock>:
 800f784:	4801      	ldr	r0, [pc, #4]	@ (800f78c <__malloc_unlock+0x8>)
 800f786:	f7ff b899 	b.w	800e8bc <__retarget_lock_release_recursive>
 800f78a:	bf00      	nop
 800f78c:	2000192c 	.word	0x2000192c

0800f790 <_Balloc>:
 800f790:	b570      	push	{r4, r5, r6, lr}
 800f792:	69c6      	ldr	r6, [r0, #28]
 800f794:	4604      	mov	r4, r0
 800f796:	460d      	mov	r5, r1
 800f798:	b976      	cbnz	r6, 800f7b8 <_Balloc+0x28>
 800f79a:	2010      	movs	r0, #16
 800f79c:	f7ff ff42 	bl	800f624 <malloc>
 800f7a0:	4602      	mov	r2, r0
 800f7a2:	61e0      	str	r0, [r4, #28]
 800f7a4:	b920      	cbnz	r0, 800f7b0 <_Balloc+0x20>
 800f7a6:	4b18      	ldr	r3, [pc, #96]	@ (800f808 <_Balloc+0x78>)
 800f7a8:	4818      	ldr	r0, [pc, #96]	@ (800f80c <_Balloc+0x7c>)
 800f7aa:	216b      	movs	r1, #107	@ 0x6b
 800f7ac:	f000 ff5e 	bl	801066c <__assert_func>
 800f7b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f7b4:	6006      	str	r6, [r0, #0]
 800f7b6:	60c6      	str	r6, [r0, #12]
 800f7b8:	69e6      	ldr	r6, [r4, #28]
 800f7ba:	68f3      	ldr	r3, [r6, #12]
 800f7bc:	b183      	cbz	r3, 800f7e0 <_Balloc+0x50>
 800f7be:	69e3      	ldr	r3, [r4, #28]
 800f7c0:	68db      	ldr	r3, [r3, #12]
 800f7c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f7c6:	b9b8      	cbnz	r0, 800f7f8 <_Balloc+0x68>
 800f7c8:	2101      	movs	r1, #1
 800f7ca:	fa01 f605 	lsl.w	r6, r1, r5
 800f7ce:	1d72      	adds	r2, r6, #5
 800f7d0:	0092      	lsls	r2, r2, #2
 800f7d2:	4620      	mov	r0, r4
 800f7d4:	f000 ff68 	bl	80106a8 <_calloc_r>
 800f7d8:	b160      	cbz	r0, 800f7f4 <_Balloc+0x64>
 800f7da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f7de:	e00e      	b.n	800f7fe <_Balloc+0x6e>
 800f7e0:	2221      	movs	r2, #33	@ 0x21
 800f7e2:	2104      	movs	r1, #4
 800f7e4:	4620      	mov	r0, r4
 800f7e6:	f000 ff5f 	bl	80106a8 <_calloc_r>
 800f7ea:	69e3      	ldr	r3, [r4, #28]
 800f7ec:	60f0      	str	r0, [r6, #12]
 800f7ee:	68db      	ldr	r3, [r3, #12]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d1e4      	bne.n	800f7be <_Balloc+0x2e>
 800f7f4:	2000      	movs	r0, #0
 800f7f6:	bd70      	pop	{r4, r5, r6, pc}
 800f7f8:	6802      	ldr	r2, [r0, #0]
 800f7fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7fe:	2300      	movs	r3, #0
 800f800:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f804:	e7f7      	b.n	800f7f6 <_Balloc+0x66>
 800f806:	bf00      	nop
 800f808:	08011d05 	.word	0x08011d05
 800f80c:	08011d85 	.word	0x08011d85

0800f810 <_Bfree>:
 800f810:	b570      	push	{r4, r5, r6, lr}
 800f812:	69c6      	ldr	r6, [r0, #28]
 800f814:	4605      	mov	r5, r0
 800f816:	460c      	mov	r4, r1
 800f818:	b976      	cbnz	r6, 800f838 <_Bfree+0x28>
 800f81a:	2010      	movs	r0, #16
 800f81c:	f7ff ff02 	bl	800f624 <malloc>
 800f820:	4602      	mov	r2, r0
 800f822:	61e8      	str	r0, [r5, #28]
 800f824:	b920      	cbnz	r0, 800f830 <_Bfree+0x20>
 800f826:	4b09      	ldr	r3, [pc, #36]	@ (800f84c <_Bfree+0x3c>)
 800f828:	4809      	ldr	r0, [pc, #36]	@ (800f850 <_Bfree+0x40>)
 800f82a:	218f      	movs	r1, #143	@ 0x8f
 800f82c:	f000 ff1e 	bl	801066c <__assert_func>
 800f830:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f834:	6006      	str	r6, [r0, #0]
 800f836:	60c6      	str	r6, [r0, #12]
 800f838:	b13c      	cbz	r4, 800f84a <_Bfree+0x3a>
 800f83a:	69eb      	ldr	r3, [r5, #28]
 800f83c:	6862      	ldr	r2, [r4, #4]
 800f83e:	68db      	ldr	r3, [r3, #12]
 800f840:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f844:	6021      	str	r1, [r4, #0]
 800f846:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f84a:	bd70      	pop	{r4, r5, r6, pc}
 800f84c:	08011d05 	.word	0x08011d05
 800f850:	08011d85 	.word	0x08011d85

0800f854 <__multadd>:
 800f854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f858:	690d      	ldr	r5, [r1, #16]
 800f85a:	4607      	mov	r7, r0
 800f85c:	460c      	mov	r4, r1
 800f85e:	461e      	mov	r6, r3
 800f860:	f101 0c14 	add.w	ip, r1, #20
 800f864:	2000      	movs	r0, #0
 800f866:	f8dc 3000 	ldr.w	r3, [ip]
 800f86a:	b299      	uxth	r1, r3
 800f86c:	fb02 6101 	mla	r1, r2, r1, r6
 800f870:	0c1e      	lsrs	r6, r3, #16
 800f872:	0c0b      	lsrs	r3, r1, #16
 800f874:	fb02 3306 	mla	r3, r2, r6, r3
 800f878:	b289      	uxth	r1, r1
 800f87a:	3001      	adds	r0, #1
 800f87c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f880:	4285      	cmp	r5, r0
 800f882:	f84c 1b04 	str.w	r1, [ip], #4
 800f886:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f88a:	dcec      	bgt.n	800f866 <__multadd+0x12>
 800f88c:	b30e      	cbz	r6, 800f8d2 <__multadd+0x7e>
 800f88e:	68a3      	ldr	r3, [r4, #8]
 800f890:	42ab      	cmp	r3, r5
 800f892:	dc19      	bgt.n	800f8c8 <__multadd+0x74>
 800f894:	6861      	ldr	r1, [r4, #4]
 800f896:	4638      	mov	r0, r7
 800f898:	3101      	adds	r1, #1
 800f89a:	f7ff ff79 	bl	800f790 <_Balloc>
 800f89e:	4680      	mov	r8, r0
 800f8a0:	b928      	cbnz	r0, 800f8ae <__multadd+0x5a>
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	4b0c      	ldr	r3, [pc, #48]	@ (800f8d8 <__multadd+0x84>)
 800f8a6:	480d      	ldr	r0, [pc, #52]	@ (800f8dc <__multadd+0x88>)
 800f8a8:	21ba      	movs	r1, #186	@ 0xba
 800f8aa:	f000 fedf 	bl	801066c <__assert_func>
 800f8ae:	6922      	ldr	r2, [r4, #16]
 800f8b0:	3202      	adds	r2, #2
 800f8b2:	f104 010c 	add.w	r1, r4, #12
 800f8b6:	0092      	lsls	r2, r2, #2
 800f8b8:	300c      	adds	r0, #12
 800f8ba:	f7ff f800 	bl	800e8be <memcpy>
 800f8be:	4621      	mov	r1, r4
 800f8c0:	4638      	mov	r0, r7
 800f8c2:	f7ff ffa5 	bl	800f810 <_Bfree>
 800f8c6:	4644      	mov	r4, r8
 800f8c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f8cc:	3501      	adds	r5, #1
 800f8ce:	615e      	str	r6, [r3, #20]
 800f8d0:	6125      	str	r5, [r4, #16]
 800f8d2:	4620      	mov	r0, r4
 800f8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8d8:	08011d74 	.word	0x08011d74
 800f8dc:	08011d85 	.word	0x08011d85

0800f8e0 <__hi0bits>:
 800f8e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f8e4:	4603      	mov	r3, r0
 800f8e6:	bf36      	itet	cc
 800f8e8:	0403      	lslcc	r3, r0, #16
 800f8ea:	2000      	movcs	r0, #0
 800f8ec:	2010      	movcc	r0, #16
 800f8ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f8f2:	bf3c      	itt	cc
 800f8f4:	021b      	lslcc	r3, r3, #8
 800f8f6:	3008      	addcc	r0, #8
 800f8f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f8fc:	bf3c      	itt	cc
 800f8fe:	011b      	lslcc	r3, r3, #4
 800f900:	3004      	addcc	r0, #4
 800f902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f906:	bf3c      	itt	cc
 800f908:	009b      	lslcc	r3, r3, #2
 800f90a:	3002      	addcc	r0, #2
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	db05      	blt.n	800f91c <__hi0bits+0x3c>
 800f910:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f914:	f100 0001 	add.w	r0, r0, #1
 800f918:	bf08      	it	eq
 800f91a:	2020      	moveq	r0, #32
 800f91c:	4770      	bx	lr

0800f91e <__lo0bits>:
 800f91e:	6803      	ldr	r3, [r0, #0]
 800f920:	4602      	mov	r2, r0
 800f922:	f013 0007 	ands.w	r0, r3, #7
 800f926:	d00b      	beq.n	800f940 <__lo0bits+0x22>
 800f928:	07d9      	lsls	r1, r3, #31
 800f92a:	d421      	bmi.n	800f970 <__lo0bits+0x52>
 800f92c:	0798      	lsls	r0, r3, #30
 800f92e:	bf49      	itett	mi
 800f930:	085b      	lsrmi	r3, r3, #1
 800f932:	089b      	lsrpl	r3, r3, #2
 800f934:	2001      	movmi	r0, #1
 800f936:	6013      	strmi	r3, [r2, #0]
 800f938:	bf5c      	itt	pl
 800f93a:	6013      	strpl	r3, [r2, #0]
 800f93c:	2002      	movpl	r0, #2
 800f93e:	4770      	bx	lr
 800f940:	b299      	uxth	r1, r3
 800f942:	b909      	cbnz	r1, 800f948 <__lo0bits+0x2a>
 800f944:	0c1b      	lsrs	r3, r3, #16
 800f946:	2010      	movs	r0, #16
 800f948:	b2d9      	uxtb	r1, r3
 800f94a:	b909      	cbnz	r1, 800f950 <__lo0bits+0x32>
 800f94c:	3008      	adds	r0, #8
 800f94e:	0a1b      	lsrs	r3, r3, #8
 800f950:	0719      	lsls	r1, r3, #28
 800f952:	bf04      	itt	eq
 800f954:	091b      	lsreq	r3, r3, #4
 800f956:	3004      	addeq	r0, #4
 800f958:	0799      	lsls	r1, r3, #30
 800f95a:	bf04      	itt	eq
 800f95c:	089b      	lsreq	r3, r3, #2
 800f95e:	3002      	addeq	r0, #2
 800f960:	07d9      	lsls	r1, r3, #31
 800f962:	d403      	bmi.n	800f96c <__lo0bits+0x4e>
 800f964:	085b      	lsrs	r3, r3, #1
 800f966:	f100 0001 	add.w	r0, r0, #1
 800f96a:	d003      	beq.n	800f974 <__lo0bits+0x56>
 800f96c:	6013      	str	r3, [r2, #0]
 800f96e:	4770      	bx	lr
 800f970:	2000      	movs	r0, #0
 800f972:	4770      	bx	lr
 800f974:	2020      	movs	r0, #32
 800f976:	4770      	bx	lr

0800f978 <__i2b>:
 800f978:	b510      	push	{r4, lr}
 800f97a:	460c      	mov	r4, r1
 800f97c:	2101      	movs	r1, #1
 800f97e:	f7ff ff07 	bl	800f790 <_Balloc>
 800f982:	4602      	mov	r2, r0
 800f984:	b928      	cbnz	r0, 800f992 <__i2b+0x1a>
 800f986:	4b05      	ldr	r3, [pc, #20]	@ (800f99c <__i2b+0x24>)
 800f988:	4805      	ldr	r0, [pc, #20]	@ (800f9a0 <__i2b+0x28>)
 800f98a:	f240 1145 	movw	r1, #325	@ 0x145
 800f98e:	f000 fe6d 	bl	801066c <__assert_func>
 800f992:	2301      	movs	r3, #1
 800f994:	6144      	str	r4, [r0, #20]
 800f996:	6103      	str	r3, [r0, #16]
 800f998:	bd10      	pop	{r4, pc}
 800f99a:	bf00      	nop
 800f99c:	08011d74 	.word	0x08011d74
 800f9a0:	08011d85 	.word	0x08011d85

0800f9a4 <__multiply>:
 800f9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9a8:	4617      	mov	r7, r2
 800f9aa:	690a      	ldr	r2, [r1, #16]
 800f9ac:	693b      	ldr	r3, [r7, #16]
 800f9ae:	429a      	cmp	r2, r3
 800f9b0:	bfa8      	it	ge
 800f9b2:	463b      	movge	r3, r7
 800f9b4:	4689      	mov	r9, r1
 800f9b6:	bfa4      	itt	ge
 800f9b8:	460f      	movge	r7, r1
 800f9ba:	4699      	movge	r9, r3
 800f9bc:	693d      	ldr	r5, [r7, #16]
 800f9be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f9c2:	68bb      	ldr	r3, [r7, #8]
 800f9c4:	6879      	ldr	r1, [r7, #4]
 800f9c6:	eb05 060a 	add.w	r6, r5, sl
 800f9ca:	42b3      	cmp	r3, r6
 800f9cc:	b085      	sub	sp, #20
 800f9ce:	bfb8      	it	lt
 800f9d0:	3101      	addlt	r1, #1
 800f9d2:	f7ff fedd 	bl	800f790 <_Balloc>
 800f9d6:	b930      	cbnz	r0, 800f9e6 <__multiply+0x42>
 800f9d8:	4602      	mov	r2, r0
 800f9da:	4b41      	ldr	r3, [pc, #260]	@ (800fae0 <__multiply+0x13c>)
 800f9dc:	4841      	ldr	r0, [pc, #260]	@ (800fae4 <__multiply+0x140>)
 800f9de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f9e2:	f000 fe43 	bl	801066c <__assert_func>
 800f9e6:	f100 0414 	add.w	r4, r0, #20
 800f9ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f9ee:	4623      	mov	r3, r4
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	4573      	cmp	r3, lr
 800f9f4:	d320      	bcc.n	800fa38 <__multiply+0x94>
 800f9f6:	f107 0814 	add.w	r8, r7, #20
 800f9fa:	f109 0114 	add.w	r1, r9, #20
 800f9fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fa02:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fa06:	9302      	str	r3, [sp, #8]
 800fa08:	1beb      	subs	r3, r5, r7
 800fa0a:	3b15      	subs	r3, #21
 800fa0c:	f023 0303 	bic.w	r3, r3, #3
 800fa10:	3304      	adds	r3, #4
 800fa12:	3715      	adds	r7, #21
 800fa14:	42bd      	cmp	r5, r7
 800fa16:	bf38      	it	cc
 800fa18:	2304      	movcc	r3, #4
 800fa1a:	9301      	str	r3, [sp, #4]
 800fa1c:	9b02      	ldr	r3, [sp, #8]
 800fa1e:	9103      	str	r1, [sp, #12]
 800fa20:	428b      	cmp	r3, r1
 800fa22:	d80c      	bhi.n	800fa3e <__multiply+0x9a>
 800fa24:	2e00      	cmp	r6, #0
 800fa26:	dd03      	ble.n	800fa30 <__multiply+0x8c>
 800fa28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d055      	beq.n	800fadc <__multiply+0x138>
 800fa30:	6106      	str	r6, [r0, #16]
 800fa32:	b005      	add	sp, #20
 800fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa38:	f843 2b04 	str.w	r2, [r3], #4
 800fa3c:	e7d9      	b.n	800f9f2 <__multiply+0x4e>
 800fa3e:	f8b1 a000 	ldrh.w	sl, [r1]
 800fa42:	f1ba 0f00 	cmp.w	sl, #0
 800fa46:	d01f      	beq.n	800fa88 <__multiply+0xe4>
 800fa48:	46c4      	mov	ip, r8
 800fa4a:	46a1      	mov	r9, r4
 800fa4c:	2700      	movs	r7, #0
 800fa4e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fa52:	f8d9 3000 	ldr.w	r3, [r9]
 800fa56:	fa1f fb82 	uxth.w	fp, r2
 800fa5a:	b29b      	uxth	r3, r3
 800fa5c:	fb0a 330b 	mla	r3, sl, fp, r3
 800fa60:	443b      	add	r3, r7
 800fa62:	f8d9 7000 	ldr.w	r7, [r9]
 800fa66:	0c12      	lsrs	r2, r2, #16
 800fa68:	0c3f      	lsrs	r7, r7, #16
 800fa6a:	fb0a 7202 	mla	r2, sl, r2, r7
 800fa6e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fa72:	b29b      	uxth	r3, r3
 800fa74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa78:	4565      	cmp	r5, ip
 800fa7a:	f849 3b04 	str.w	r3, [r9], #4
 800fa7e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fa82:	d8e4      	bhi.n	800fa4e <__multiply+0xaa>
 800fa84:	9b01      	ldr	r3, [sp, #4]
 800fa86:	50e7      	str	r7, [r4, r3]
 800fa88:	9b03      	ldr	r3, [sp, #12]
 800fa8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fa8e:	3104      	adds	r1, #4
 800fa90:	f1b9 0f00 	cmp.w	r9, #0
 800fa94:	d020      	beq.n	800fad8 <__multiply+0x134>
 800fa96:	6823      	ldr	r3, [r4, #0]
 800fa98:	4647      	mov	r7, r8
 800fa9a:	46a4      	mov	ip, r4
 800fa9c:	f04f 0a00 	mov.w	sl, #0
 800faa0:	f8b7 b000 	ldrh.w	fp, [r7]
 800faa4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800faa8:	fb09 220b 	mla	r2, r9, fp, r2
 800faac:	4452      	add	r2, sl
 800faae:	b29b      	uxth	r3, r3
 800fab0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fab4:	f84c 3b04 	str.w	r3, [ip], #4
 800fab8:	f857 3b04 	ldr.w	r3, [r7], #4
 800fabc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fac0:	f8bc 3000 	ldrh.w	r3, [ip]
 800fac4:	fb09 330a 	mla	r3, r9, sl, r3
 800fac8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800facc:	42bd      	cmp	r5, r7
 800face:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fad2:	d8e5      	bhi.n	800faa0 <__multiply+0xfc>
 800fad4:	9a01      	ldr	r2, [sp, #4]
 800fad6:	50a3      	str	r3, [r4, r2]
 800fad8:	3404      	adds	r4, #4
 800fada:	e79f      	b.n	800fa1c <__multiply+0x78>
 800fadc:	3e01      	subs	r6, #1
 800fade:	e7a1      	b.n	800fa24 <__multiply+0x80>
 800fae0:	08011d74 	.word	0x08011d74
 800fae4:	08011d85 	.word	0x08011d85

0800fae8 <__pow5mult>:
 800fae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800faec:	4615      	mov	r5, r2
 800faee:	f012 0203 	ands.w	r2, r2, #3
 800faf2:	4607      	mov	r7, r0
 800faf4:	460e      	mov	r6, r1
 800faf6:	d007      	beq.n	800fb08 <__pow5mult+0x20>
 800faf8:	4c25      	ldr	r4, [pc, #148]	@ (800fb90 <__pow5mult+0xa8>)
 800fafa:	3a01      	subs	r2, #1
 800fafc:	2300      	movs	r3, #0
 800fafe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb02:	f7ff fea7 	bl	800f854 <__multadd>
 800fb06:	4606      	mov	r6, r0
 800fb08:	10ad      	asrs	r5, r5, #2
 800fb0a:	d03d      	beq.n	800fb88 <__pow5mult+0xa0>
 800fb0c:	69fc      	ldr	r4, [r7, #28]
 800fb0e:	b97c      	cbnz	r4, 800fb30 <__pow5mult+0x48>
 800fb10:	2010      	movs	r0, #16
 800fb12:	f7ff fd87 	bl	800f624 <malloc>
 800fb16:	4602      	mov	r2, r0
 800fb18:	61f8      	str	r0, [r7, #28]
 800fb1a:	b928      	cbnz	r0, 800fb28 <__pow5mult+0x40>
 800fb1c:	4b1d      	ldr	r3, [pc, #116]	@ (800fb94 <__pow5mult+0xac>)
 800fb1e:	481e      	ldr	r0, [pc, #120]	@ (800fb98 <__pow5mult+0xb0>)
 800fb20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fb24:	f000 fda2 	bl	801066c <__assert_func>
 800fb28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb2c:	6004      	str	r4, [r0, #0]
 800fb2e:	60c4      	str	r4, [r0, #12]
 800fb30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fb34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fb38:	b94c      	cbnz	r4, 800fb4e <__pow5mult+0x66>
 800fb3a:	f240 2171 	movw	r1, #625	@ 0x271
 800fb3e:	4638      	mov	r0, r7
 800fb40:	f7ff ff1a 	bl	800f978 <__i2b>
 800fb44:	2300      	movs	r3, #0
 800fb46:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb4a:	4604      	mov	r4, r0
 800fb4c:	6003      	str	r3, [r0, #0]
 800fb4e:	f04f 0900 	mov.w	r9, #0
 800fb52:	07eb      	lsls	r3, r5, #31
 800fb54:	d50a      	bpl.n	800fb6c <__pow5mult+0x84>
 800fb56:	4631      	mov	r1, r6
 800fb58:	4622      	mov	r2, r4
 800fb5a:	4638      	mov	r0, r7
 800fb5c:	f7ff ff22 	bl	800f9a4 <__multiply>
 800fb60:	4631      	mov	r1, r6
 800fb62:	4680      	mov	r8, r0
 800fb64:	4638      	mov	r0, r7
 800fb66:	f7ff fe53 	bl	800f810 <_Bfree>
 800fb6a:	4646      	mov	r6, r8
 800fb6c:	106d      	asrs	r5, r5, #1
 800fb6e:	d00b      	beq.n	800fb88 <__pow5mult+0xa0>
 800fb70:	6820      	ldr	r0, [r4, #0]
 800fb72:	b938      	cbnz	r0, 800fb84 <__pow5mult+0x9c>
 800fb74:	4622      	mov	r2, r4
 800fb76:	4621      	mov	r1, r4
 800fb78:	4638      	mov	r0, r7
 800fb7a:	f7ff ff13 	bl	800f9a4 <__multiply>
 800fb7e:	6020      	str	r0, [r4, #0]
 800fb80:	f8c0 9000 	str.w	r9, [r0]
 800fb84:	4604      	mov	r4, r0
 800fb86:	e7e4      	b.n	800fb52 <__pow5mult+0x6a>
 800fb88:	4630      	mov	r0, r6
 800fb8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb8e:	bf00      	nop
 800fb90:	08011e38 	.word	0x08011e38
 800fb94:	08011d05 	.word	0x08011d05
 800fb98:	08011d85 	.word	0x08011d85

0800fb9c <__lshift>:
 800fb9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fba0:	460c      	mov	r4, r1
 800fba2:	6849      	ldr	r1, [r1, #4]
 800fba4:	6923      	ldr	r3, [r4, #16]
 800fba6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fbaa:	68a3      	ldr	r3, [r4, #8]
 800fbac:	4607      	mov	r7, r0
 800fbae:	4691      	mov	r9, r2
 800fbb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fbb4:	f108 0601 	add.w	r6, r8, #1
 800fbb8:	42b3      	cmp	r3, r6
 800fbba:	db0b      	blt.n	800fbd4 <__lshift+0x38>
 800fbbc:	4638      	mov	r0, r7
 800fbbe:	f7ff fde7 	bl	800f790 <_Balloc>
 800fbc2:	4605      	mov	r5, r0
 800fbc4:	b948      	cbnz	r0, 800fbda <__lshift+0x3e>
 800fbc6:	4602      	mov	r2, r0
 800fbc8:	4b28      	ldr	r3, [pc, #160]	@ (800fc6c <__lshift+0xd0>)
 800fbca:	4829      	ldr	r0, [pc, #164]	@ (800fc70 <__lshift+0xd4>)
 800fbcc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fbd0:	f000 fd4c 	bl	801066c <__assert_func>
 800fbd4:	3101      	adds	r1, #1
 800fbd6:	005b      	lsls	r3, r3, #1
 800fbd8:	e7ee      	b.n	800fbb8 <__lshift+0x1c>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	f100 0114 	add.w	r1, r0, #20
 800fbe0:	f100 0210 	add.w	r2, r0, #16
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	4553      	cmp	r3, sl
 800fbe8:	db33      	blt.n	800fc52 <__lshift+0xb6>
 800fbea:	6920      	ldr	r0, [r4, #16]
 800fbec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fbf0:	f104 0314 	add.w	r3, r4, #20
 800fbf4:	f019 091f 	ands.w	r9, r9, #31
 800fbf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fbfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc00:	d02b      	beq.n	800fc5a <__lshift+0xbe>
 800fc02:	f1c9 0e20 	rsb	lr, r9, #32
 800fc06:	468a      	mov	sl, r1
 800fc08:	2200      	movs	r2, #0
 800fc0a:	6818      	ldr	r0, [r3, #0]
 800fc0c:	fa00 f009 	lsl.w	r0, r0, r9
 800fc10:	4310      	orrs	r0, r2
 800fc12:	f84a 0b04 	str.w	r0, [sl], #4
 800fc16:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc1a:	459c      	cmp	ip, r3
 800fc1c:	fa22 f20e 	lsr.w	r2, r2, lr
 800fc20:	d8f3      	bhi.n	800fc0a <__lshift+0x6e>
 800fc22:	ebac 0304 	sub.w	r3, ip, r4
 800fc26:	3b15      	subs	r3, #21
 800fc28:	f023 0303 	bic.w	r3, r3, #3
 800fc2c:	3304      	adds	r3, #4
 800fc2e:	f104 0015 	add.w	r0, r4, #21
 800fc32:	4560      	cmp	r0, ip
 800fc34:	bf88      	it	hi
 800fc36:	2304      	movhi	r3, #4
 800fc38:	50ca      	str	r2, [r1, r3]
 800fc3a:	b10a      	cbz	r2, 800fc40 <__lshift+0xa4>
 800fc3c:	f108 0602 	add.w	r6, r8, #2
 800fc40:	3e01      	subs	r6, #1
 800fc42:	4638      	mov	r0, r7
 800fc44:	612e      	str	r6, [r5, #16]
 800fc46:	4621      	mov	r1, r4
 800fc48:	f7ff fde2 	bl	800f810 <_Bfree>
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc52:	f842 0f04 	str.w	r0, [r2, #4]!
 800fc56:	3301      	adds	r3, #1
 800fc58:	e7c5      	b.n	800fbe6 <__lshift+0x4a>
 800fc5a:	3904      	subs	r1, #4
 800fc5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc60:	f841 2f04 	str.w	r2, [r1, #4]!
 800fc64:	459c      	cmp	ip, r3
 800fc66:	d8f9      	bhi.n	800fc5c <__lshift+0xc0>
 800fc68:	e7ea      	b.n	800fc40 <__lshift+0xa4>
 800fc6a:	bf00      	nop
 800fc6c:	08011d74 	.word	0x08011d74
 800fc70:	08011d85 	.word	0x08011d85

0800fc74 <__mcmp>:
 800fc74:	690a      	ldr	r2, [r1, #16]
 800fc76:	4603      	mov	r3, r0
 800fc78:	6900      	ldr	r0, [r0, #16]
 800fc7a:	1a80      	subs	r0, r0, r2
 800fc7c:	b530      	push	{r4, r5, lr}
 800fc7e:	d10e      	bne.n	800fc9e <__mcmp+0x2a>
 800fc80:	3314      	adds	r3, #20
 800fc82:	3114      	adds	r1, #20
 800fc84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fc88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fc8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fc90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc94:	4295      	cmp	r5, r2
 800fc96:	d003      	beq.n	800fca0 <__mcmp+0x2c>
 800fc98:	d205      	bcs.n	800fca6 <__mcmp+0x32>
 800fc9a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc9e:	bd30      	pop	{r4, r5, pc}
 800fca0:	42a3      	cmp	r3, r4
 800fca2:	d3f3      	bcc.n	800fc8c <__mcmp+0x18>
 800fca4:	e7fb      	b.n	800fc9e <__mcmp+0x2a>
 800fca6:	2001      	movs	r0, #1
 800fca8:	e7f9      	b.n	800fc9e <__mcmp+0x2a>
	...

0800fcac <__mdiff>:
 800fcac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcb0:	4689      	mov	r9, r1
 800fcb2:	4606      	mov	r6, r0
 800fcb4:	4611      	mov	r1, r2
 800fcb6:	4648      	mov	r0, r9
 800fcb8:	4614      	mov	r4, r2
 800fcba:	f7ff ffdb 	bl	800fc74 <__mcmp>
 800fcbe:	1e05      	subs	r5, r0, #0
 800fcc0:	d112      	bne.n	800fce8 <__mdiff+0x3c>
 800fcc2:	4629      	mov	r1, r5
 800fcc4:	4630      	mov	r0, r6
 800fcc6:	f7ff fd63 	bl	800f790 <_Balloc>
 800fcca:	4602      	mov	r2, r0
 800fccc:	b928      	cbnz	r0, 800fcda <__mdiff+0x2e>
 800fcce:	4b3f      	ldr	r3, [pc, #252]	@ (800fdcc <__mdiff+0x120>)
 800fcd0:	f240 2137 	movw	r1, #567	@ 0x237
 800fcd4:	483e      	ldr	r0, [pc, #248]	@ (800fdd0 <__mdiff+0x124>)
 800fcd6:	f000 fcc9 	bl	801066c <__assert_func>
 800fcda:	2301      	movs	r3, #1
 800fcdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fce0:	4610      	mov	r0, r2
 800fce2:	b003      	add	sp, #12
 800fce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fce8:	bfbc      	itt	lt
 800fcea:	464b      	movlt	r3, r9
 800fcec:	46a1      	movlt	r9, r4
 800fcee:	4630      	mov	r0, r6
 800fcf0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fcf4:	bfba      	itte	lt
 800fcf6:	461c      	movlt	r4, r3
 800fcf8:	2501      	movlt	r5, #1
 800fcfa:	2500      	movge	r5, #0
 800fcfc:	f7ff fd48 	bl	800f790 <_Balloc>
 800fd00:	4602      	mov	r2, r0
 800fd02:	b918      	cbnz	r0, 800fd0c <__mdiff+0x60>
 800fd04:	4b31      	ldr	r3, [pc, #196]	@ (800fdcc <__mdiff+0x120>)
 800fd06:	f240 2145 	movw	r1, #581	@ 0x245
 800fd0a:	e7e3      	b.n	800fcd4 <__mdiff+0x28>
 800fd0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fd10:	6926      	ldr	r6, [r4, #16]
 800fd12:	60c5      	str	r5, [r0, #12]
 800fd14:	f109 0310 	add.w	r3, r9, #16
 800fd18:	f109 0514 	add.w	r5, r9, #20
 800fd1c:	f104 0e14 	add.w	lr, r4, #20
 800fd20:	f100 0b14 	add.w	fp, r0, #20
 800fd24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fd28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fd2c:	9301      	str	r3, [sp, #4]
 800fd2e:	46d9      	mov	r9, fp
 800fd30:	f04f 0c00 	mov.w	ip, #0
 800fd34:	9b01      	ldr	r3, [sp, #4]
 800fd36:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fd3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fd3e:	9301      	str	r3, [sp, #4]
 800fd40:	fa1f f38a 	uxth.w	r3, sl
 800fd44:	4619      	mov	r1, r3
 800fd46:	b283      	uxth	r3, r0
 800fd48:	1acb      	subs	r3, r1, r3
 800fd4a:	0c00      	lsrs	r0, r0, #16
 800fd4c:	4463      	add	r3, ip
 800fd4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fd52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fd56:	b29b      	uxth	r3, r3
 800fd58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fd5c:	4576      	cmp	r6, lr
 800fd5e:	f849 3b04 	str.w	r3, [r9], #4
 800fd62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fd66:	d8e5      	bhi.n	800fd34 <__mdiff+0x88>
 800fd68:	1b33      	subs	r3, r6, r4
 800fd6a:	3b15      	subs	r3, #21
 800fd6c:	f023 0303 	bic.w	r3, r3, #3
 800fd70:	3415      	adds	r4, #21
 800fd72:	3304      	adds	r3, #4
 800fd74:	42a6      	cmp	r6, r4
 800fd76:	bf38      	it	cc
 800fd78:	2304      	movcc	r3, #4
 800fd7a:	441d      	add	r5, r3
 800fd7c:	445b      	add	r3, fp
 800fd7e:	461e      	mov	r6, r3
 800fd80:	462c      	mov	r4, r5
 800fd82:	4544      	cmp	r4, r8
 800fd84:	d30e      	bcc.n	800fda4 <__mdiff+0xf8>
 800fd86:	f108 0103 	add.w	r1, r8, #3
 800fd8a:	1b49      	subs	r1, r1, r5
 800fd8c:	f021 0103 	bic.w	r1, r1, #3
 800fd90:	3d03      	subs	r5, #3
 800fd92:	45a8      	cmp	r8, r5
 800fd94:	bf38      	it	cc
 800fd96:	2100      	movcc	r1, #0
 800fd98:	440b      	add	r3, r1
 800fd9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fd9e:	b191      	cbz	r1, 800fdc6 <__mdiff+0x11a>
 800fda0:	6117      	str	r7, [r2, #16]
 800fda2:	e79d      	b.n	800fce0 <__mdiff+0x34>
 800fda4:	f854 1b04 	ldr.w	r1, [r4], #4
 800fda8:	46e6      	mov	lr, ip
 800fdaa:	0c08      	lsrs	r0, r1, #16
 800fdac:	fa1c fc81 	uxtah	ip, ip, r1
 800fdb0:	4471      	add	r1, lr
 800fdb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fdb6:	b289      	uxth	r1, r1
 800fdb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fdbc:	f846 1b04 	str.w	r1, [r6], #4
 800fdc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fdc4:	e7dd      	b.n	800fd82 <__mdiff+0xd6>
 800fdc6:	3f01      	subs	r7, #1
 800fdc8:	e7e7      	b.n	800fd9a <__mdiff+0xee>
 800fdca:	bf00      	nop
 800fdcc:	08011d74 	.word	0x08011d74
 800fdd0:	08011d85 	.word	0x08011d85

0800fdd4 <__d2b>:
 800fdd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fdd8:	460f      	mov	r7, r1
 800fdda:	2101      	movs	r1, #1
 800fddc:	ec59 8b10 	vmov	r8, r9, d0
 800fde0:	4616      	mov	r6, r2
 800fde2:	f7ff fcd5 	bl	800f790 <_Balloc>
 800fde6:	4604      	mov	r4, r0
 800fde8:	b930      	cbnz	r0, 800fdf8 <__d2b+0x24>
 800fdea:	4602      	mov	r2, r0
 800fdec:	4b23      	ldr	r3, [pc, #140]	@ (800fe7c <__d2b+0xa8>)
 800fdee:	4824      	ldr	r0, [pc, #144]	@ (800fe80 <__d2b+0xac>)
 800fdf0:	f240 310f 	movw	r1, #783	@ 0x30f
 800fdf4:	f000 fc3a 	bl	801066c <__assert_func>
 800fdf8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fdfc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fe00:	b10d      	cbz	r5, 800fe06 <__d2b+0x32>
 800fe02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fe06:	9301      	str	r3, [sp, #4]
 800fe08:	f1b8 0300 	subs.w	r3, r8, #0
 800fe0c:	d023      	beq.n	800fe56 <__d2b+0x82>
 800fe0e:	4668      	mov	r0, sp
 800fe10:	9300      	str	r3, [sp, #0]
 800fe12:	f7ff fd84 	bl	800f91e <__lo0bits>
 800fe16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fe1a:	b1d0      	cbz	r0, 800fe52 <__d2b+0x7e>
 800fe1c:	f1c0 0320 	rsb	r3, r0, #32
 800fe20:	fa02 f303 	lsl.w	r3, r2, r3
 800fe24:	430b      	orrs	r3, r1
 800fe26:	40c2      	lsrs	r2, r0
 800fe28:	6163      	str	r3, [r4, #20]
 800fe2a:	9201      	str	r2, [sp, #4]
 800fe2c:	9b01      	ldr	r3, [sp, #4]
 800fe2e:	61a3      	str	r3, [r4, #24]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	bf0c      	ite	eq
 800fe34:	2201      	moveq	r2, #1
 800fe36:	2202      	movne	r2, #2
 800fe38:	6122      	str	r2, [r4, #16]
 800fe3a:	b1a5      	cbz	r5, 800fe66 <__d2b+0x92>
 800fe3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fe40:	4405      	add	r5, r0
 800fe42:	603d      	str	r5, [r7, #0]
 800fe44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fe48:	6030      	str	r0, [r6, #0]
 800fe4a:	4620      	mov	r0, r4
 800fe4c:	b003      	add	sp, #12
 800fe4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe52:	6161      	str	r1, [r4, #20]
 800fe54:	e7ea      	b.n	800fe2c <__d2b+0x58>
 800fe56:	a801      	add	r0, sp, #4
 800fe58:	f7ff fd61 	bl	800f91e <__lo0bits>
 800fe5c:	9b01      	ldr	r3, [sp, #4]
 800fe5e:	6163      	str	r3, [r4, #20]
 800fe60:	3020      	adds	r0, #32
 800fe62:	2201      	movs	r2, #1
 800fe64:	e7e8      	b.n	800fe38 <__d2b+0x64>
 800fe66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fe6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fe6e:	6038      	str	r0, [r7, #0]
 800fe70:	6918      	ldr	r0, [r3, #16]
 800fe72:	f7ff fd35 	bl	800f8e0 <__hi0bits>
 800fe76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fe7a:	e7e5      	b.n	800fe48 <__d2b+0x74>
 800fe7c:	08011d74 	.word	0x08011d74
 800fe80:	08011d85 	.word	0x08011d85

0800fe84 <__ssputs_r>:
 800fe84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe88:	688e      	ldr	r6, [r1, #8]
 800fe8a:	461f      	mov	r7, r3
 800fe8c:	42be      	cmp	r6, r7
 800fe8e:	680b      	ldr	r3, [r1, #0]
 800fe90:	4682      	mov	sl, r0
 800fe92:	460c      	mov	r4, r1
 800fe94:	4690      	mov	r8, r2
 800fe96:	d82d      	bhi.n	800fef4 <__ssputs_r+0x70>
 800fe98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fe9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fea0:	d026      	beq.n	800fef0 <__ssputs_r+0x6c>
 800fea2:	6965      	ldr	r5, [r4, #20]
 800fea4:	6909      	ldr	r1, [r1, #16]
 800fea6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800feaa:	eba3 0901 	sub.w	r9, r3, r1
 800feae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800feb2:	1c7b      	adds	r3, r7, #1
 800feb4:	444b      	add	r3, r9
 800feb6:	106d      	asrs	r5, r5, #1
 800feb8:	429d      	cmp	r5, r3
 800feba:	bf38      	it	cc
 800febc:	461d      	movcc	r5, r3
 800febe:	0553      	lsls	r3, r2, #21
 800fec0:	d527      	bpl.n	800ff12 <__ssputs_r+0x8e>
 800fec2:	4629      	mov	r1, r5
 800fec4:	f7ff fbd8 	bl	800f678 <_malloc_r>
 800fec8:	4606      	mov	r6, r0
 800feca:	b360      	cbz	r0, 800ff26 <__ssputs_r+0xa2>
 800fecc:	6921      	ldr	r1, [r4, #16]
 800fece:	464a      	mov	r2, r9
 800fed0:	f7fe fcf5 	bl	800e8be <memcpy>
 800fed4:	89a3      	ldrh	r3, [r4, #12]
 800fed6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800feda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fede:	81a3      	strh	r3, [r4, #12]
 800fee0:	6126      	str	r6, [r4, #16]
 800fee2:	6165      	str	r5, [r4, #20]
 800fee4:	444e      	add	r6, r9
 800fee6:	eba5 0509 	sub.w	r5, r5, r9
 800feea:	6026      	str	r6, [r4, #0]
 800feec:	60a5      	str	r5, [r4, #8]
 800feee:	463e      	mov	r6, r7
 800fef0:	42be      	cmp	r6, r7
 800fef2:	d900      	bls.n	800fef6 <__ssputs_r+0x72>
 800fef4:	463e      	mov	r6, r7
 800fef6:	6820      	ldr	r0, [r4, #0]
 800fef8:	4632      	mov	r2, r6
 800fefa:	4641      	mov	r1, r8
 800fefc:	f000 fb6a 	bl	80105d4 <memmove>
 800ff00:	68a3      	ldr	r3, [r4, #8]
 800ff02:	1b9b      	subs	r3, r3, r6
 800ff04:	60a3      	str	r3, [r4, #8]
 800ff06:	6823      	ldr	r3, [r4, #0]
 800ff08:	4433      	add	r3, r6
 800ff0a:	6023      	str	r3, [r4, #0]
 800ff0c:	2000      	movs	r0, #0
 800ff0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff12:	462a      	mov	r2, r5
 800ff14:	f000 fbee 	bl	80106f4 <_realloc_r>
 800ff18:	4606      	mov	r6, r0
 800ff1a:	2800      	cmp	r0, #0
 800ff1c:	d1e0      	bne.n	800fee0 <__ssputs_r+0x5c>
 800ff1e:	6921      	ldr	r1, [r4, #16]
 800ff20:	4650      	mov	r0, sl
 800ff22:	f7ff fb35 	bl	800f590 <_free_r>
 800ff26:	230c      	movs	r3, #12
 800ff28:	f8ca 3000 	str.w	r3, [sl]
 800ff2c:	89a3      	ldrh	r3, [r4, #12]
 800ff2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff32:	81a3      	strh	r3, [r4, #12]
 800ff34:	f04f 30ff 	mov.w	r0, #4294967295
 800ff38:	e7e9      	b.n	800ff0e <__ssputs_r+0x8a>
	...

0800ff3c <_svfiprintf_r>:
 800ff3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff40:	4698      	mov	r8, r3
 800ff42:	898b      	ldrh	r3, [r1, #12]
 800ff44:	061b      	lsls	r3, r3, #24
 800ff46:	b09d      	sub	sp, #116	@ 0x74
 800ff48:	4607      	mov	r7, r0
 800ff4a:	460d      	mov	r5, r1
 800ff4c:	4614      	mov	r4, r2
 800ff4e:	d510      	bpl.n	800ff72 <_svfiprintf_r+0x36>
 800ff50:	690b      	ldr	r3, [r1, #16]
 800ff52:	b973      	cbnz	r3, 800ff72 <_svfiprintf_r+0x36>
 800ff54:	2140      	movs	r1, #64	@ 0x40
 800ff56:	f7ff fb8f 	bl	800f678 <_malloc_r>
 800ff5a:	6028      	str	r0, [r5, #0]
 800ff5c:	6128      	str	r0, [r5, #16]
 800ff5e:	b930      	cbnz	r0, 800ff6e <_svfiprintf_r+0x32>
 800ff60:	230c      	movs	r3, #12
 800ff62:	603b      	str	r3, [r7, #0]
 800ff64:	f04f 30ff 	mov.w	r0, #4294967295
 800ff68:	b01d      	add	sp, #116	@ 0x74
 800ff6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff6e:	2340      	movs	r3, #64	@ 0x40
 800ff70:	616b      	str	r3, [r5, #20]
 800ff72:	2300      	movs	r3, #0
 800ff74:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff76:	2320      	movs	r3, #32
 800ff78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ff7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff80:	2330      	movs	r3, #48	@ 0x30
 800ff82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010120 <_svfiprintf_r+0x1e4>
 800ff86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ff8a:	f04f 0901 	mov.w	r9, #1
 800ff8e:	4623      	mov	r3, r4
 800ff90:	469a      	mov	sl, r3
 800ff92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff96:	b10a      	cbz	r2, 800ff9c <_svfiprintf_r+0x60>
 800ff98:	2a25      	cmp	r2, #37	@ 0x25
 800ff9a:	d1f9      	bne.n	800ff90 <_svfiprintf_r+0x54>
 800ff9c:	ebba 0b04 	subs.w	fp, sl, r4
 800ffa0:	d00b      	beq.n	800ffba <_svfiprintf_r+0x7e>
 800ffa2:	465b      	mov	r3, fp
 800ffa4:	4622      	mov	r2, r4
 800ffa6:	4629      	mov	r1, r5
 800ffa8:	4638      	mov	r0, r7
 800ffaa:	f7ff ff6b 	bl	800fe84 <__ssputs_r>
 800ffae:	3001      	adds	r0, #1
 800ffb0:	f000 80a7 	beq.w	8010102 <_svfiprintf_r+0x1c6>
 800ffb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ffb6:	445a      	add	r2, fp
 800ffb8:	9209      	str	r2, [sp, #36]	@ 0x24
 800ffba:	f89a 3000 	ldrb.w	r3, [sl]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	f000 809f 	beq.w	8010102 <_svfiprintf_r+0x1c6>
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	f04f 32ff 	mov.w	r2, #4294967295
 800ffca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ffce:	f10a 0a01 	add.w	sl, sl, #1
 800ffd2:	9304      	str	r3, [sp, #16]
 800ffd4:	9307      	str	r3, [sp, #28]
 800ffd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ffda:	931a      	str	r3, [sp, #104]	@ 0x68
 800ffdc:	4654      	mov	r4, sl
 800ffde:	2205      	movs	r2, #5
 800ffe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffe4:	484e      	ldr	r0, [pc, #312]	@ (8010120 <_svfiprintf_r+0x1e4>)
 800ffe6:	f7f0 f8f3 	bl	80001d0 <memchr>
 800ffea:	9a04      	ldr	r2, [sp, #16]
 800ffec:	b9d8      	cbnz	r0, 8010026 <_svfiprintf_r+0xea>
 800ffee:	06d0      	lsls	r0, r2, #27
 800fff0:	bf44      	itt	mi
 800fff2:	2320      	movmi	r3, #32
 800fff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fff8:	0711      	lsls	r1, r2, #28
 800fffa:	bf44      	itt	mi
 800fffc:	232b      	movmi	r3, #43	@ 0x2b
 800fffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010002:	f89a 3000 	ldrb.w	r3, [sl]
 8010006:	2b2a      	cmp	r3, #42	@ 0x2a
 8010008:	d015      	beq.n	8010036 <_svfiprintf_r+0xfa>
 801000a:	9a07      	ldr	r2, [sp, #28]
 801000c:	4654      	mov	r4, sl
 801000e:	2000      	movs	r0, #0
 8010010:	f04f 0c0a 	mov.w	ip, #10
 8010014:	4621      	mov	r1, r4
 8010016:	f811 3b01 	ldrb.w	r3, [r1], #1
 801001a:	3b30      	subs	r3, #48	@ 0x30
 801001c:	2b09      	cmp	r3, #9
 801001e:	d94b      	bls.n	80100b8 <_svfiprintf_r+0x17c>
 8010020:	b1b0      	cbz	r0, 8010050 <_svfiprintf_r+0x114>
 8010022:	9207      	str	r2, [sp, #28]
 8010024:	e014      	b.n	8010050 <_svfiprintf_r+0x114>
 8010026:	eba0 0308 	sub.w	r3, r0, r8
 801002a:	fa09 f303 	lsl.w	r3, r9, r3
 801002e:	4313      	orrs	r3, r2
 8010030:	9304      	str	r3, [sp, #16]
 8010032:	46a2      	mov	sl, r4
 8010034:	e7d2      	b.n	800ffdc <_svfiprintf_r+0xa0>
 8010036:	9b03      	ldr	r3, [sp, #12]
 8010038:	1d19      	adds	r1, r3, #4
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	9103      	str	r1, [sp, #12]
 801003e:	2b00      	cmp	r3, #0
 8010040:	bfbb      	ittet	lt
 8010042:	425b      	neglt	r3, r3
 8010044:	f042 0202 	orrlt.w	r2, r2, #2
 8010048:	9307      	strge	r3, [sp, #28]
 801004a:	9307      	strlt	r3, [sp, #28]
 801004c:	bfb8      	it	lt
 801004e:	9204      	strlt	r2, [sp, #16]
 8010050:	7823      	ldrb	r3, [r4, #0]
 8010052:	2b2e      	cmp	r3, #46	@ 0x2e
 8010054:	d10a      	bne.n	801006c <_svfiprintf_r+0x130>
 8010056:	7863      	ldrb	r3, [r4, #1]
 8010058:	2b2a      	cmp	r3, #42	@ 0x2a
 801005a:	d132      	bne.n	80100c2 <_svfiprintf_r+0x186>
 801005c:	9b03      	ldr	r3, [sp, #12]
 801005e:	1d1a      	adds	r2, r3, #4
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	9203      	str	r2, [sp, #12]
 8010064:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010068:	3402      	adds	r4, #2
 801006a:	9305      	str	r3, [sp, #20]
 801006c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010130 <_svfiprintf_r+0x1f4>
 8010070:	7821      	ldrb	r1, [r4, #0]
 8010072:	2203      	movs	r2, #3
 8010074:	4650      	mov	r0, sl
 8010076:	f7f0 f8ab 	bl	80001d0 <memchr>
 801007a:	b138      	cbz	r0, 801008c <_svfiprintf_r+0x150>
 801007c:	9b04      	ldr	r3, [sp, #16]
 801007e:	eba0 000a 	sub.w	r0, r0, sl
 8010082:	2240      	movs	r2, #64	@ 0x40
 8010084:	4082      	lsls	r2, r0
 8010086:	4313      	orrs	r3, r2
 8010088:	3401      	adds	r4, #1
 801008a:	9304      	str	r3, [sp, #16]
 801008c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010090:	4824      	ldr	r0, [pc, #144]	@ (8010124 <_svfiprintf_r+0x1e8>)
 8010092:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010096:	2206      	movs	r2, #6
 8010098:	f7f0 f89a 	bl	80001d0 <memchr>
 801009c:	2800      	cmp	r0, #0
 801009e:	d036      	beq.n	801010e <_svfiprintf_r+0x1d2>
 80100a0:	4b21      	ldr	r3, [pc, #132]	@ (8010128 <_svfiprintf_r+0x1ec>)
 80100a2:	bb1b      	cbnz	r3, 80100ec <_svfiprintf_r+0x1b0>
 80100a4:	9b03      	ldr	r3, [sp, #12]
 80100a6:	3307      	adds	r3, #7
 80100a8:	f023 0307 	bic.w	r3, r3, #7
 80100ac:	3308      	adds	r3, #8
 80100ae:	9303      	str	r3, [sp, #12]
 80100b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100b2:	4433      	add	r3, r6
 80100b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80100b6:	e76a      	b.n	800ff8e <_svfiprintf_r+0x52>
 80100b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80100bc:	460c      	mov	r4, r1
 80100be:	2001      	movs	r0, #1
 80100c0:	e7a8      	b.n	8010014 <_svfiprintf_r+0xd8>
 80100c2:	2300      	movs	r3, #0
 80100c4:	3401      	adds	r4, #1
 80100c6:	9305      	str	r3, [sp, #20]
 80100c8:	4619      	mov	r1, r3
 80100ca:	f04f 0c0a 	mov.w	ip, #10
 80100ce:	4620      	mov	r0, r4
 80100d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100d4:	3a30      	subs	r2, #48	@ 0x30
 80100d6:	2a09      	cmp	r2, #9
 80100d8:	d903      	bls.n	80100e2 <_svfiprintf_r+0x1a6>
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d0c6      	beq.n	801006c <_svfiprintf_r+0x130>
 80100de:	9105      	str	r1, [sp, #20]
 80100e0:	e7c4      	b.n	801006c <_svfiprintf_r+0x130>
 80100e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80100e6:	4604      	mov	r4, r0
 80100e8:	2301      	movs	r3, #1
 80100ea:	e7f0      	b.n	80100ce <_svfiprintf_r+0x192>
 80100ec:	ab03      	add	r3, sp, #12
 80100ee:	9300      	str	r3, [sp, #0]
 80100f0:	462a      	mov	r2, r5
 80100f2:	4b0e      	ldr	r3, [pc, #56]	@ (801012c <_svfiprintf_r+0x1f0>)
 80100f4:	a904      	add	r1, sp, #16
 80100f6:	4638      	mov	r0, r7
 80100f8:	f7fd fd4c 	bl	800db94 <_printf_float>
 80100fc:	1c42      	adds	r2, r0, #1
 80100fe:	4606      	mov	r6, r0
 8010100:	d1d6      	bne.n	80100b0 <_svfiprintf_r+0x174>
 8010102:	89ab      	ldrh	r3, [r5, #12]
 8010104:	065b      	lsls	r3, r3, #25
 8010106:	f53f af2d 	bmi.w	800ff64 <_svfiprintf_r+0x28>
 801010a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801010c:	e72c      	b.n	800ff68 <_svfiprintf_r+0x2c>
 801010e:	ab03      	add	r3, sp, #12
 8010110:	9300      	str	r3, [sp, #0]
 8010112:	462a      	mov	r2, r5
 8010114:	4b05      	ldr	r3, [pc, #20]	@ (801012c <_svfiprintf_r+0x1f0>)
 8010116:	a904      	add	r1, sp, #16
 8010118:	4638      	mov	r0, r7
 801011a:	f7fd ffd3 	bl	800e0c4 <_printf_i>
 801011e:	e7ed      	b.n	80100fc <_svfiprintf_r+0x1c0>
 8010120:	08011dde 	.word	0x08011dde
 8010124:	08011de8 	.word	0x08011de8
 8010128:	0800db95 	.word	0x0800db95
 801012c:	0800fe85 	.word	0x0800fe85
 8010130:	08011de4 	.word	0x08011de4

08010134 <__sfputc_r>:
 8010134:	6893      	ldr	r3, [r2, #8]
 8010136:	3b01      	subs	r3, #1
 8010138:	2b00      	cmp	r3, #0
 801013a:	b410      	push	{r4}
 801013c:	6093      	str	r3, [r2, #8]
 801013e:	da08      	bge.n	8010152 <__sfputc_r+0x1e>
 8010140:	6994      	ldr	r4, [r2, #24]
 8010142:	42a3      	cmp	r3, r4
 8010144:	db01      	blt.n	801014a <__sfputc_r+0x16>
 8010146:	290a      	cmp	r1, #10
 8010148:	d103      	bne.n	8010152 <__sfputc_r+0x1e>
 801014a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801014e:	f7fe ba92 	b.w	800e676 <__swbuf_r>
 8010152:	6813      	ldr	r3, [r2, #0]
 8010154:	1c58      	adds	r0, r3, #1
 8010156:	6010      	str	r0, [r2, #0]
 8010158:	7019      	strb	r1, [r3, #0]
 801015a:	4608      	mov	r0, r1
 801015c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010160:	4770      	bx	lr

08010162 <__sfputs_r>:
 8010162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010164:	4606      	mov	r6, r0
 8010166:	460f      	mov	r7, r1
 8010168:	4614      	mov	r4, r2
 801016a:	18d5      	adds	r5, r2, r3
 801016c:	42ac      	cmp	r4, r5
 801016e:	d101      	bne.n	8010174 <__sfputs_r+0x12>
 8010170:	2000      	movs	r0, #0
 8010172:	e007      	b.n	8010184 <__sfputs_r+0x22>
 8010174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010178:	463a      	mov	r2, r7
 801017a:	4630      	mov	r0, r6
 801017c:	f7ff ffda 	bl	8010134 <__sfputc_r>
 8010180:	1c43      	adds	r3, r0, #1
 8010182:	d1f3      	bne.n	801016c <__sfputs_r+0xa>
 8010184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010188 <_vfiprintf_r>:
 8010188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801018c:	460d      	mov	r5, r1
 801018e:	b09d      	sub	sp, #116	@ 0x74
 8010190:	4614      	mov	r4, r2
 8010192:	4698      	mov	r8, r3
 8010194:	4606      	mov	r6, r0
 8010196:	b118      	cbz	r0, 80101a0 <_vfiprintf_r+0x18>
 8010198:	6a03      	ldr	r3, [r0, #32]
 801019a:	b90b      	cbnz	r3, 80101a0 <_vfiprintf_r+0x18>
 801019c:	f7fe f93c 	bl	800e418 <__sinit>
 80101a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101a2:	07d9      	lsls	r1, r3, #31
 80101a4:	d405      	bmi.n	80101b2 <_vfiprintf_r+0x2a>
 80101a6:	89ab      	ldrh	r3, [r5, #12]
 80101a8:	059a      	lsls	r2, r3, #22
 80101aa:	d402      	bmi.n	80101b2 <_vfiprintf_r+0x2a>
 80101ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101ae:	f7fe fb84 	bl	800e8ba <__retarget_lock_acquire_recursive>
 80101b2:	89ab      	ldrh	r3, [r5, #12]
 80101b4:	071b      	lsls	r3, r3, #28
 80101b6:	d501      	bpl.n	80101bc <_vfiprintf_r+0x34>
 80101b8:	692b      	ldr	r3, [r5, #16]
 80101ba:	b99b      	cbnz	r3, 80101e4 <_vfiprintf_r+0x5c>
 80101bc:	4629      	mov	r1, r5
 80101be:	4630      	mov	r0, r6
 80101c0:	f7fe fa98 	bl	800e6f4 <__swsetup_r>
 80101c4:	b170      	cbz	r0, 80101e4 <_vfiprintf_r+0x5c>
 80101c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101c8:	07dc      	lsls	r4, r3, #31
 80101ca:	d504      	bpl.n	80101d6 <_vfiprintf_r+0x4e>
 80101cc:	f04f 30ff 	mov.w	r0, #4294967295
 80101d0:	b01d      	add	sp, #116	@ 0x74
 80101d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101d6:	89ab      	ldrh	r3, [r5, #12]
 80101d8:	0598      	lsls	r0, r3, #22
 80101da:	d4f7      	bmi.n	80101cc <_vfiprintf_r+0x44>
 80101dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101de:	f7fe fb6d 	bl	800e8bc <__retarget_lock_release_recursive>
 80101e2:	e7f3      	b.n	80101cc <_vfiprintf_r+0x44>
 80101e4:	2300      	movs	r3, #0
 80101e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80101e8:	2320      	movs	r3, #32
 80101ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80101ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80101f2:	2330      	movs	r3, #48	@ 0x30
 80101f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80103a4 <_vfiprintf_r+0x21c>
 80101f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80101fc:	f04f 0901 	mov.w	r9, #1
 8010200:	4623      	mov	r3, r4
 8010202:	469a      	mov	sl, r3
 8010204:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010208:	b10a      	cbz	r2, 801020e <_vfiprintf_r+0x86>
 801020a:	2a25      	cmp	r2, #37	@ 0x25
 801020c:	d1f9      	bne.n	8010202 <_vfiprintf_r+0x7a>
 801020e:	ebba 0b04 	subs.w	fp, sl, r4
 8010212:	d00b      	beq.n	801022c <_vfiprintf_r+0xa4>
 8010214:	465b      	mov	r3, fp
 8010216:	4622      	mov	r2, r4
 8010218:	4629      	mov	r1, r5
 801021a:	4630      	mov	r0, r6
 801021c:	f7ff ffa1 	bl	8010162 <__sfputs_r>
 8010220:	3001      	adds	r0, #1
 8010222:	f000 80a7 	beq.w	8010374 <_vfiprintf_r+0x1ec>
 8010226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010228:	445a      	add	r2, fp
 801022a:	9209      	str	r2, [sp, #36]	@ 0x24
 801022c:	f89a 3000 	ldrb.w	r3, [sl]
 8010230:	2b00      	cmp	r3, #0
 8010232:	f000 809f 	beq.w	8010374 <_vfiprintf_r+0x1ec>
 8010236:	2300      	movs	r3, #0
 8010238:	f04f 32ff 	mov.w	r2, #4294967295
 801023c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010240:	f10a 0a01 	add.w	sl, sl, #1
 8010244:	9304      	str	r3, [sp, #16]
 8010246:	9307      	str	r3, [sp, #28]
 8010248:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801024c:	931a      	str	r3, [sp, #104]	@ 0x68
 801024e:	4654      	mov	r4, sl
 8010250:	2205      	movs	r2, #5
 8010252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010256:	4853      	ldr	r0, [pc, #332]	@ (80103a4 <_vfiprintf_r+0x21c>)
 8010258:	f7ef ffba 	bl	80001d0 <memchr>
 801025c:	9a04      	ldr	r2, [sp, #16]
 801025e:	b9d8      	cbnz	r0, 8010298 <_vfiprintf_r+0x110>
 8010260:	06d1      	lsls	r1, r2, #27
 8010262:	bf44      	itt	mi
 8010264:	2320      	movmi	r3, #32
 8010266:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801026a:	0713      	lsls	r3, r2, #28
 801026c:	bf44      	itt	mi
 801026e:	232b      	movmi	r3, #43	@ 0x2b
 8010270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010274:	f89a 3000 	ldrb.w	r3, [sl]
 8010278:	2b2a      	cmp	r3, #42	@ 0x2a
 801027a:	d015      	beq.n	80102a8 <_vfiprintf_r+0x120>
 801027c:	9a07      	ldr	r2, [sp, #28]
 801027e:	4654      	mov	r4, sl
 8010280:	2000      	movs	r0, #0
 8010282:	f04f 0c0a 	mov.w	ip, #10
 8010286:	4621      	mov	r1, r4
 8010288:	f811 3b01 	ldrb.w	r3, [r1], #1
 801028c:	3b30      	subs	r3, #48	@ 0x30
 801028e:	2b09      	cmp	r3, #9
 8010290:	d94b      	bls.n	801032a <_vfiprintf_r+0x1a2>
 8010292:	b1b0      	cbz	r0, 80102c2 <_vfiprintf_r+0x13a>
 8010294:	9207      	str	r2, [sp, #28]
 8010296:	e014      	b.n	80102c2 <_vfiprintf_r+0x13a>
 8010298:	eba0 0308 	sub.w	r3, r0, r8
 801029c:	fa09 f303 	lsl.w	r3, r9, r3
 80102a0:	4313      	orrs	r3, r2
 80102a2:	9304      	str	r3, [sp, #16]
 80102a4:	46a2      	mov	sl, r4
 80102a6:	e7d2      	b.n	801024e <_vfiprintf_r+0xc6>
 80102a8:	9b03      	ldr	r3, [sp, #12]
 80102aa:	1d19      	adds	r1, r3, #4
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	9103      	str	r1, [sp, #12]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	bfbb      	ittet	lt
 80102b4:	425b      	neglt	r3, r3
 80102b6:	f042 0202 	orrlt.w	r2, r2, #2
 80102ba:	9307      	strge	r3, [sp, #28]
 80102bc:	9307      	strlt	r3, [sp, #28]
 80102be:	bfb8      	it	lt
 80102c0:	9204      	strlt	r2, [sp, #16]
 80102c2:	7823      	ldrb	r3, [r4, #0]
 80102c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80102c6:	d10a      	bne.n	80102de <_vfiprintf_r+0x156>
 80102c8:	7863      	ldrb	r3, [r4, #1]
 80102ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80102cc:	d132      	bne.n	8010334 <_vfiprintf_r+0x1ac>
 80102ce:	9b03      	ldr	r3, [sp, #12]
 80102d0:	1d1a      	adds	r2, r3, #4
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	9203      	str	r2, [sp, #12]
 80102d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80102da:	3402      	adds	r4, #2
 80102dc:	9305      	str	r3, [sp, #20]
 80102de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80103b4 <_vfiprintf_r+0x22c>
 80102e2:	7821      	ldrb	r1, [r4, #0]
 80102e4:	2203      	movs	r2, #3
 80102e6:	4650      	mov	r0, sl
 80102e8:	f7ef ff72 	bl	80001d0 <memchr>
 80102ec:	b138      	cbz	r0, 80102fe <_vfiprintf_r+0x176>
 80102ee:	9b04      	ldr	r3, [sp, #16]
 80102f0:	eba0 000a 	sub.w	r0, r0, sl
 80102f4:	2240      	movs	r2, #64	@ 0x40
 80102f6:	4082      	lsls	r2, r0
 80102f8:	4313      	orrs	r3, r2
 80102fa:	3401      	adds	r4, #1
 80102fc:	9304      	str	r3, [sp, #16]
 80102fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010302:	4829      	ldr	r0, [pc, #164]	@ (80103a8 <_vfiprintf_r+0x220>)
 8010304:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010308:	2206      	movs	r2, #6
 801030a:	f7ef ff61 	bl	80001d0 <memchr>
 801030e:	2800      	cmp	r0, #0
 8010310:	d03f      	beq.n	8010392 <_vfiprintf_r+0x20a>
 8010312:	4b26      	ldr	r3, [pc, #152]	@ (80103ac <_vfiprintf_r+0x224>)
 8010314:	bb1b      	cbnz	r3, 801035e <_vfiprintf_r+0x1d6>
 8010316:	9b03      	ldr	r3, [sp, #12]
 8010318:	3307      	adds	r3, #7
 801031a:	f023 0307 	bic.w	r3, r3, #7
 801031e:	3308      	adds	r3, #8
 8010320:	9303      	str	r3, [sp, #12]
 8010322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010324:	443b      	add	r3, r7
 8010326:	9309      	str	r3, [sp, #36]	@ 0x24
 8010328:	e76a      	b.n	8010200 <_vfiprintf_r+0x78>
 801032a:	fb0c 3202 	mla	r2, ip, r2, r3
 801032e:	460c      	mov	r4, r1
 8010330:	2001      	movs	r0, #1
 8010332:	e7a8      	b.n	8010286 <_vfiprintf_r+0xfe>
 8010334:	2300      	movs	r3, #0
 8010336:	3401      	adds	r4, #1
 8010338:	9305      	str	r3, [sp, #20]
 801033a:	4619      	mov	r1, r3
 801033c:	f04f 0c0a 	mov.w	ip, #10
 8010340:	4620      	mov	r0, r4
 8010342:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010346:	3a30      	subs	r2, #48	@ 0x30
 8010348:	2a09      	cmp	r2, #9
 801034a:	d903      	bls.n	8010354 <_vfiprintf_r+0x1cc>
 801034c:	2b00      	cmp	r3, #0
 801034e:	d0c6      	beq.n	80102de <_vfiprintf_r+0x156>
 8010350:	9105      	str	r1, [sp, #20]
 8010352:	e7c4      	b.n	80102de <_vfiprintf_r+0x156>
 8010354:	fb0c 2101 	mla	r1, ip, r1, r2
 8010358:	4604      	mov	r4, r0
 801035a:	2301      	movs	r3, #1
 801035c:	e7f0      	b.n	8010340 <_vfiprintf_r+0x1b8>
 801035e:	ab03      	add	r3, sp, #12
 8010360:	9300      	str	r3, [sp, #0]
 8010362:	462a      	mov	r2, r5
 8010364:	4b12      	ldr	r3, [pc, #72]	@ (80103b0 <_vfiprintf_r+0x228>)
 8010366:	a904      	add	r1, sp, #16
 8010368:	4630      	mov	r0, r6
 801036a:	f7fd fc13 	bl	800db94 <_printf_float>
 801036e:	4607      	mov	r7, r0
 8010370:	1c78      	adds	r0, r7, #1
 8010372:	d1d6      	bne.n	8010322 <_vfiprintf_r+0x19a>
 8010374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010376:	07d9      	lsls	r1, r3, #31
 8010378:	d405      	bmi.n	8010386 <_vfiprintf_r+0x1fe>
 801037a:	89ab      	ldrh	r3, [r5, #12]
 801037c:	059a      	lsls	r2, r3, #22
 801037e:	d402      	bmi.n	8010386 <_vfiprintf_r+0x1fe>
 8010380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010382:	f7fe fa9b 	bl	800e8bc <__retarget_lock_release_recursive>
 8010386:	89ab      	ldrh	r3, [r5, #12]
 8010388:	065b      	lsls	r3, r3, #25
 801038a:	f53f af1f 	bmi.w	80101cc <_vfiprintf_r+0x44>
 801038e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010390:	e71e      	b.n	80101d0 <_vfiprintf_r+0x48>
 8010392:	ab03      	add	r3, sp, #12
 8010394:	9300      	str	r3, [sp, #0]
 8010396:	462a      	mov	r2, r5
 8010398:	4b05      	ldr	r3, [pc, #20]	@ (80103b0 <_vfiprintf_r+0x228>)
 801039a:	a904      	add	r1, sp, #16
 801039c:	4630      	mov	r0, r6
 801039e:	f7fd fe91 	bl	800e0c4 <_printf_i>
 80103a2:	e7e4      	b.n	801036e <_vfiprintf_r+0x1e6>
 80103a4:	08011dde 	.word	0x08011dde
 80103a8:	08011de8 	.word	0x08011de8
 80103ac:	0800db95 	.word	0x0800db95
 80103b0:	08010163 	.word	0x08010163
 80103b4:	08011de4 	.word	0x08011de4

080103b8 <__sflush_r>:
 80103b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80103bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103c0:	0716      	lsls	r6, r2, #28
 80103c2:	4605      	mov	r5, r0
 80103c4:	460c      	mov	r4, r1
 80103c6:	d454      	bmi.n	8010472 <__sflush_r+0xba>
 80103c8:	684b      	ldr	r3, [r1, #4]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	dc02      	bgt.n	80103d4 <__sflush_r+0x1c>
 80103ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	dd48      	ble.n	8010466 <__sflush_r+0xae>
 80103d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80103d6:	2e00      	cmp	r6, #0
 80103d8:	d045      	beq.n	8010466 <__sflush_r+0xae>
 80103da:	2300      	movs	r3, #0
 80103dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80103e0:	682f      	ldr	r7, [r5, #0]
 80103e2:	6a21      	ldr	r1, [r4, #32]
 80103e4:	602b      	str	r3, [r5, #0]
 80103e6:	d030      	beq.n	801044a <__sflush_r+0x92>
 80103e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80103ea:	89a3      	ldrh	r3, [r4, #12]
 80103ec:	0759      	lsls	r1, r3, #29
 80103ee:	d505      	bpl.n	80103fc <__sflush_r+0x44>
 80103f0:	6863      	ldr	r3, [r4, #4]
 80103f2:	1ad2      	subs	r2, r2, r3
 80103f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80103f6:	b10b      	cbz	r3, 80103fc <__sflush_r+0x44>
 80103f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80103fa:	1ad2      	subs	r2, r2, r3
 80103fc:	2300      	movs	r3, #0
 80103fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010400:	6a21      	ldr	r1, [r4, #32]
 8010402:	4628      	mov	r0, r5
 8010404:	47b0      	blx	r6
 8010406:	1c43      	adds	r3, r0, #1
 8010408:	89a3      	ldrh	r3, [r4, #12]
 801040a:	d106      	bne.n	801041a <__sflush_r+0x62>
 801040c:	6829      	ldr	r1, [r5, #0]
 801040e:	291d      	cmp	r1, #29
 8010410:	d82b      	bhi.n	801046a <__sflush_r+0xb2>
 8010412:	4a2a      	ldr	r2, [pc, #168]	@ (80104bc <__sflush_r+0x104>)
 8010414:	40ca      	lsrs	r2, r1
 8010416:	07d6      	lsls	r6, r2, #31
 8010418:	d527      	bpl.n	801046a <__sflush_r+0xb2>
 801041a:	2200      	movs	r2, #0
 801041c:	6062      	str	r2, [r4, #4]
 801041e:	04d9      	lsls	r1, r3, #19
 8010420:	6922      	ldr	r2, [r4, #16]
 8010422:	6022      	str	r2, [r4, #0]
 8010424:	d504      	bpl.n	8010430 <__sflush_r+0x78>
 8010426:	1c42      	adds	r2, r0, #1
 8010428:	d101      	bne.n	801042e <__sflush_r+0x76>
 801042a:	682b      	ldr	r3, [r5, #0]
 801042c:	b903      	cbnz	r3, 8010430 <__sflush_r+0x78>
 801042e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010430:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010432:	602f      	str	r7, [r5, #0]
 8010434:	b1b9      	cbz	r1, 8010466 <__sflush_r+0xae>
 8010436:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801043a:	4299      	cmp	r1, r3
 801043c:	d002      	beq.n	8010444 <__sflush_r+0x8c>
 801043e:	4628      	mov	r0, r5
 8010440:	f7ff f8a6 	bl	800f590 <_free_r>
 8010444:	2300      	movs	r3, #0
 8010446:	6363      	str	r3, [r4, #52]	@ 0x34
 8010448:	e00d      	b.n	8010466 <__sflush_r+0xae>
 801044a:	2301      	movs	r3, #1
 801044c:	4628      	mov	r0, r5
 801044e:	47b0      	blx	r6
 8010450:	4602      	mov	r2, r0
 8010452:	1c50      	adds	r0, r2, #1
 8010454:	d1c9      	bne.n	80103ea <__sflush_r+0x32>
 8010456:	682b      	ldr	r3, [r5, #0]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d0c6      	beq.n	80103ea <__sflush_r+0x32>
 801045c:	2b1d      	cmp	r3, #29
 801045e:	d001      	beq.n	8010464 <__sflush_r+0xac>
 8010460:	2b16      	cmp	r3, #22
 8010462:	d11e      	bne.n	80104a2 <__sflush_r+0xea>
 8010464:	602f      	str	r7, [r5, #0]
 8010466:	2000      	movs	r0, #0
 8010468:	e022      	b.n	80104b0 <__sflush_r+0xf8>
 801046a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801046e:	b21b      	sxth	r3, r3
 8010470:	e01b      	b.n	80104aa <__sflush_r+0xf2>
 8010472:	690f      	ldr	r7, [r1, #16]
 8010474:	2f00      	cmp	r7, #0
 8010476:	d0f6      	beq.n	8010466 <__sflush_r+0xae>
 8010478:	0793      	lsls	r3, r2, #30
 801047a:	680e      	ldr	r6, [r1, #0]
 801047c:	bf08      	it	eq
 801047e:	694b      	ldreq	r3, [r1, #20]
 8010480:	600f      	str	r7, [r1, #0]
 8010482:	bf18      	it	ne
 8010484:	2300      	movne	r3, #0
 8010486:	eba6 0807 	sub.w	r8, r6, r7
 801048a:	608b      	str	r3, [r1, #8]
 801048c:	f1b8 0f00 	cmp.w	r8, #0
 8010490:	dde9      	ble.n	8010466 <__sflush_r+0xae>
 8010492:	6a21      	ldr	r1, [r4, #32]
 8010494:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010496:	4643      	mov	r3, r8
 8010498:	463a      	mov	r2, r7
 801049a:	4628      	mov	r0, r5
 801049c:	47b0      	blx	r6
 801049e:	2800      	cmp	r0, #0
 80104a0:	dc08      	bgt.n	80104b4 <__sflush_r+0xfc>
 80104a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104aa:	81a3      	strh	r3, [r4, #12]
 80104ac:	f04f 30ff 	mov.w	r0, #4294967295
 80104b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104b4:	4407      	add	r7, r0
 80104b6:	eba8 0800 	sub.w	r8, r8, r0
 80104ba:	e7e7      	b.n	801048c <__sflush_r+0xd4>
 80104bc:	20400001 	.word	0x20400001

080104c0 <_fflush_r>:
 80104c0:	b538      	push	{r3, r4, r5, lr}
 80104c2:	690b      	ldr	r3, [r1, #16]
 80104c4:	4605      	mov	r5, r0
 80104c6:	460c      	mov	r4, r1
 80104c8:	b913      	cbnz	r3, 80104d0 <_fflush_r+0x10>
 80104ca:	2500      	movs	r5, #0
 80104cc:	4628      	mov	r0, r5
 80104ce:	bd38      	pop	{r3, r4, r5, pc}
 80104d0:	b118      	cbz	r0, 80104da <_fflush_r+0x1a>
 80104d2:	6a03      	ldr	r3, [r0, #32]
 80104d4:	b90b      	cbnz	r3, 80104da <_fflush_r+0x1a>
 80104d6:	f7fd ff9f 	bl	800e418 <__sinit>
 80104da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d0f3      	beq.n	80104ca <_fflush_r+0xa>
 80104e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80104e4:	07d0      	lsls	r0, r2, #31
 80104e6:	d404      	bmi.n	80104f2 <_fflush_r+0x32>
 80104e8:	0599      	lsls	r1, r3, #22
 80104ea:	d402      	bmi.n	80104f2 <_fflush_r+0x32>
 80104ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80104ee:	f7fe f9e4 	bl	800e8ba <__retarget_lock_acquire_recursive>
 80104f2:	4628      	mov	r0, r5
 80104f4:	4621      	mov	r1, r4
 80104f6:	f7ff ff5f 	bl	80103b8 <__sflush_r>
 80104fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80104fc:	07da      	lsls	r2, r3, #31
 80104fe:	4605      	mov	r5, r0
 8010500:	d4e4      	bmi.n	80104cc <_fflush_r+0xc>
 8010502:	89a3      	ldrh	r3, [r4, #12]
 8010504:	059b      	lsls	r3, r3, #22
 8010506:	d4e1      	bmi.n	80104cc <_fflush_r+0xc>
 8010508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801050a:	f7fe f9d7 	bl	800e8bc <__retarget_lock_release_recursive>
 801050e:	e7dd      	b.n	80104cc <_fflush_r+0xc>

08010510 <__swhatbuf_r>:
 8010510:	b570      	push	{r4, r5, r6, lr}
 8010512:	460c      	mov	r4, r1
 8010514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010518:	2900      	cmp	r1, #0
 801051a:	b096      	sub	sp, #88	@ 0x58
 801051c:	4615      	mov	r5, r2
 801051e:	461e      	mov	r6, r3
 8010520:	da0d      	bge.n	801053e <__swhatbuf_r+0x2e>
 8010522:	89a3      	ldrh	r3, [r4, #12]
 8010524:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010528:	f04f 0100 	mov.w	r1, #0
 801052c:	bf14      	ite	ne
 801052e:	2340      	movne	r3, #64	@ 0x40
 8010530:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010534:	2000      	movs	r0, #0
 8010536:	6031      	str	r1, [r6, #0]
 8010538:	602b      	str	r3, [r5, #0]
 801053a:	b016      	add	sp, #88	@ 0x58
 801053c:	bd70      	pop	{r4, r5, r6, pc}
 801053e:	466a      	mov	r2, sp
 8010540:	f000 f862 	bl	8010608 <_fstat_r>
 8010544:	2800      	cmp	r0, #0
 8010546:	dbec      	blt.n	8010522 <__swhatbuf_r+0x12>
 8010548:	9901      	ldr	r1, [sp, #4]
 801054a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801054e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010552:	4259      	negs	r1, r3
 8010554:	4159      	adcs	r1, r3
 8010556:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801055a:	e7eb      	b.n	8010534 <__swhatbuf_r+0x24>

0801055c <__smakebuf_r>:
 801055c:	898b      	ldrh	r3, [r1, #12]
 801055e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010560:	079d      	lsls	r5, r3, #30
 8010562:	4606      	mov	r6, r0
 8010564:	460c      	mov	r4, r1
 8010566:	d507      	bpl.n	8010578 <__smakebuf_r+0x1c>
 8010568:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801056c:	6023      	str	r3, [r4, #0]
 801056e:	6123      	str	r3, [r4, #16]
 8010570:	2301      	movs	r3, #1
 8010572:	6163      	str	r3, [r4, #20]
 8010574:	b003      	add	sp, #12
 8010576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010578:	ab01      	add	r3, sp, #4
 801057a:	466a      	mov	r2, sp
 801057c:	f7ff ffc8 	bl	8010510 <__swhatbuf_r>
 8010580:	9f00      	ldr	r7, [sp, #0]
 8010582:	4605      	mov	r5, r0
 8010584:	4639      	mov	r1, r7
 8010586:	4630      	mov	r0, r6
 8010588:	f7ff f876 	bl	800f678 <_malloc_r>
 801058c:	b948      	cbnz	r0, 80105a2 <__smakebuf_r+0x46>
 801058e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010592:	059a      	lsls	r2, r3, #22
 8010594:	d4ee      	bmi.n	8010574 <__smakebuf_r+0x18>
 8010596:	f023 0303 	bic.w	r3, r3, #3
 801059a:	f043 0302 	orr.w	r3, r3, #2
 801059e:	81a3      	strh	r3, [r4, #12]
 80105a0:	e7e2      	b.n	8010568 <__smakebuf_r+0xc>
 80105a2:	89a3      	ldrh	r3, [r4, #12]
 80105a4:	6020      	str	r0, [r4, #0]
 80105a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105aa:	81a3      	strh	r3, [r4, #12]
 80105ac:	9b01      	ldr	r3, [sp, #4]
 80105ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80105b2:	b15b      	cbz	r3, 80105cc <__smakebuf_r+0x70>
 80105b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80105b8:	4630      	mov	r0, r6
 80105ba:	f000 f837 	bl	801062c <_isatty_r>
 80105be:	b128      	cbz	r0, 80105cc <__smakebuf_r+0x70>
 80105c0:	89a3      	ldrh	r3, [r4, #12]
 80105c2:	f023 0303 	bic.w	r3, r3, #3
 80105c6:	f043 0301 	orr.w	r3, r3, #1
 80105ca:	81a3      	strh	r3, [r4, #12]
 80105cc:	89a3      	ldrh	r3, [r4, #12]
 80105ce:	431d      	orrs	r5, r3
 80105d0:	81a5      	strh	r5, [r4, #12]
 80105d2:	e7cf      	b.n	8010574 <__smakebuf_r+0x18>

080105d4 <memmove>:
 80105d4:	4288      	cmp	r0, r1
 80105d6:	b510      	push	{r4, lr}
 80105d8:	eb01 0402 	add.w	r4, r1, r2
 80105dc:	d902      	bls.n	80105e4 <memmove+0x10>
 80105de:	4284      	cmp	r4, r0
 80105e0:	4623      	mov	r3, r4
 80105e2:	d807      	bhi.n	80105f4 <memmove+0x20>
 80105e4:	1e43      	subs	r3, r0, #1
 80105e6:	42a1      	cmp	r1, r4
 80105e8:	d008      	beq.n	80105fc <memmove+0x28>
 80105ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80105ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80105f2:	e7f8      	b.n	80105e6 <memmove+0x12>
 80105f4:	4402      	add	r2, r0
 80105f6:	4601      	mov	r1, r0
 80105f8:	428a      	cmp	r2, r1
 80105fa:	d100      	bne.n	80105fe <memmove+0x2a>
 80105fc:	bd10      	pop	{r4, pc}
 80105fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010602:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010606:	e7f7      	b.n	80105f8 <memmove+0x24>

08010608 <_fstat_r>:
 8010608:	b538      	push	{r3, r4, r5, lr}
 801060a:	4d07      	ldr	r5, [pc, #28]	@ (8010628 <_fstat_r+0x20>)
 801060c:	2300      	movs	r3, #0
 801060e:	4604      	mov	r4, r0
 8010610:	4608      	mov	r0, r1
 8010612:	4611      	mov	r1, r2
 8010614:	602b      	str	r3, [r5, #0]
 8010616:	f7f4 faed 	bl	8004bf4 <_fstat>
 801061a:	1c43      	adds	r3, r0, #1
 801061c:	d102      	bne.n	8010624 <_fstat_r+0x1c>
 801061e:	682b      	ldr	r3, [r5, #0]
 8010620:	b103      	cbz	r3, 8010624 <_fstat_r+0x1c>
 8010622:	6023      	str	r3, [r4, #0]
 8010624:	bd38      	pop	{r3, r4, r5, pc}
 8010626:	bf00      	nop
 8010628:	20001928 	.word	0x20001928

0801062c <_isatty_r>:
 801062c:	b538      	push	{r3, r4, r5, lr}
 801062e:	4d06      	ldr	r5, [pc, #24]	@ (8010648 <_isatty_r+0x1c>)
 8010630:	2300      	movs	r3, #0
 8010632:	4604      	mov	r4, r0
 8010634:	4608      	mov	r0, r1
 8010636:	602b      	str	r3, [r5, #0]
 8010638:	f7f4 faec 	bl	8004c14 <_isatty>
 801063c:	1c43      	adds	r3, r0, #1
 801063e:	d102      	bne.n	8010646 <_isatty_r+0x1a>
 8010640:	682b      	ldr	r3, [r5, #0]
 8010642:	b103      	cbz	r3, 8010646 <_isatty_r+0x1a>
 8010644:	6023      	str	r3, [r4, #0]
 8010646:	bd38      	pop	{r3, r4, r5, pc}
 8010648:	20001928 	.word	0x20001928

0801064c <_sbrk_r>:
 801064c:	b538      	push	{r3, r4, r5, lr}
 801064e:	4d06      	ldr	r5, [pc, #24]	@ (8010668 <_sbrk_r+0x1c>)
 8010650:	2300      	movs	r3, #0
 8010652:	4604      	mov	r4, r0
 8010654:	4608      	mov	r0, r1
 8010656:	602b      	str	r3, [r5, #0]
 8010658:	f7f4 faf4 	bl	8004c44 <_sbrk>
 801065c:	1c43      	adds	r3, r0, #1
 801065e:	d102      	bne.n	8010666 <_sbrk_r+0x1a>
 8010660:	682b      	ldr	r3, [r5, #0]
 8010662:	b103      	cbz	r3, 8010666 <_sbrk_r+0x1a>
 8010664:	6023      	str	r3, [r4, #0]
 8010666:	bd38      	pop	{r3, r4, r5, pc}
 8010668:	20001928 	.word	0x20001928

0801066c <__assert_func>:
 801066c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801066e:	4614      	mov	r4, r2
 8010670:	461a      	mov	r2, r3
 8010672:	4b09      	ldr	r3, [pc, #36]	@ (8010698 <__assert_func+0x2c>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	4605      	mov	r5, r0
 8010678:	68d8      	ldr	r0, [r3, #12]
 801067a:	b14c      	cbz	r4, 8010690 <__assert_func+0x24>
 801067c:	4b07      	ldr	r3, [pc, #28]	@ (801069c <__assert_func+0x30>)
 801067e:	9100      	str	r1, [sp, #0]
 8010680:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010684:	4906      	ldr	r1, [pc, #24]	@ (80106a0 <__assert_func+0x34>)
 8010686:	462b      	mov	r3, r5
 8010688:	f000 f870 	bl	801076c <fiprintf>
 801068c:	f000 f880 	bl	8010790 <abort>
 8010690:	4b04      	ldr	r3, [pc, #16]	@ (80106a4 <__assert_func+0x38>)
 8010692:	461c      	mov	r4, r3
 8010694:	e7f3      	b.n	801067e <__assert_func+0x12>
 8010696:	bf00      	nop
 8010698:	20000140 	.word	0x20000140
 801069c:	08011df9 	.word	0x08011df9
 80106a0:	08011e06 	.word	0x08011e06
 80106a4:	08011e34 	.word	0x08011e34

080106a8 <_calloc_r>:
 80106a8:	b570      	push	{r4, r5, r6, lr}
 80106aa:	fba1 5402 	umull	r5, r4, r1, r2
 80106ae:	b934      	cbnz	r4, 80106be <_calloc_r+0x16>
 80106b0:	4629      	mov	r1, r5
 80106b2:	f7fe ffe1 	bl	800f678 <_malloc_r>
 80106b6:	4606      	mov	r6, r0
 80106b8:	b928      	cbnz	r0, 80106c6 <_calloc_r+0x1e>
 80106ba:	4630      	mov	r0, r6
 80106bc:	bd70      	pop	{r4, r5, r6, pc}
 80106be:	220c      	movs	r2, #12
 80106c0:	6002      	str	r2, [r0, #0]
 80106c2:	2600      	movs	r6, #0
 80106c4:	e7f9      	b.n	80106ba <_calloc_r+0x12>
 80106c6:	462a      	mov	r2, r5
 80106c8:	4621      	mov	r1, r4
 80106ca:	f7fe f879 	bl	800e7c0 <memset>
 80106ce:	e7f4      	b.n	80106ba <_calloc_r+0x12>

080106d0 <__ascii_mbtowc>:
 80106d0:	b082      	sub	sp, #8
 80106d2:	b901      	cbnz	r1, 80106d6 <__ascii_mbtowc+0x6>
 80106d4:	a901      	add	r1, sp, #4
 80106d6:	b142      	cbz	r2, 80106ea <__ascii_mbtowc+0x1a>
 80106d8:	b14b      	cbz	r3, 80106ee <__ascii_mbtowc+0x1e>
 80106da:	7813      	ldrb	r3, [r2, #0]
 80106dc:	600b      	str	r3, [r1, #0]
 80106de:	7812      	ldrb	r2, [r2, #0]
 80106e0:	1e10      	subs	r0, r2, #0
 80106e2:	bf18      	it	ne
 80106e4:	2001      	movne	r0, #1
 80106e6:	b002      	add	sp, #8
 80106e8:	4770      	bx	lr
 80106ea:	4610      	mov	r0, r2
 80106ec:	e7fb      	b.n	80106e6 <__ascii_mbtowc+0x16>
 80106ee:	f06f 0001 	mvn.w	r0, #1
 80106f2:	e7f8      	b.n	80106e6 <__ascii_mbtowc+0x16>

080106f4 <_realloc_r>:
 80106f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106f8:	4607      	mov	r7, r0
 80106fa:	4614      	mov	r4, r2
 80106fc:	460d      	mov	r5, r1
 80106fe:	b921      	cbnz	r1, 801070a <_realloc_r+0x16>
 8010700:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010704:	4611      	mov	r1, r2
 8010706:	f7fe bfb7 	b.w	800f678 <_malloc_r>
 801070a:	b92a      	cbnz	r2, 8010718 <_realloc_r+0x24>
 801070c:	f7fe ff40 	bl	800f590 <_free_r>
 8010710:	4625      	mov	r5, r4
 8010712:	4628      	mov	r0, r5
 8010714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010718:	f000 f841 	bl	801079e <_malloc_usable_size_r>
 801071c:	4284      	cmp	r4, r0
 801071e:	4606      	mov	r6, r0
 8010720:	d802      	bhi.n	8010728 <_realloc_r+0x34>
 8010722:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010726:	d8f4      	bhi.n	8010712 <_realloc_r+0x1e>
 8010728:	4621      	mov	r1, r4
 801072a:	4638      	mov	r0, r7
 801072c:	f7fe ffa4 	bl	800f678 <_malloc_r>
 8010730:	4680      	mov	r8, r0
 8010732:	b908      	cbnz	r0, 8010738 <_realloc_r+0x44>
 8010734:	4645      	mov	r5, r8
 8010736:	e7ec      	b.n	8010712 <_realloc_r+0x1e>
 8010738:	42b4      	cmp	r4, r6
 801073a:	4622      	mov	r2, r4
 801073c:	4629      	mov	r1, r5
 801073e:	bf28      	it	cs
 8010740:	4632      	movcs	r2, r6
 8010742:	f7fe f8bc 	bl	800e8be <memcpy>
 8010746:	4629      	mov	r1, r5
 8010748:	4638      	mov	r0, r7
 801074a:	f7fe ff21 	bl	800f590 <_free_r>
 801074e:	e7f1      	b.n	8010734 <_realloc_r+0x40>

08010750 <__ascii_wctomb>:
 8010750:	4603      	mov	r3, r0
 8010752:	4608      	mov	r0, r1
 8010754:	b141      	cbz	r1, 8010768 <__ascii_wctomb+0x18>
 8010756:	2aff      	cmp	r2, #255	@ 0xff
 8010758:	d904      	bls.n	8010764 <__ascii_wctomb+0x14>
 801075a:	228a      	movs	r2, #138	@ 0x8a
 801075c:	601a      	str	r2, [r3, #0]
 801075e:	f04f 30ff 	mov.w	r0, #4294967295
 8010762:	4770      	bx	lr
 8010764:	700a      	strb	r2, [r1, #0]
 8010766:	2001      	movs	r0, #1
 8010768:	4770      	bx	lr
	...

0801076c <fiprintf>:
 801076c:	b40e      	push	{r1, r2, r3}
 801076e:	b503      	push	{r0, r1, lr}
 8010770:	4601      	mov	r1, r0
 8010772:	ab03      	add	r3, sp, #12
 8010774:	4805      	ldr	r0, [pc, #20]	@ (801078c <fiprintf+0x20>)
 8010776:	f853 2b04 	ldr.w	r2, [r3], #4
 801077a:	6800      	ldr	r0, [r0, #0]
 801077c:	9301      	str	r3, [sp, #4]
 801077e:	f7ff fd03 	bl	8010188 <_vfiprintf_r>
 8010782:	b002      	add	sp, #8
 8010784:	f85d eb04 	ldr.w	lr, [sp], #4
 8010788:	b003      	add	sp, #12
 801078a:	4770      	bx	lr
 801078c:	20000140 	.word	0x20000140

08010790 <abort>:
 8010790:	b508      	push	{r3, lr}
 8010792:	2006      	movs	r0, #6
 8010794:	f000 f834 	bl	8010800 <raise>
 8010798:	2001      	movs	r0, #1
 801079a:	f7f4 f9db 	bl	8004b54 <_exit>

0801079e <_malloc_usable_size_r>:
 801079e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107a2:	1f18      	subs	r0, r3, #4
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	bfbc      	itt	lt
 80107a8:	580b      	ldrlt	r3, [r1, r0]
 80107aa:	18c0      	addlt	r0, r0, r3
 80107ac:	4770      	bx	lr

080107ae <_raise_r>:
 80107ae:	291f      	cmp	r1, #31
 80107b0:	b538      	push	{r3, r4, r5, lr}
 80107b2:	4605      	mov	r5, r0
 80107b4:	460c      	mov	r4, r1
 80107b6:	d904      	bls.n	80107c2 <_raise_r+0x14>
 80107b8:	2316      	movs	r3, #22
 80107ba:	6003      	str	r3, [r0, #0]
 80107bc:	f04f 30ff 	mov.w	r0, #4294967295
 80107c0:	bd38      	pop	{r3, r4, r5, pc}
 80107c2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80107c4:	b112      	cbz	r2, 80107cc <_raise_r+0x1e>
 80107c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80107ca:	b94b      	cbnz	r3, 80107e0 <_raise_r+0x32>
 80107cc:	4628      	mov	r0, r5
 80107ce:	f000 f831 	bl	8010834 <_getpid_r>
 80107d2:	4622      	mov	r2, r4
 80107d4:	4601      	mov	r1, r0
 80107d6:	4628      	mov	r0, r5
 80107d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80107dc:	f000 b818 	b.w	8010810 <_kill_r>
 80107e0:	2b01      	cmp	r3, #1
 80107e2:	d00a      	beq.n	80107fa <_raise_r+0x4c>
 80107e4:	1c59      	adds	r1, r3, #1
 80107e6:	d103      	bne.n	80107f0 <_raise_r+0x42>
 80107e8:	2316      	movs	r3, #22
 80107ea:	6003      	str	r3, [r0, #0]
 80107ec:	2001      	movs	r0, #1
 80107ee:	e7e7      	b.n	80107c0 <_raise_r+0x12>
 80107f0:	2100      	movs	r1, #0
 80107f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80107f6:	4620      	mov	r0, r4
 80107f8:	4798      	blx	r3
 80107fa:	2000      	movs	r0, #0
 80107fc:	e7e0      	b.n	80107c0 <_raise_r+0x12>
	...

08010800 <raise>:
 8010800:	4b02      	ldr	r3, [pc, #8]	@ (801080c <raise+0xc>)
 8010802:	4601      	mov	r1, r0
 8010804:	6818      	ldr	r0, [r3, #0]
 8010806:	f7ff bfd2 	b.w	80107ae <_raise_r>
 801080a:	bf00      	nop
 801080c:	20000140 	.word	0x20000140

08010810 <_kill_r>:
 8010810:	b538      	push	{r3, r4, r5, lr}
 8010812:	4d07      	ldr	r5, [pc, #28]	@ (8010830 <_kill_r+0x20>)
 8010814:	2300      	movs	r3, #0
 8010816:	4604      	mov	r4, r0
 8010818:	4608      	mov	r0, r1
 801081a:	4611      	mov	r1, r2
 801081c:	602b      	str	r3, [r5, #0]
 801081e:	f7f4 f989 	bl	8004b34 <_kill>
 8010822:	1c43      	adds	r3, r0, #1
 8010824:	d102      	bne.n	801082c <_kill_r+0x1c>
 8010826:	682b      	ldr	r3, [r5, #0]
 8010828:	b103      	cbz	r3, 801082c <_kill_r+0x1c>
 801082a:	6023      	str	r3, [r4, #0]
 801082c:	bd38      	pop	{r3, r4, r5, pc}
 801082e:	bf00      	nop
 8010830:	20001928 	.word	0x20001928

08010834 <_getpid_r>:
 8010834:	f7f4 b976 	b.w	8004b24 <_getpid>

08010838 <powf>:
 8010838:	b508      	push	{r3, lr}
 801083a:	ed2d 8b04 	vpush	{d8-d9}
 801083e:	eeb0 8a60 	vmov.f32	s16, s1
 8010842:	eeb0 9a40 	vmov.f32	s18, s0
 8010846:	f000 f859 	bl	80108fc <__ieee754_powf>
 801084a:	eeb4 8a48 	vcmp.f32	s16, s16
 801084e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010852:	eef0 8a40 	vmov.f32	s17, s0
 8010856:	d63e      	bvs.n	80108d6 <powf+0x9e>
 8010858:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801085c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010860:	d112      	bne.n	8010888 <powf+0x50>
 8010862:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801086a:	d039      	beq.n	80108e0 <powf+0xa8>
 801086c:	eeb0 0a48 	vmov.f32	s0, s16
 8010870:	f000 f839 	bl	80108e6 <finitef>
 8010874:	b378      	cbz	r0, 80108d6 <powf+0x9e>
 8010876:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801087a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801087e:	d52a      	bpl.n	80108d6 <powf+0x9e>
 8010880:	f7fd fff0 	bl	800e864 <__errno>
 8010884:	2322      	movs	r3, #34	@ 0x22
 8010886:	e014      	b.n	80108b2 <powf+0x7a>
 8010888:	f000 f82d 	bl	80108e6 <finitef>
 801088c:	b998      	cbnz	r0, 80108b6 <powf+0x7e>
 801088e:	eeb0 0a49 	vmov.f32	s0, s18
 8010892:	f000 f828 	bl	80108e6 <finitef>
 8010896:	b170      	cbz	r0, 80108b6 <powf+0x7e>
 8010898:	eeb0 0a48 	vmov.f32	s0, s16
 801089c:	f000 f823 	bl	80108e6 <finitef>
 80108a0:	b148      	cbz	r0, 80108b6 <powf+0x7e>
 80108a2:	eef4 8a68 	vcmp.f32	s17, s17
 80108a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108aa:	d7e9      	bvc.n	8010880 <powf+0x48>
 80108ac:	f7fd ffda 	bl	800e864 <__errno>
 80108b0:	2321      	movs	r3, #33	@ 0x21
 80108b2:	6003      	str	r3, [r0, #0]
 80108b4:	e00f      	b.n	80108d6 <powf+0x9e>
 80108b6:	eef5 8a40 	vcmp.f32	s17, #0.0
 80108ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108be:	d10a      	bne.n	80108d6 <powf+0x9e>
 80108c0:	eeb0 0a49 	vmov.f32	s0, s18
 80108c4:	f000 f80f 	bl	80108e6 <finitef>
 80108c8:	b128      	cbz	r0, 80108d6 <powf+0x9e>
 80108ca:	eeb0 0a48 	vmov.f32	s0, s16
 80108ce:	f000 f80a 	bl	80108e6 <finitef>
 80108d2:	2800      	cmp	r0, #0
 80108d4:	d1d4      	bne.n	8010880 <powf+0x48>
 80108d6:	eeb0 0a68 	vmov.f32	s0, s17
 80108da:	ecbd 8b04 	vpop	{d8-d9}
 80108de:	bd08      	pop	{r3, pc}
 80108e0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80108e4:	e7f7      	b.n	80108d6 <powf+0x9e>

080108e6 <finitef>:
 80108e6:	ee10 3a10 	vmov	r3, s0
 80108ea:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80108ee:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80108f2:	bfac      	ite	ge
 80108f4:	2000      	movge	r0, #0
 80108f6:	2001      	movlt	r0, #1
 80108f8:	4770      	bx	lr
	...

080108fc <__ieee754_powf>:
 80108fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010900:	ee10 4a90 	vmov	r4, s1
 8010904:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8010908:	ed2d 8b02 	vpush	{d8}
 801090c:	ee10 6a10 	vmov	r6, s0
 8010910:	eeb0 8a40 	vmov.f32	s16, s0
 8010914:	eef0 8a60 	vmov.f32	s17, s1
 8010918:	d10c      	bne.n	8010934 <__ieee754_powf+0x38>
 801091a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 801091e:	0076      	lsls	r6, r6, #1
 8010920:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8010924:	f240 8274 	bls.w	8010e10 <__ieee754_powf+0x514>
 8010928:	ee38 0a28 	vadd.f32	s0, s16, s17
 801092c:	ecbd 8b02 	vpop	{d8}
 8010930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010934:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8010938:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 801093c:	d802      	bhi.n	8010944 <__ieee754_powf+0x48>
 801093e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010942:	d908      	bls.n	8010956 <__ieee754_powf+0x5a>
 8010944:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8010948:	d1ee      	bne.n	8010928 <__ieee754_powf+0x2c>
 801094a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 801094e:	0064      	lsls	r4, r4, #1
 8010950:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8010954:	e7e6      	b.n	8010924 <__ieee754_powf+0x28>
 8010956:	2e00      	cmp	r6, #0
 8010958:	da1f      	bge.n	801099a <__ieee754_powf+0x9e>
 801095a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 801095e:	f080 8260 	bcs.w	8010e22 <__ieee754_powf+0x526>
 8010962:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010966:	d32f      	bcc.n	80109c8 <__ieee754_powf+0xcc>
 8010968:	ea4f 53e9 	mov.w	r3, r9, asr #23
 801096c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8010970:	fa49 f503 	asr.w	r5, r9, r3
 8010974:	fa05 f303 	lsl.w	r3, r5, r3
 8010978:	454b      	cmp	r3, r9
 801097a:	d123      	bne.n	80109c4 <__ieee754_powf+0xc8>
 801097c:	f005 0501 	and.w	r5, r5, #1
 8010980:	f1c5 0502 	rsb	r5, r5, #2
 8010984:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010988:	d11f      	bne.n	80109ca <__ieee754_powf+0xce>
 801098a:	2c00      	cmp	r4, #0
 801098c:	f280 8246 	bge.w	8010e1c <__ieee754_powf+0x520>
 8010990:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010994:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8010998:	e7c8      	b.n	801092c <__ieee754_powf+0x30>
 801099a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801099e:	d111      	bne.n	80109c4 <__ieee754_powf+0xc8>
 80109a0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80109a4:	f000 8234 	beq.w	8010e10 <__ieee754_powf+0x514>
 80109a8:	d906      	bls.n	80109b8 <__ieee754_powf+0xbc>
 80109aa:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8010cc0 <__ieee754_powf+0x3c4>
 80109ae:	2c00      	cmp	r4, #0
 80109b0:	bfa8      	it	ge
 80109b2:	eeb0 0a68 	vmovge.f32	s0, s17
 80109b6:	e7b9      	b.n	801092c <__ieee754_powf+0x30>
 80109b8:	2c00      	cmp	r4, #0
 80109ba:	f280 822c 	bge.w	8010e16 <__ieee754_powf+0x51a>
 80109be:	eeb1 0a68 	vneg.f32	s0, s17
 80109c2:	e7b3      	b.n	801092c <__ieee754_powf+0x30>
 80109c4:	2500      	movs	r5, #0
 80109c6:	e7dd      	b.n	8010984 <__ieee754_powf+0x88>
 80109c8:	2500      	movs	r5, #0
 80109ca:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80109ce:	d102      	bne.n	80109d6 <__ieee754_powf+0xda>
 80109d0:	ee28 0a08 	vmul.f32	s0, s16, s16
 80109d4:	e7aa      	b.n	801092c <__ieee754_powf+0x30>
 80109d6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80109da:	f040 8227 	bne.w	8010e2c <__ieee754_powf+0x530>
 80109de:	2e00      	cmp	r6, #0
 80109e0:	f2c0 8224 	blt.w	8010e2c <__ieee754_powf+0x530>
 80109e4:	eeb0 0a48 	vmov.f32	s0, s16
 80109e8:	ecbd 8b02 	vpop	{d8}
 80109ec:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109f0:	f000 bae6 	b.w	8010fc0 <__ieee754_sqrtf>
 80109f4:	2d01      	cmp	r5, #1
 80109f6:	d199      	bne.n	801092c <__ieee754_powf+0x30>
 80109f8:	eeb1 0a40 	vneg.f32	s0, s0
 80109fc:	e796      	b.n	801092c <__ieee754_powf+0x30>
 80109fe:	0ff0      	lsrs	r0, r6, #31
 8010a00:	3801      	subs	r0, #1
 8010a02:	ea55 0300 	orrs.w	r3, r5, r0
 8010a06:	d104      	bne.n	8010a12 <__ieee754_powf+0x116>
 8010a08:	ee38 8a48 	vsub.f32	s16, s16, s16
 8010a0c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8010a10:	e78c      	b.n	801092c <__ieee754_powf+0x30>
 8010a12:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8010a16:	d96d      	bls.n	8010af4 <__ieee754_powf+0x1f8>
 8010a18:	4baa      	ldr	r3, [pc, #680]	@ (8010cc4 <__ieee754_powf+0x3c8>)
 8010a1a:	4598      	cmp	r8, r3
 8010a1c:	d808      	bhi.n	8010a30 <__ieee754_powf+0x134>
 8010a1e:	2c00      	cmp	r4, #0
 8010a20:	da0b      	bge.n	8010a3a <__ieee754_powf+0x13e>
 8010a22:	2000      	movs	r0, #0
 8010a24:	ecbd 8b02 	vpop	{d8}
 8010a28:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a2c:	f000 bac2 	b.w	8010fb4 <__math_oflowf>
 8010a30:	4ba5      	ldr	r3, [pc, #660]	@ (8010cc8 <__ieee754_powf+0x3cc>)
 8010a32:	4598      	cmp	r8, r3
 8010a34:	d908      	bls.n	8010a48 <__ieee754_powf+0x14c>
 8010a36:	2c00      	cmp	r4, #0
 8010a38:	dcf3      	bgt.n	8010a22 <__ieee754_powf+0x126>
 8010a3a:	2000      	movs	r0, #0
 8010a3c:	ecbd 8b02 	vpop	{d8}
 8010a40:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a44:	f000 bab0 	b.w	8010fa8 <__math_uflowf>
 8010a48:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010a4c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010a50:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8010ccc <__ieee754_powf+0x3d0>
 8010a54:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010a58:	eee0 6a67 	vfms.f32	s13, s0, s15
 8010a5c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010a60:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8010a64:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010a68:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8010cd0 <__ieee754_powf+0x3d4>
 8010a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010a70:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8010cd4 <__ieee754_powf+0x3d8>
 8010a74:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8010a78:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8010cd8 <__ieee754_powf+0x3dc>
 8010a7c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010a80:	eeb0 7a67 	vmov.f32	s14, s15
 8010a84:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010a88:	ee17 3a10 	vmov	r3, s14
 8010a8c:	f36f 030b 	bfc	r3, #0, #12
 8010a90:	ee07 3a10 	vmov	s14, r3
 8010a94:	eeb0 6a47 	vmov.f32	s12, s14
 8010a98:	eea0 6a66 	vfms.f32	s12, s0, s13
 8010a9c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010aa0:	3d01      	subs	r5, #1
 8010aa2:	4305      	orrs	r5, r0
 8010aa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010aa8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8010aac:	f36f 040b 	bfc	r4, #0, #12
 8010ab0:	bf18      	it	ne
 8010ab2:	eeb0 8a66 	vmovne.f32	s16, s13
 8010ab6:	ee06 4a90 	vmov	s13, r4
 8010aba:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8010abe:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8010ac2:	ee67 7a26 	vmul.f32	s15, s14, s13
 8010ac6:	eee6 0a07 	vfma.f32	s1, s12, s14
 8010aca:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8010ace:	ee17 1a10 	vmov	r1, s14
 8010ad2:	2900      	cmp	r1, #0
 8010ad4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010ad8:	f340 80dd 	ble.w	8010c96 <__ieee754_powf+0x39a>
 8010adc:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8010ae0:	f240 80ca 	bls.w	8010c78 <__ieee754_powf+0x37c>
 8010ae4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aec:	bf4c      	ite	mi
 8010aee:	2001      	movmi	r0, #1
 8010af0:	2000      	movpl	r0, #0
 8010af2:	e797      	b.n	8010a24 <__ieee754_powf+0x128>
 8010af4:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8010af8:	bf01      	itttt	eq
 8010afa:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8010cdc <__ieee754_powf+0x3e0>
 8010afe:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8010b02:	f06f 0317 	mvneq.w	r3, #23
 8010b06:	ee17 7a90 	vmoveq	r7, s15
 8010b0a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8010b0e:	bf18      	it	ne
 8010b10:	2300      	movne	r3, #0
 8010b12:	3a7f      	subs	r2, #127	@ 0x7f
 8010b14:	441a      	add	r2, r3
 8010b16:	4b72      	ldr	r3, [pc, #456]	@ (8010ce0 <__ieee754_powf+0x3e4>)
 8010b18:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8010b1c:	429f      	cmp	r7, r3
 8010b1e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8010b22:	dd06      	ble.n	8010b32 <__ieee754_powf+0x236>
 8010b24:	4b6f      	ldr	r3, [pc, #444]	@ (8010ce4 <__ieee754_powf+0x3e8>)
 8010b26:	429f      	cmp	r7, r3
 8010b28:	f340 80a4 	ble.w	8010c74 <__ieee754_powf+0x378>
 8010b2c:	3201      	adds	r2, #1
 8010b2e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8010b32:	2600      	movs	r6, #0
 8010b34:	4b6c      	ldr	r3, [pc, #432]	@ (8010ce8 <__ieee754_powf+0x3ec>)
 8010b36:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8010b3a:	ee07 1a10 	vmov	s14, r1
 8010b3e:	edd3 5a00 	vldr	s11, [r3]
 8010b42:	4b6a      	ldr	r3, [pc, #424]	@ (8010cec <__ieee754_powf+0x3f0>)
 8010b44:	ee75 7a87 	vadd.f32	s15, s11, s14
 8010b48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010b4c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8010b50:	1049      	asrs	r1, r1, #1
 8010b52:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8010b56:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8010b5a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8010b5e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8010b62:	ee07 1a90 	vmov	s15, r1
 8010b66:	ee26 5a24 	vmul.f32	s10, s12, s9
 8010b6a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8010b6e:	ee15 7a10 	vmov	r7, s10
 8010b72:	401f      	ands	r7, r3
 8010b74:	ee06 7a90 	vmov	s13, r7
 8010b78:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8010b7c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8010b80:	ee65 7a05 	vmul.f32	s15, s10, s10
 8010b84:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8010b88:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8010cf0 <__ieee754_powf+0x3f4>
 8010b8c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8010cf4 <__ieee754_powf+0x3f8>
 8010b90:	eee7 5a87 	vfma.f32	s11, s15, s14
 8010b94:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8010cf8 <__ieee754_powf+0x3fc>
 8010b98:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8010b9c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8010ccc <__ieee754_powf+0x3d0>
 8010ba0:	eee7 5a27 	vfma.f32	s11, s14, s15
 8010ba4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8010cfc <__ieee754_powf+0x400>
 8010ba8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8010bac:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8010d00 <__ieee754_powf+0x404>
 8010bb0:	ee26 6a24 	vmul.f32	s12, s12, s9
 8010bb4:	eee7 5a27 	vfma.f32	s11, s14, s15
 8010bb8:	ee35 7a26 	vadd.f32	s14, s10, s13
 8010bbc:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8010bc0:	ee27 7a06 	vmul.f32	s14, s14, s12
 8010bc4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010bc8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8010bcc:	eef0 5a67 	vmov.f32	s11, s15
 8010bd0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8010bd4:	ee75 5a87 	vadd.f32	s11, s11, s14
 8010bd8:	ee15 1a90 	vmov	r1, s11
 8010bdc:	4019      	ands	r1, r3
 8010bde:	ee05 1a90 	vmov	s11, r1
 8010be2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8010be6:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8010bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010bee:	ee67 7a85 	vmul.f32	s15, s15, s10
 8010bf2:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010bf6:	eeb0 6a67 	vmov.f32	s12, s15
 8010bfa:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010bfe:	ee16 1a10 	vmov	r1, s12
 8010c02:	4019      	ands	r1, r3
 8010c04:	ee06 1a10 	vmov	s12, r1
 8010c08:	eeb0 7a46 	vmov.f32	s14, s12
 8010c0c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8010c10:	493c      	ldr	r1, [pc, #240]	@ (8010d04 <__ieee754_powf+0x408>)
 8010c12:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8010c16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c1a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8010d08 <__ieee754_powf+0x40c>
 8010c1e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8010d0c <__ieee754_powf+0x410>
 8010c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010c26:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8010d10 <__ieee754_powf+0x414>
 8010c2a:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010c2e:	ed91 7a00 	vldr	s14, [r1]
 8010c32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c36:	ee07 2a10 	vmov	s14, r2
 8010c3a:	4a36      	ldr	r2, [pc, #216]	@ (8010d14 <__ieee754_powf+0x418>)
 8010c3c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8010c40:	eeb0 7a67 	vmov.f32	s14, s15
 8010c44:	eea6 7a25 	vfma.f32	s14, s12, s11
 8010c48:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8010c4c:	ed92 5a00 	vldr	s10, [r2]
 8010c50:	ee37 7a05 	vadd.f32	s14, s14, s10
 8010c54:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010c58:	ee17 2a10 	vmov	r2, s14
 8010c5c:	401a      	ands	r2, r3
 8010c5e:	ee07 2a10 	vmov	s14, r2
 8010c62:	ee77 6a66 	vsub.f32	s13, s14, s13
 8010c66:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8010c6a:	eee6 6a65 	vfms.f32	s13, s12, s11
 8010c6e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010c72:	e715      	b.n	8010aa0 <__ieee754_powf+0x1a4>
 8010c74:	2601      	movs	r6, #1
 8010c76:	e75d      	b.n	8010b34 <__ieee754_powf+0x238>
 8010c78:	d152      	bne.n	8010d20 <__ieee754_powf+0x424>
 8010c7a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8010d18 <__ieee754_powf+0x41c>
 8010c7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010c82:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8010c86:	eef4 6ac7 	vcmpe.f32	s13, s14
 8010c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c8e:	f73f af29 	bgt.w	8010ae4 <__ieee754_powf+0x1e8>
 8010c92:	2386      	movs	r3, #134	@ 0x86
 8010c94:	e048      	b.n	8010d28 <__ieee754_powf+0x42c>
 8010c96:	4a21      	ldr	r2, [pc, #132]	@ (8010d1c <__ieee754_powf+0x420>)
 8010c98:	4293      	cmp	r3, r2
 8010c9a:	d907      	bls.n	8010cac <__ieee754_powf+0x3b0>
 8010c9c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ca4:	bf4c      	ite	mi
 8010ca6:	2001      	movmi	r0, #1
 8010ca8:	2000      	movpl	r0, #0
 8010caa:	e6c7      	b.n	8010a3c <__ieee754_powf+0x140>
 8010cac:	d138      	bne.n	8010d20 <__ieee754_powf+0x424>
 8010cae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010cb2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8010cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cba:	dbea      	blt.n	8010c92 <__ieee754_powf+0x396>
 8010cbc:	e7ee      	b.n	8010c9c <__ieee754_powf+0x3a0>
 8010cbe:	bf00      	nop
 8010cc0:	00000000 	.word	0x00000000
 8010cc4:	3f7ffff3 	.word	0x3f7ffff3
 8010cc8:	3f800007 	.word	0x3f800007
 8010ccc:	3eaaaaab 	.word	0x3eaaaaab
 8010cd0:	3fb8aa00 	.word	0x3fb8aa00
 8010cd4:	3fb8aa3b 	.word	0x3fb8aa3b
 8010cd8:	36eca570 	.word	0x36eca570
 8010cdc:	4b800000 	.word	0x4b800000
 8010ce0:	001cc471 	.word	0x001cc471
 8010ce4:	005db3d6 	.word	0x005db3d6
 8010ce8:	0801204c 	.word	0x0801204c
 8010cec:	fffff000 	.word	0xfffff000
 8010cf0:	3e6c3255 	.word	0x3e6c3255
 8010cf4:	3e53f142 	.word	0x3e53f142
 8010cf8:	3e8ba305 	.word	0x3e8ba305
 8010cfc:	3edb6db7 	.word	0x3edb6db7
 8010d00:	3f19999a 	.word	0x3f19999a
 8010d04:	0801203c 	.word	0x0801203c
 8010d08:	3f76384f 	.word	0x3f76384f
 8010d0c:	3f763800 	.word	0x3f763800
 8010d10:	369dc3a0 	.word	0x369dc3a0
 8010d14:	08012044 	.word	0x08012044
 8010d18:	3338aa3c 	.word	0x3338aa3c
 8010d1c:	43160000 	.word	0x43160000
 8010d20:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8010d24:	d96f      	bls.n	8010e06 <__ieee754_powf+0x50a>
 8010d26:	15db      	asrs	r3, r3, #23
 8010d28:	3b7e      	subs	r3, #126	@ 0x7e
 8010d2a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8010d2e:	4118      	asrs	r0, r3
 8010d30:	4408      	add	r0, r1
 8010d32:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8010d36:	4a4e      	ldr	r2, [pc, #312]	@ (8010e70 <__ieee754_powf+0x574>)
 8010d38:	3b7f      	subs	r3, #127	@ 0x7f
 8010d3a:	411a      	asrs	r2, r3
 8010d3c:	4002      	ands	r2, r0
 8010d3e:	ee07 2a10 	vmov	s14, r2
 8010d42:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8010d46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8010d4a:	f1c3 0317 	rsb	r3, r3, #23
 8010d4e:	4118      	asrs	r0, r3
 8010d50:	2900      	cmp	r1, #0
 8010d52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010d56:	bfb8      	it	lt
 8010d58:	4240      	neglt	r0, r0
 8010d5a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8010d5e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8010e74 <__ieee754_powf+0x578>
 8010d62:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8010e78 <__ieee754_powf+0x57c>
 8010d66:	ee16 3a90 	vmov	r3, s13
 8010d6a:	f36f 030b 	bfc	r3, #0, #12
 8010d6e:	ee06 3a90 	vmov	s13, r3
 8010d72:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010d76:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010d7a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8010d7e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8010e7c <__ieee754_powf+0x580>
 8010d82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010d86:	eee0 7a87 	vfma.f32	s15, s1, s14
 8010d8a:	eeb0 7a67 	vmov.f32	s14, s15
 8010d8e:	eea6 7a86 	vfma.f32	s14, s13, s12
 8010d92:	eef0 5a47 	vmov.f32	s11, s14
 8010d96:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8010d9a:	ee67 6a07 	vmul.f32	s13, s14, s14
 8010d9e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8010da2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8010e80 <__ieee754_powf+0x584>
 8010da6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8010e84 <__ieee754_powf+0x588>
 8010daa:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010dae:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010e88 <__ieee754_powf+0x58c>
 8010db2:	eee6 5a26 	vfma.f32	s11, s12, s13
 8010db6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8010e8c <__ieee754_powf+0x590>
 8010dba:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8010dbe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010e90 <__ieee754_powf+0x594>
 8010dc2:	eee6 5a26 	vfma.f32	s11, s12, s13
 8010dc6:	eeb0 6a47 	vmov.f32	s12, s14
 8010dca:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8010dce:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010dd2:	ee67 5a06 	vmul.f32	s11, s14, s12
 8010dd6:	ee36 6a66 	vsub.f32	s12, s12, s13
 8010dda:	eee7 7a27 	vfma.f32	s15, s14, s15
 8010dde:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8010de2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010de6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010dea:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010dee:	ee10 3a10 	vmov	r3, s0
 8010df2:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8010df6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010dfa:	da06      	bge.n	8010e0a <__ieee754_powf+0x50e>
 8010dfc:	f000 f854 	bl	8010ea8 <scalbnf>
 8010e00:	ee20 0a08 	vmul.f32	s0, s0, s16
 8010e04:	e592      	b.n	801092c <__ieee754_powf+0x30>
 8010e06:	2000      	movs	r0, #0
 8010e08:	e7a7      	b.n	8010d5a <__ieee754_powf+0x45e>
 8010e0a:	ee00 3a10 	vmov	s0, r3
 8010e0e:	e7f7      	b.n	8010e00 <__ieee754_powf+0x504>
 8010e10:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010e14:	e58a      	b.n	801092c <__ieee754_powf+0x30>
 8010e16:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8010e94 <__ieee754_powf+0x598>
 8010e1a:	e587      	b.n	801092c <__ieee754_powf+0x30>
 8010e1c:	eeb0 0a48 	vmov.f32	s0, s16
 8010e20:	e584      	b.n	801092c <__ieee754_powf+0x30>
 8010e22:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010e26:	f43f adbb 	beq.w	80109a0 <__ieee754_powf+0xa4>
 8010e2a:	2502      	movs	r5, #2
 8010e2c:	eeb0 0a48 	vmov.f32	s0, s16
 8010e30:	f000 f832 	bl	8010e98 <fabsf>
 8010e34:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8010e38:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8010e3c:	4647      	mov	r7, r8
 8010e3e:	d003      	beq.n	8010e48 <__ieee754_powf+0x54c>
 8010e40:	f1b8 0f00 	cmp.w	r8, #0
 8010e44:	f47f addb 	bne.w	80109fe <__ieee754_powf+0x102>
 8010e48:	2c00      	cmp	r4, #0
 8010e4a:	bfbc      	itt	lt
 8010e4c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8010e50:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8010e54:	2e00      	cmp	r6, #0
 8010e56:	f6bf ad69 	bge.w	801092c <__ieee754_powf+0x30>
 8010e5a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8010e5e:	ea58 0805 	orrs.w	r8, r8, r5
 8010e62:	f47f adc7 	bne.w	80109f4 <__ieee754_powf+0xf8>
 8010e66:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010e6a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8010e6e:	e55d      	b.n	801092c <__ieee754_powf+0x30>
 8010e70:	ff800000 	.word	0xff800000
 8010e74:	3f317218 	.word	0x3f317218
 8010e78:	3f317200 	.word	0x3f317200
 8010e7c:	35bfbe8c 	.word	0x35bfbe8c
 8010e80:	b5ddea0e 	.word	0xb5ddea0e
 8010e84:	3331bb4c 	.word	0x3331bb4c
 8010e88:	388ab355 	.word	0x388ab355
 8010e8c:	bb360b61 	.word	0xbb360b61
 8010e90:	3e2aaaab 	.word	0x3e2aaaab
 8010e94:	00000000 	.word	0x00000000

08010e98 <fabsf>:
 8010e98:	ee10 3a10 	vmov	r3, s0
 8010e9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010ea0:	ee00 3a10 	vmov	s0, r3
 8010ea4:	4770      	bx	lr
	...

08010ea8 <scalbnf>:
 8010ea8:	ee10 3a10 	vmov	r3, s0
 8010eac:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010eb0:	d02b      	beq.n	8010f0a <scalbnf+0x62>
 8010eb2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010eb6:	d302      	bcc.n	8010ebe <scalbnf+0x16>
 8010eb8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010ebc:	4770      	bx	lr
 8010ebe:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010ec2:	d123      	bne.n	8010f0c <scalbnf+0x64>
 8010ec4:	4b24      	ldr	r3, [pc, #144]	@ (8010f58 <scalbnf+0xb0>)
 8010ec6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010f5c <scalbnf+0xb4>
 8010eca:	4298      	cmp	r0, r3
 8010ecc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010ed0:	db17      	blt.n	8010f02 <scalbnf+0x5a>
 8010ed2:	ee10 3a10 	vmov	r3, s0
 8010ed6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010eda:	3a19      	subs	r2, #25
 8010edc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010ee0:	4288      	cmp	r0, r1
 8010ee2:	dd15      	ble.n	8010f10 <scalbnf+0x68>
 8010ee4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010f60 <scalbnf+0xb8>
 8010ee8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010f64 <scalbnf+0xbc>
 8010eec:	ee10 3a10 	vmov	r3, s0
 8010ef0:	eeb0 7a67 	vmov.f32	s14, s15
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	bfb8      	it	lt
 8010ef8:	eef0 7a66 	vmovlt.f32	s15, s13
 8010efc:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010f00:	4770      	bx	lr
 8010f02:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010f68 <scalbnf+0xc0>
 8010f06:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010f0a:	4770      	bx	lr
 8010f0c:	0dd2      	lsrs	r2, r2, #23
 8010f0e:	e7e5      	b.n	8010edc <scalbnf+0x34>
 8010f10:	4410      	add	r0, r2
 8010f12:	28fe      	cmp	r0, #254	@ 0xfe
 8010f14:	dce6      	bgt.n	8010ee4 <scalbnf+0x3c>
 8010f16:	2800      	cmp	r0, #0
 8010f18:	dd06      	ble.n	8010f28 <scalbnf+0x80>
 8010f1a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010f1e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010f22:	ee00 3a10 	vmov	s0, r3
 8010f26:	4770      	bx	lr
 8010f28:	f110 0f16 	cmn.w	r0, #22
 8010f2c:	da09      	bge.n	8010f42 <scalbnf+0x9a>
 8010f2e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010f68 <scalbnf+0xc0>
 8010f32:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010f6c <scalbnf+0xc4>
 8010f36:	ee10 3a10 	vmov	r3, s0
 8010f3a:	eeb0 7a67 	vmov.f32	s14, s15
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	e7d9      	b.n	8010ef6 <scalbnf+0x4e>
 8010f42:	3019      	adds	r0, #25
 8010f44:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010f48:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010f4c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010f70 <scalbnf+0xc8>
 8010f50:	ee07 3a90 	vmov	s15, r3
 8010f54:	e7d7      	b.n	8010f06 <scalbnf+0x5e>
 8010f56:	bf00      	nop
 8010f58:	ffff3cb0 	.word	0xffff3cb0
 8010f5c:	4c000000 	.word	0x4c000000
 8010f60:	7149f2ca 	.word	0x7149f2ca
 8010f64:	f149f2ca 	.word	0xf149f2ca
 8010f68:	0da24260 	.word	0x0da24260
 8010f6c:	8da24260 	.word	0x8da24260
 8010f70:	33000000 	.word	0x33000000

08010f74 <with_errnof>:
 8010f74:	b510      	push	{r4, lr}
 8010f76:	ed2d 8b02 	vpush	{d8}
 8010f7a:	eeb0 8a40 	vmov.f32	s16, s0
 8010f7e:	4604      	mov	r4, r0
 8010f80:	f7fd fc70 	bl	800e864 <__errno>
 8010f84:	eeb0 0a48 	vmov.f32	s0, s16
 8010f88:	ecbd 8b02 	vpop	{d8}
 8010f8c:	6004      	str	r4, [r0, #0]
 8010f8e:	bd10      	pop	{r4, pc}

08010f90 <xflowf>:
 8010f90:	b130      	cbz	r0, 8010fa0 <xflowf+0x10>
 8010f92:	eef1 7a40 	vneg.f32	s15, s0
 8010f96:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010f9a:	2022      	movs	r0, #34	@ 0x22
 8010f9c:	f7ff bfea 	b.w	8010f74 <with_errnof>
 8010fa0:	eef0 7a40 	vmov.f32	s15, s0
 8010fa4:	e7f7      	b.n	8010f96 <xflowf+0x6>
	...

08010fa8 <__math_uflowf>:
 8010fa8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010fb0 <__math_uflowf+0x8>
 8010fac:	f7ff bff0 	b.w	8010f90 <xflowf>
 8010fb0:	10000000 	.word	0x10000000

08010fb4 <__math_oflowf>:
 8010fb4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010fbc <__math_oflowf+0x8>
 8010fb8:	f7ff bfea 	b.w	8010f90 <xflowf>
 8010fbc:	70000000 	.word	0x70000000

08010fc0 <__ieee754_sqrtf>:
 8010fc0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010fc4:	4770      	bx	lr
	...

08010fc8 <_init>:
 8010fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fca:	bf00      	nop
 8010fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fce:	bc08      	pop	{r3}
 8010fd0:	469e      	mov	lr, r3
 8010fd2:	4770      	bx	lr

08010fd4 <_fini>:
 8010fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fd6:	bf00      	nop
 8010fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fda:	bc08      	pop	{r3}
 8010fdc:	469e      	mov	lr, r3
 8010fde:	4770      	bx	lr
