<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_CPSW_ALE_POLICER_ENTRY Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_CPSW_ALE_POLICER_ENTRY Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v0.html">Ethernet switch submodule (CPSW - V0)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v1.html">Ethernet switch submodule (CPSW - V1)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v2.html">Ethernet switch submodule (CPSW - V2)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v3.html">Ethernet switch submodule (CPSW - V3)</a><a class="el" href="group___c_s_l___c_p_s_w___a_p_i.html">Ethernet switch submodule (CPSW)</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w___a_p_i___v4.html">Ethernet switch submodule (CPSW - V4)</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html">CPSW Data Structures</a><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h.html">CPSW CSL-FL</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html">CPSW Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Holds the ALE Policer Table entry configuration.  
 <a href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#details">More...</a></p>

<p><code>#include &lt;csl_cpsw.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad2f9e1c57391207b69dae0bd9455c9cd"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#ad2f9e1c57391207b69dae0bd9455c9cd">validBitmap</a></td></tr>
<tr class="separator:ad2f9e1c57391207b69dae0bd9455c9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfea4ca82e1d2b1f8bdf4d06a3a4c82"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#aebfea4ca82e1d2b1f8bdf4d06a3a4c82">port</a></td></tr>
<tr class="separator:aebfea4ca82e1d2b1f8bdf4d06a3a4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45e88310212a7a67a8ad8518136a0df"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#ab45e88310212a7a67a8ad8518136a0df">pri</a></td></tr>
<tr class="separator:ab45e88310212a7a67a8ad8518136a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf4d1272027d8d91e36e68fdbb65f89"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#aadf4d1272027d8d91e36e68fdbb65f89">ouiIdx</a></td></tr>
<tr class="separator:aadf4d1272027d8d91e36e68fdbb65f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29071024a4fd80da7781f68cc359776c"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a29071024a4fd80da7781f68cc359776c">dstMacIdx</a></td></tr>
<tr class="separator:a29071024a4fd80da7781f68cc359776c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfaaed6fd407e945f8b7386782e3fd2e"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#adfaaed6fd407e945f8b7386782e3fd2e">srcMacIdx</a></td></tr>
<tr class="separator:adfaaed6fd407e945f8b7386782e3fd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2961517b633ef95600941543089208"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a6f2961517b633ef95600941543089208">ovlanIdx</a></td></tr>
<tr class="separator:a6f2961517b633ef95600941543089208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6863a86d8b7e43090c2425fdd50d4dcc"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a6863a86d8b7e43090c2425fdd50d4dcc">vlanIdx</a></td></tr>
<tr class="separator:a6863a86d8b7e43090c2425fdd50d4dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a80ef0138a9725ee0906b62515d5cb8"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a1a80ef0138a9725ee0906b62515d5cb8">ethertypeIdx</a></td></tr>
<tr class="separator:a1a80ef0138a9725ee0906b62515d5cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b192c3b2ffbc88fcaec3f6363c1c942"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a0b192c3b2ffbc88fcaec3f6363c1c942">srcIpIdx</a></td></tr>
<tr class="separator:a0b192c3b2ffbc88fcaec3f6363c1c942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95dab360767be5baebbda8a3ff87689"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#ac95dab360767be5baebbda8a3ff87689">dstIpIdx</a></td></tr>
<tr class="separator:ac95dab360767be5baebbda8a3ff87689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b90ef9aa701cb242f28bba5ee711789"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a9b90ef9aa701cb242f28bba5ee711789">thread</a></td></tr>
<tr class="separator:a9b90ef9aa701cb242f28bba5ee711789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c6fed3d49f1555ebf75ff650cf7faa"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#ab9c6fed3d49f1555ebf75ff650cf7faa">pirIdleIncVal</a></td></tr>
<tr class="separator:ab9c6fed3d49f1555ebf75ff650cf7faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095c13eb7196654d646bcc881a9ab0fa"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a095c13eb7196654d646bcc881a9ab0fa">cirIdleIncVal</a></td></tr>
<tr class="separator:a095c13eb7196654d646bcc881a9ab0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e18ac6b0c2c633fe9efda5e2f388e69"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a2e18ac6b0c2c633fe9efda5e2f388e69">egressOp</a></td></tr>
<tr class="separator:a2e18ac6b0c2c633fe9efda5e2f388e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b871d4829f0769ce6ba95738fe3eb9"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#ae8b871d4829f0769ce6ba95738fe3eb9">egressTrunkIndex</a></td></tr>
<tr class="separator:ae8b871d4829f0769ce6ba95738fe3eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac354c3b0f6f1d5baa3182b07a4593244"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#ac354c3b0f6f1d5baa3182b07a4593244">enableTTLCheck</a></td></tr>
<tr class="separator:ac354c3b0f6f1d5baa3182b07a4593244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d544288973ac99fbef8cada3f175c40"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w___a_l_e___p_o_l_i_c_e_r___e_n_t_r_y.html#a5d544288973ac99fbef8cada3f175c40">destPortMask</a></td></tr>
<tr class="separator:a5d544288973ac99fbef8cada3f175c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Holds the ALE Policer Table entry configuration. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a095c13eb7196654d646bcc881a9ab0fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::cirIdleIncVal</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Committed Information Rate Idle Increment Value The number added to the CIR counter every clock cycle. If zero the CIR counter is disabled and packets will never be marked or processed as YELLOW </p>

</div>
</div>
<a class="anchor" id="a5d544288973ac99fbef8cada3f175c40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::destPortMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Destination Ports is a list of the ports the classified packet will be set to. If a destination is a Trunk, all the port bits for that trunck must be set. </p>

</div>
</div>
<a class="anchor" id="ac95dab360767be5baebbda8a3ff87689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::dstIpIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Destination IP address entry index </p>

</div>
</div>
<a class="anchor" id="a29071024a4fd80da7781f68cc359776c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::dstMacIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Destination MAC address entry index </p>

</div>
</div>
<a class="anchor" id="a2e18ac6b0c2c633fe9efda5e2f388e69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::egressOp</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Egress Op Value The Egress Operation value allows enabled classifiers with IPSA or IPDA match to use the CPSW Egress Packet Operations Inter VLAN Routing sub functions </p>

</div>
</div>
<a class="anchor" id="ae8b871d4829f0769ce6ba95738fe3eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::egressTrunkIndex</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Egress trunk index The Egress Trunk Index is the calculated trunk index from the SA, DA or VLAN. If modified to that, InterVLAN routing will work on trunks as well. The DA, SA and VLAN are ignored for trunk generation on InterVLAN Routing so that this field is the index generated from the Egress Op replacements XORed together into a three bit index. </p>

</div>
</div>
<a class="anchor" id="ac354c3b0f6f1d5baa3182b07a4593244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::enableTTLCheck</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TTL check value The TTL Check will cause any packet that fails TTL checks to not be routed to the Inter VLAN Routing sub functions. The packet will be routed to the host it was destined to. </p>

</div>
</div>
<a class="anchor" id="a1a80ef0138a9725ee0906b62515d5cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::ethertypeIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ethertype entry index </p>

</div>
</div>
<a class="anchor" id="aadf4d1272027d8d91e36e68fdbb65f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::ouiIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUI entry index </p>

</div>
</div>
<a class="anchor" id="a6f2961517b633ef95600941543089208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::ovlanIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Outer VLAN entry index </p>

</div>
</div>
<a class="anchor" id="ab9c6fed3d49f1555ebf75ff650cf7faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::pirIdleIncVal</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peak Information Rate Idle Increment Value The number added to the PIR counter every clock cycle. If zero the PIR counter is disabled and packets will never be marked or processed as RED </p>

</div>
</div>
<a class="anchor" id="aebfea4ca82e1d2b1f8bdf4d06a3a4c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::port</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ingress EMAC port </p>

</div>
</div>
<a class="anchor" id="ab45e88310212a7a67a8ad8518136a0df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::pri</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VLAN priority </p>

</div>
</div>
<a class="anchor" id="a0b192c3b2ffbc88fcaec3f6363c1c942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::srcIpIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source IP address entry index </p>

</div>
</div>
<a class="anchor" id="adfaaed6fd407e945f8b7386782e3fd2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::srcMacIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Source MAC address entry index </p>

</div>
</div>
<a class="anchor" id="a9b90ef9aa701cb242f28bba5ee711789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::thread</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPPI Egress thread upon match </p>

</div>
</div>
<a class="anchor" id="ad2f9e1c57391207b69dae0bd9455c9cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::validBitmap</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration control bitmap as defined above </p>

</div>
</div>
<a class="anchor" id="a6863a86d8b7e43090c2425fdd50d4dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPSW_ALE_POLICER_ENTRY::vlanIdx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(Inner) VLAN entry index </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>src/ip/cpsw/V2/csl_cpswAux.h</li>
<li>src/ip/cpsw/V5/csl_cpsw.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
