class PMUdata:
    def __init__(self, cpu_type):

        self.CPU_TYPE = cpu_type

        if cpu_type == 'graviton3e':
            self.CPU_CLOCK = 2.6
            self.CACHE_LINE = 64
            self.SVE_VEC_LEN = 256
        elif cpu_type == 'fugaku':
            self.CPU_CLOCK = 2.2
            self.CACHE_LINE = 256
            self.SVE_VEC_LEN = 512
        elif cpu_type == 'gracecpu':
            self.CPU_CLOCK = 3.0
            self.CACHE_LINE = 64
            self.SVE_VEC_LEN = 128
        elif cpu_type == 'graviton4':
            self.CPU_CLOCK = 2.8
            self.CACHE_LINE = 64
            self.SVE_VEC_LEN = 128

        self.list = [
            'sw_incr',
            'l1i_cache_refill',
            'l1i_tlb_refill',
            'l1d_cache_refill',
            'l1d_cache',
            'l1d_tlb_refill',
            'ld_retired',
            'st_retired',
            'inst_retired',
            'exc_taken',
            'exc_return',
            'cid_write_retired',
            'pc_write_retired',
            'br_immed_retired',
            'br_return_retired',
            'unaligned_ldst_retired',
            'br_mis_pred',
            'cpu_cycles',
            'br_pred',
            'mem_access',
            'l1i_cache',
            'l1d_cache_wb',
            'l2d_cache',
            'l2d_cache_refill',
            'l2d_cache_wb',
            'bus_access',
            'memory_error',
            'inst_spec',
            'ttbr_write_retired',
            'bus_cycles',
            'chain',
            'l1d_cache_allocate',
            'l2d_cache_allocate',
            'br_retired',
            'br_mis_pred_retired',
            'stall_frontend',
            'stall_backend',
            'l1d_tlb',
            'l1i_tlb',
            'l2i_cache',
            'l2i_cache_refill',
            'l3d_cache_allocate',
            'l3d_cache_refill',
            'l3d_cache',
            'l3d_cache_wb',
            'l2d_tlb_refill',
            'l2i_tlb_refill',
            'l2d_tlb',
            'l2i_tlb',
            'remote_access',
            'll_cache',
            'll_cache_miss',
            'dtlb_walk',
            'itlb_walk',
            'll_cache_rd',
            'll_cache_miss_rd',
            'remote_access_rd',
            'l1d_cache_lmiss_rd',
            'op_retired',
            'op_spec',
            'stall',
            'stall_slot_backend',
            'stall_slot_frontend',
            'stall_slot',
            'l1d_cache_rd',
            'l1d_cache_wr',
            'l1d_cache_refill_rd',
            'l1d_cache_refill_wr',
            'l1d_cache_refill_inner',
            'l1d_cache_refill_outer',
            'l1d_cache_wb_victim',
            'l1d_cache_wb_clean',
            'l1d_cache_inval',
            'l1d_cache_refill_prf',
            'l1d_tlb_refill_rd',
            'l1d_tlb_refill_wr',
            'l1d_tlb_rd',
            'l1d_tlb_wr',
            'l2d_cache_rd',
            'l2d_cache_wr',
            'l2d_cache_refill_rd',
            'l2d_cache_refill_wr',
            'l2d_cache_wb_victim',
            'l2d_cache_wb_clean',
            'l2d_cache_inval',
            'l2d_cache_refill_prf',
            'l2d_tlb_refill_rd',
            'l2d_tlb_refill_wr',
            'l2d_tlb_rd',
            'l2d_tlb_wr',
            'bus_access_rd',
            'bus_access_wr',
            'bus_access_shared',
            'bus_access_not_shared',
            'bus_access_normal',
            'bus_access_periph',
            'mem_access_rd',
            'mem_access_wr',
            'unaligned_ld_spec',
            'unaligned_st_spec',
            'unaligned_ldst_spec',
            'ldrex_spec',
            'strex_pass_spec',
            'strex_fail_spec',
            'strex_spec',
            'ld_spec',
            'st_spec',
            'ldst_spec',
            'dp_spec',
            'ase_spec',
            'vfp_spec',
            'pc_write_spec',
            'crypto_spec',
            'br_immed_spec',
            'br_return_spec',
            'br_indirect_spec',
            'isb_spec',
            'dsb_spec',
            'dmb_spec',
            'csdb_spec',
            'exc_undef',
            'exc_svc',
            'exc_pabort',
            'exc_dabort',
            'exc_irq',
            'exc_fiq',
            'exc_smc',
            'exc_hvc',
            'exc_trap_pabort',
            'exc_trap_dabort',
            'exc_trap_other',
            'exc_trap_irq',
            'exc_trap_fiq',
            'rc_ld_spec',
            'rc_st_spec',
            'dczva_spec',
            'l3d_cache_rd',
            'l3d_cache_wr',
            'l3d_cache_refill_rd',
            'l3d_cache_refill_wr',
            'l3d_cache_wb_victim',
            'l3d_cache_wb_clean',
            'l3d_cache_inval',
            'fp_mv_spec',
            'prd_spec',
            'iel_spec',
            'ireg_spec',
            'fp_ld_spec',
            'fp_st_spec',
            'bc_ld_spec',
            'effective_inst_spec',
            'pre_index_spec',
            'post_index_spec',
            'uop_split',
            'ld_comp_wait_l2_miss',
            'ld_comp_wait_l2_miss_ex',
            'ld_comp_wait_l1_miss',
            'ld_comp_wait_l1_miss_ex',
            'ld_comp_wait',
            'ld_comp_wait_ex',
            'ld_comp_wait_pfp_busy',
            'ld_comp_wait_pfp_busy_ex',
            'ld_comp_wait_pfp_busy_swpf',
            'eu_comp_wait',
            'fl_comp_wait',
            'br_comp_wait',
            'rob_empty',
            'rob_empty_stq_busy',
            'wfe_wfi_cycle',
            '0inst_commit',
            '1inst_commit',
            '2inst_commit',
            '3inst_commit',
            '4inst_commit',
            'uop_only_commit',
            'single_movprfx_commit',
            'eaga_val',
            'eagb_val',
            'exa_val',
            'exb_val',
            'fla_val',
            'flb_val',
            'prx_val',
            'fla_val_prd_cnt',
            'flb_val_prd_cnt',
            'ea_core',
            'l1d_cache_refill_dm',
            'l1d_cache_refill_hwprf',
            'l1_miss_wait',
            'l1i_miss_wait',
            'l1hwpf_stream_pf',
            'l1hwpf_inj_alloc_pf',
            'l1hwpf_inj_noalloc_pf',
            'l2hwpf_stream_pf',
            'l2hwpf_inj_alloc_pf',
            'l2hwpf_inj_noalloc_pf',
            'l2hwpf_other',
            'l1_pipe0_val',
            'l1_pipe1_val',
            'l1_pipe0_val_iu_tag_adrs_sce',
            'l1_pipe0_val_iu_tag_adrs_pfe',
            'l1_pipe1_val_iu_tag_adrs_sce',
            'l1_pipe1_val_iu_tag_adrs_pfe',
            'l1_pipe0_comp',
            'l1_pipe1_comp',
            'l1i_pipe_comp',
            'l1i_pipe_val',
            'l1_pipe_abort_stld_intlk',
            'l1_pipe0_val_iu_not_sec0',
            'l1_pipe1_val_iu_not_sec0',
            'l1_pipe_comp_gather_2flow',
            'l1_pipe_comp_gather_1flow',
            'l1_pipe_comp_gather_0flow',
            'l1_pipe_comp_scatter_1flow',
            'l1_pipe0_comp_prd_cnt',
            'l1_pipe1_comp_prd_cnt',
            'l2d_cache_refill_dm',
            'l2d_cache_refill_hwprf',
            'l2_miss_wait',
            'l2_miss_count',
            'bus_read_total_tofu',
            'bus_read_total_pci',
            'bus_read_total_mem',
            'bus_write_total_cmg0',
            'bus_write_total_cmg1',
            'bus_write_total_cmg2',
            'bus_write_total_cmg3',
            'bus_write_total_tofu',
            'bus_write_total_pci',
            'bus_write_total_mem',
            'l2d_swap_dm',
            'l2d_cache_mibmch_prf',
            'l2_pipe_val',
            'l2_pipe_comp_all',
            'l2_pipe_comp_pf_l2mib_mch',
            'l2d_cache_swap_local',
            'ea_l2',
            'ea_memory',
            'sample_pop',
            'sample_feed',
            'sample_filtrate',
            'sample_collision',
            'cnt_cycles',
            'stall_backend_mem',
            'l1i_cache_lmiss',
            'l2d_cache_lmiss_rd',
            'l2i_cache_lmiss',
            'l3d_cache_lmiss_rd',
            'trb_wrap',
            'pmu_ovfs',
            'trb_trig',
            'pmu_hovfs',
            'trcextout0',
            'trcextout1',
            'trcextout2',
            'trcextout3',
            'cti_trigout4',
            'cti_trigout5',
            'cti_trigout6',
            'cti_trigout7',
            'ldst_align_lat',
            'ld_align_lat',
            'st_align_lat',
            'mem_access_checked',
            'mem_access_checked_rd',
            'mem_access_checked_wr',
            'tstart_retired',
            'tcommit_retired',
            'tme_transaction_failed',
            'tme_inst_retired_committed',
            'tme_cpu_cycles_committed',
            'tme_failure_cncl',
            'tme_failure_nest',
            'tme_failure_err',
            'tme_failure_imp',
            'tme_failure_mem',
            'tme_failure_size',
            'tme_failure_tlbi',
            'tme_failure_wset',
            'simd_inst_retired',
            'ase_inst_retired',
            'sve_inst_retired',
            'ase_sve_inst_retired',
            'simd_inst_spec',
            'ase_inst_spec',
            'sve_inst_spec',
            'ase_sve_inst_spec',
            'uop_spec',
            'ase_uop_spec',
            'sve_uop_spec',
            'ase_sve_uop_spec',
            'simd_uop_spec',
            'sve_math_spec',
            'fp_spec',
            'ase_fp_spec',
            'sve_fp_spec',
            'ase_sve_fp_spec',
            'fp_hp_spec',
            'ase_fp_hp_spec',
            'sve_fp_hp_spec',
            'ase_sve_fp_hp_spec',
            'fp_sp_spec',
            'ase_fp_sp_spec',
            'sve_fp_sp_spec',
            'ase_sve_fp_sp_spec',
            'fp_dp_spec',
            'ase_fp_dp_spec',
            'sve_fp_dp_spec',
            'ase_sve_fp_dp_spec',
            'fp_div_spec',
            'ase_fp_div_spec',
            'sve_fp_div_spec',
            'ase_sve_fp_div_spec',
            'fp_sqrt_spec',
            'ase_fp_sqrt_spec',
            'sve_fp_sqrt_spec',
            'ase_sve_fp_sqrt_spec',
            'fp_fma_spec',
            'ase_fp_fma_spec',
            'sve_fp_fma_spec',
            'ase_sve_fp_fma_spec',
            'fp_mul_spec',
            'ase_fp_mul_spec',
            'sve_fp_mul_spec',
            'ase_sve_fp_mul_spec',
            'fp_addsub_spec',
            'ase_fp_addsub_spec',
            'sve_fp_addsub_spec',
            'ase_sve_fp_addsub_spec',
            'fp_recpe_spec',
            'ase_fp_recpe_spec',
            'sve_fp_recpe_spec',
            'ase_sve_fp_recpe_spec',
            'fp_cvt_spec',
            'ase_fp_cvt_spec',
            'sve_fp_cvt_spec',
            'ase_sve_fp_cvt_spec',
            'sve_fp_areduce_spec',
            'ase_fp_preduce_spec',
            'sve_fp_vreduce_spec',
            'ase_sve_fp_vreduce_spec',
            'int_spec',
            'ase_int_spec',
            'sve_int_spec',
            'ase_sve_int_spec',
            'int_div_spec',
            'int_div64_spec',
            'sve_int_div_spec',
            'sve_int_div64_spec',
            'int_mul_spec',
            'ase_int_mul_spec',
            'sve_int_mul_spec',
            'ase_sve_int_mul_spec',
            'int_mul64_spec',
            'sve_int_mul64_spec',
            'int_mulh64_spec',
            'sve_int_mulh64_spec',
            'sve_spec',
            'ase_sve_spec',
            'nonfp_spec',
            'ase_nonfp_spec',
            'sve_nonfp_spec',
            'ase_sve_nonfp_spec',
            'ase_int_vreduce_spec',
            'sve_int_vreduce_spec',
            'ase_sve_int_vreduce_spec',
            'sve_perm_spec',
            'sve_perm_igranule_spec',
            'sve_perm_xgranule_spec',
            'sve_perm_variable_spec',
            'sve_xpipe_spec',
            'sve_xpipe_z2r_spec',
            'sve_xpipe_r2z_spec',
            'sve_pgen_nvec_spec',
            'sve_pgen_flg_spec',
            'sve_pgen_cmp_spec',
            'sve_pgen_fcm_spec',
            'sve_pgen_logic_spec',
            'sve_pperm_spec',
            'sve_pscan_spec',
            'sve_pcnt_spec',
            'sve_ploop_while_spec',
            'sve_ploop_test_spec',
            'sve_ploop_test_spec',
            'sve_ploop_term_spec',
            'sve_pred_spec',
            'sve_pred_empty_spec',
            'sve_pred_full_spec',
            'sve_pred_partial_spec',
            'sve_unpred_spec',
            'sve_pred_not_full_spec',
            'sve_movprfx_spec',
            'sve_movprfx_z_spec',
            'sve_movprfx_m_spec',
            'sve_movprfx_u_spec',
            'sve_ldst_spec',
            'sve_ld_spec',
            'sve_st_spec',
            'sve_prf_spec',
            'ase_sve_ldst_spec',
            'ase_sve_ld_spec',
            'ase_sve_st_spec',
            'prf_spec',
            'base_ldst_reg_spec',
            'base_ld_reg_spec',
            'base_st_reg_spec',
            'base_prf_spec',
            'fpase_ldst_reg_spec',
            'fpase_ld_reg_spec',
            'fpase_st_reg_spec',
            'sve_ldst_reg_spec',
            'sve_ldr_reg_spec',
            'sve_str_reg_spec',
            'sve_ldst_preg_spec',
            'sve_ldr_preg_spec',
            'sve_str_preg_spec',
            'sve_ldst_zreg_spec',
            'sve_ldr_zreg_spec',
            'sve_str_zreg_spec',
            'sve_ldst_contig_spec',
            'sve_ld_contig_spec',
            'sve_st_contig_spec',
            'sve_prf_contig_spec',
            'sve_ldstnt_contig_spec',
            'sve_ldnt_contig_spec',
            'sve_stnt_contig_spec',
            'ase_sve_ldst_multi_spec',
            'ase_sve_ld_multi_spec',
            'ase_sve_st_multi_spec',
            'sve_ldst_multi_spec',
            'sve_ld_multi_spec',
            'sve_st_multi_spec',
            'sve_ldst_noncontig_spec',
            'sve_ld_gather_spec',
            'sve_st_scatter_spec',
            'sve_prf_gather_spec',
            'sve_ldst64_noncontig_spec',
            'sve_ld64_gather_spec',
            'sve_st64_scatter_spec',
            'sve_prf64_gather_spec',
            'ase_sve_unaligned_ldst_spec',
            'ase_sve_unaligned_ld_spec',
            'ase_sve_unaligned_st_spec',
            'ase_sve_unaligned_contig_ldst_spec',
            'ase_sve_unaligned_contig_ld_spec',
            'ase_sve_unaligned_contig_st_spec',
            'sve_ldff_spec',
            'sve_ldff_fault_spec',
            'fp_scale_ops_spec',
            'fp_fixed_ops_spec',
            'fp_hp_scale_ops_spec',
            'fp_hp_fixed_ops_spec',
            'fp_sp_scale_ops_spec',
            'fp_sp_fixed_ops_spec',
            'fp_dp_scale_ops_spec',
            'fp_dp_fixed_ops_spec',
            'int_scale_ops_spec',
            'int_fixed_ops_spec',
            'ldst_scale_ops_spec',
            'ldst_fixed_ops_spec',
            'ld_scale_ops_spec',
            'ld_fixed_ops_spec',
            'st_scale_ops_spec',
            'st_fixed_ops_spec',
            'ldst_scale_bytes_spec',
            'ldst_fixed_bytes_spec',
            'ld_scale_bytes_spec',
            'ld_fixed_bytes_spec',
            'st_scale_bytes_spec',
            'st_fixed_bytes_spec',
            'ase_int8_spec',
            'sve_int8_spec',
            'ase_sve_int8_spec',
            'ase_int16_spec',
            'sve_int16_spec',
            'ase_sve_int16_spec',
            'ase_int32_spec',
            'sve_int32_spec',
            'ase_sve_int32_spec',
            'ase_int64_spec',
            'sve_int64_spec',
            'ase_sve_int64_spec',
            'ase_fp_dot_spec',
            'sve_fp_dot_spec',
            'ase_sve_fp_dot_spec',
            'ase_fp_mmla_spec',
            'sve_fp_mmla_spec',
            'ase_sve_fp_mmla_spec',
            'ase_int_dot_spec',
            'sve_int_dot_spec',
            'ase_sve_int_dot_spec',
            'ase_int_mmla_spec',
            'sve_int_mmla_spec',
            'ase_sve_int_mmla_spec',
            'br_skip_retired',
            'br_immed_taken_retired',
            'br_immed_skip_retired',
            'br_ind_taken_retired',
            'br_ind_skip_retired',
            'br_indnr_taken_retired',
            'br_indnr_skip_retired',
            'br_return_any_retired',
            'br_return_skip_retired',
            'br_immed_pred_retired',
            'br_immed_mis_pred_retired',
            'br_ind_pred_retired',
            'br_ind_mis_pred_retired',
            'br_return_pred_retired',
            'br_return_mis_pred_retired',
            'br_indnr_pred_retired',
            'br_indnr_mis_pred_retired',
            'br_taken_pred_retired',
            'br_taken_mis_pred_retired',
            'br_skip_pred_retired',
            'br_skip_mis_pred_retired',
            'br_pred_retired',
            'br_ind_retired',
            'br_indnr_retired',
            'brb_filtrate',
            'inst_fetch_percyc',
            'mem_access_rd_percyc',
            'sample_feed_ds',
            'sample_buffer_full',
            'inst_fetch',
            'bus_req_rd_percyc',
            'bus_req_wr_percyc',
            'pmu_snapshot',
            'dtlb_walk_percyc',
            'itlb_walk_percyc',
            'sample_feed_br',
            'sample_feed_ld',
            'sample_feed_st',
            'sample_feed_op',
            'sample_feed_event',
            'sample_feed_lat',
            'l1d_tlb_rw',
            'l1i_tlb_rd',
            'l1d_tlb_prfm',
            'l1i_tlb_prfm',
            'dtlb_hwupd',
            'itlb_hwupd',
            'dtlb_step',
            'itlb_step',
            'dtlb_walk_large',
            'itlb_walk_large',
            'dtlb_walk_small',
            'itlb_walk_small',
            'dtlb_walk_rw',
            'itlb_walk_rd',
            'dtlb_walk_prfm',
            'itlb_walk_prfm',
            'l1d_cache_rw',
            'l1i_cache_rd',
            'l1d_cache_prfm',
            'l1i_cache_prfm',
            'l1d_cache_miss',
            'l1i_cache_hwprf',
            'l1d_cache_refill_prfm',
            'l1i_cache_refill_prfm',
            'l2d_cache_rw',
            'l2i_cache_rd',
            'l2d_cache_prfm',
            'l2i_cache_prfm',
            'l2d_cache_miss',
            'l2i_cache_hwprf',
            'l2d_cache_refill_prfm',
            'l2i_cache_refill_prfm',
            'l3d_cache_rw',
            'l3d_cache_prfm',
            'l3d_cache_miss',
            'l3d_cache_refill_prfm',
            'l1d_cache_hwprf',
            'l2d_cache_hwprf',
            'l3d_cache_hwprf',
            'll_cache_hwprf',
            'stall_frontend_membound',
            'stall_frontend_l1i',
            'stall_frontend_l2i',
            'stall_frontend_mem',
            'stall_frontend_tlb',
            'stall_frontend_cpubound',
            'stall_frontend_flow',
            'stall_frontend_flush',
            'stall_frontend_rename',
            'stall_backend_membound',
            'stall_backend_l1d',
            'stall_backend_l2d',
            'stall_backend_tlb',
            'stall_backend_st',
            'stall_backend_cpubound',
            'stall_backend_busy',
            'stall_backend_ilock',
            'stall_backend_rename',
            'stall_backend_atomic',
            'stall_backend_memcpyset',
            'cas_near_fail',
            'cas_near_pass',
            'cas_near_spec',
            'cas_far_spec',
            'cas_spec',
            'lse_ld_spec',
            'lse_st_spec',
            'lse_ldst_spec',
            'remote_access_wr',
            'brnl_indnr_taken_retired',
            'bl_taken_retired',
            'brnl_taken_retired',
            'bl_ind_taken_retired',
            'brnl_ind_taken_retired',
            'bl_immed_taken_retired',
            'brnl_immed_taken_retired',
            'br_uncond_retired',
            'br_cond_retired',
            'br_cond_taken_retired',
            'br_hint_cond_retired',
            'br_hint_cond_pred_retired',
            'br_hint_cond_mis_pred_retired',
            'uop_retired',
            'dtlb_walk_block',
            'itlb_walk_block',
            'dtlb_walk_page',
            'itlb_walk_page',
            'bus_req_rd',
            'bus_req_wr',
            'bus_req',
            'isnp_hit_rd',
            'isnp_hit_near_rd',
            'isnp_hit_far_rd',
            'isnp_hit_remote_rd',
            'dsnp_hit_rd',
            'dsnp_hit_near_rd',
            'dsnp_hit_far_rd',
            'dsnp_hit_remote_rd',
            'dsnp_hit_wr',
            'dsnp_hit_near_wr',
            'dsnp_hit_far_wr',
            'dsnp_hit_remote_wr',
            'dsnp_hit_rw',
            'dsnp_hit_near_rw',
            'dsnp_hit_far_rw',
            'dsnp_hit_remote_rw',
            'dsnp_hit_prfm',
            'dsnp_hit_near_prfm',
            'dsnp_hit_far_prfm',
            'dsnp_hit_remote_prfm',
            'dsnp_hit_hwprf',
            'dsnp_hit_near_hwprf',
            'dsnp_hit_far_hwprf',
            'dsnp_hit_remote_hwprf',
            'isnp_hit_prfm',
            'isnp_hit_near_prfm',
            'isnp_hit_far_prfm',
            'isnp_hit_remote_prfm',
            'isnp_hit_hwprf',
            'isnp_hit_near_hwprf',
            'isnp_hit_far_hwprf',
            'isnp_hit_remote_hwprf',
            'isnp_hit',
            'isnp_hit_near',
            'isnp_hit_far',
            'isnp_hit_remote',
            'dsnp_hit',
            'dsnp_hit_near',
            'dsnp_hit_far',
            'dsnp_hit_remote',
            'l1i_cache_refill_hwprf',
            'l2i_cache_refill_hwprf',
            'l1d_cache_refill_hwprf',
            'l2d_cache_refill_hwprf',
            'l3d_cache_refill_hwprf',
            'll_cache_refill_hwprf',
            'l1i_cache_hit_rd',
            'l2i_cache_hit_rd',
            'l1d_cache_hit_rd',
            'l2d_cache_hit_rd',
            'l3d_cache_hit_rd',
            'll_cache_hit_rd',
            'l1d_cache_hit_wr',
            'l2d_cache_hit_wr',
            'l3d_cache_hit_wr',
            'll_cache_hit_wr',
            'l1d_cache_hit_rw',
            'l2d_cache_hit_rw',
            'l3d_cache_hit_rw',
            'll_cache_hit_rw',
            'l1i_cache_hit_rd_fprfm',
            'l2i_cache_hit_rd_fprfm',
            'l1d_cache_hit_rd_fprfm',
            'l2d_cache_hit_rd_fprfm',
            'l3d_cache_hit_rd_fprfm',
            'll_cache_hit_rd_fprfm',
            'l1d_cache_hit_wr_fprfm',
            'l2d_cache_hit_wr_fprfm',
            'l3d_cache_hit_wr_fprfm',
            'll_cache_hit_wr_fprfm',
            'l1d_cache_hit_rw_fprfm',
            'l2d_cache_hit_rw_fprfm',
            'l3d_cache_hit_rw_fprfm',
            'll_cache_hit_rw_fprfm',
            'l1i_cache_hit_rd_fhwprf',
            'l2i_cache_hit_rd_fhwprf',
            'l1d_cache_hit_rd_fhwprf',
            'l2d_cache_hit_rd_fhwprf',
            'l3d_cache_hit_rd_fhwprf',
            'll_cache_hit_rd_fhwprf',
            'l1d_cache_hit_wr_fhwprf',
            'l2d_cache_hit_wr_fhwprf',
            'l3d_cache_hit_wr_fhwprf',
            'll_cache_hit_wr_fhwprf',
            'l1d_cache_hit_rw_fhwprf',
            'l2d_cache_hit_rw_fhwprf',
            'l3d_cache_hit_rw_fhwprf',
            'll_cache_hit_rw_fhwprf',
            'l1i_cache_hit_rd_fprf',
            'l2i_cache_hit_rd_fprf',
            'l1d_cache_hit_rd_fprf',
            'l2d_cache_hit_rd_fprf',
            'l3d_cache_hit_rd_fprf',
            'll_cache_hit_rd_fprf',
            'l1d_cache_hit_wr_fprf',
            'l2d_cache_hit_wr_fprf',
            'l3d_cache_hit_wr_fprf',
            'll_cache_hit_wr_fprf',
            'l1d_cache_hit_rw_fprf',
            'l2d_cache_hit_rw_fprf',
            'l3d_cache_hit_rw_fprf',
            'll_cache_hit_rw_fprf',
            'l1i_cache_hit',
            'l2i_cache_hit',
            'l1d_cache_hit',
            'l2d_cache_hit',
            'l3d_cache_hit',
            'll_cache_hit',
            'l1i_cache_hit_prfm',
            'l2i_cache_hit_prfm',
            'l1d_cache_hit_prfm',
            'l2d_cache_hit_prfm',
            'l3d_cache_hit_prfm',
            'll_cache_hit_prfm',
            'l1d_cache_hitm_rd',
            'l2d_cache_hitm_rd',
            'l3d_cache_hitm_rd',
            'll_cache_hitm_rd',
            'l1d_cache_hitm_wr',
            'l2d_cache_hitm_wr',
            'l3d_cache_hitm_wr',
            'll_cache_hitm_wr',
            'l1d_cache_hitm_rw',
            'l2d_cache_hitm_rw',
            'l3d_cache_hitm_rw',
            'll_cache_hitm_rw',
            'dsnp_hitm_rd',
            'dsnp_hitm_near_rd',
            'dsnp_hitm_far_rd',
            'dsnp_hitm_remote_rd',
            'dsnp_hitm_wr',
            'dsnp_hitm_near_wr',
            'dsnp_hitm_far_wr',
            'dsnp_hitm_remote_wr',
            'dsnp_hitm_rw',
            'dsnp_hitm_near_rw',
            'dsnp_hitm_far_rw',
            'dsnp_hitm_remote_rw',
            'local_mem',
            'local_mem_rd',
            'local_mem_wr',
            'local_mem_rw',
            'local_mem_prfm',
            'local_mem_ld_retired',
            'local_mem_st_retired',
            'local_mem_ldst_retired',
            'remote_mem',
            'remote_mem_rd',
            'remote_mem_wr',
            'remote_mem_rw',
            'remote_mem_prfm',
            'remote_mem_ld_retired',
            'remote_mem_st_retired',
            'remote_mem_ldst_retired',
            'l1i_lfb_hit_rd',
            'l2i_lfb_hit_rd',
            'l1d_lfb_hit_rd',
            'l2d_lfb_hit_rd',
            'l3d_lfb_hit_rd',
            'll_lfb_hit_rd',
            'l1d_lfb_hit_wr',
            'l2d_lfb_hit_wr',
            'l3d_lfb_hit_wr',
            'll_lfb_hit_wr',
            'l1d_lfb_hit_rw',
            'l2d_lfb_hit_rw',
            'l3d_lfb_hit_rw',
            'll_lfb_hit_rw',
            'l1i_lfb_hit_rd_fprfm',
            'l2i_lfb_hit_rd_fprfm',
            'l1d_lfb_hit_rd_fprfm',
            'l2d_lfb_hit_rd_fprfm',
            'l3d_lfb_hit_rd_fprfm',
            'll_lfb_hit_rd_fprfm',
            'l1d_lfb_hit_wr_fprfm',
            'l2d_lfb_hit_wr_fprfm',
            'l3d_lfb_hit_wr_fprfm',
            'll_lfb_hit_wr_fprfm',
            'l1d_lfb_hit_rw_fprfm',
            'l2d_lfb_hit_rw_fprfm',
            'l3d_lfb_hit_rw_fprfm',
            'll_lfb_hit_rw_fprfm',
            'l1i_lfb_hit_rd_fhwprf',
            'l2i_lfb_hit_rd_fhwprf',
            'l1d_lfb_hit_rd_fhwprf',
            'l2d_lfb_hit_rd_fhwprf',
            'l3d_lfb_hit_rd_fhwprf',
            'll_lfb_hit_rd_fhwprf',
            'l1d_lfb_hit_wr_fhwprf',
            'l2d_lfb_hit_wr_fhwprf',
            'l3d_lfb_hit_wr_fhwprf',
            'll_lfb_hit_wr_fhwprf',
            'l1d_lfb_hit_rw_fhwprf',
            'l2d_lfb_hit_rw_fhwprf',
            'l3d_lfb_hit_rw_fhwprf',
            'll_lfb_hit_rw_fhwprf',
            'l1i_lfb_hit_rd_fprf',
            'l2i_lfb_hit_rd_fprf',
            'l1d_lfb_hit_rd_fprf',
            'l2d_lfb_hit_rd_fprf',
            'l3d_lfb_hit_rd_fprf',
            'll_lfb_hit_rd_fprf',
            'l1d_lfb_hit_wr_fprf',
            'l2d_lfb_hit_wr_fprf',
            'l3d_lfb_hit_wr_fprf',
            'll_lfb_hit_wr_fprf',
            'l1d_lfb_hit_rw_fprf',
            'l2d_lfb_hit_rw_fprf',
            'l3d_lfb_hit_rw_fprf',
            'll_lfb_hit_rw_fprf',
            'l1i_cache_prf',
            'l2i_cache_prf',
            'l1d_cache_prf',
            'l2d_cache_prf',
            'l3d_cache_prf',
            'll_cache_prf',
            'l1i_cache_refill_prf',
            'l2i_cache_refill_prf',
            'l1d_cache_refill_prf',
            'l2d_cache_refill_prf',
            'l3d_cache_refill_prf',
            'll_cache_refill_prf',
            'isnp_hit_prf',
            'isnp_hit_near_prf',
            'isnp_hit_far_prf',
            'isnp_hit_remote_prf',
            'dsnp_hit_prf',
            'dsnp_hit_near_prf',
            'dsnp_hit_far_prf',
            'dsnp_hit_remote_prf',
            'll_cache_rw',
            'll_cache_prfm',
            'll_cache_refill',
            'll_cache_refill_prfm',
            'll_cache_wb',
            'll_cache_wr',
            'll_cache_refill_wr',
            'mem_access_rw',
            'inst_fetch_rd',
            'mem_access_prfm',
            'inst_fetch_prfm',
            'ase_sve_retired',
            'ld_any_retired',
            'st_any_retired',
            'ldst_any_retired',
            'dp_retired',
            'ase_retired',
            'vfp_retired',
            'sve_retired',
            'crypto_retired',
            'l1i_cache_miss_retired',
            'l2i_cache_miss_retired',
            'l1d_cache_miss_ld_retired',
            'l2d_cache_miss_ld_retired',
            'l3d_cache_miss_ld_retired',
            'll_cache_miss_ld_retired',
            'l1d_cache_miss_st_retired',
            'l2d_cache_miss_st_retired',
            'l3d_cache_miss_st_retired',
            'll_cache_miss_st_retired',
            'l1d_cache_miss_ldst_retired',
            'l2d_cache_miss_ldst_retired',
            'l3d_cache_miss_ldst_retired',
            'll_cache_miss_ldst_retired',
            'l1d_cache_hitm_ld_retired',
            'l2d_cache_hitm_ld_retired',
            'l3d_cache_hitm_ld_retired',
            'll_cache_hitm_ld_retired',
            'l1d_cache_hitm_st_retired',
            'l2d_cache_hitm_st_retired',
            'l3d_cache_hitm_st_retired',
            'll_cache_hitm_st_retired',
            'l1d_cache_hitm_ldst_retired',
            'l2d_cache_hitm_ldst_retired',
            'l3d_cache_hitm_ldst_retired',
            'll_cache_hitm_ldst_retired',
            'l1i_lfb_hit_retired',
            'l2i_lfb_hit_retired',
            'l1d_lfb_hit_ld_retired',
            'l2d_lfb_hit_ld_retired',
            'l3d_lfb_hit_ld_retired',
            'll_lfb_hit_ld_retired',
            'l1d_lfb_hit_st_retired',
            'l2d_lfb_hit_st_retired',
            'l3d_lfb_hit_st_retired',
            'll_lfb_hit_st_retired',
            'l1d_lfb_hit_ldst_retired',
            'l2d_lfb_hit_ldst_retired',
            'l3d_lfb_hit_ldst_retired',
            'll_lfb_hit_ldst_retired',
            'l1i_cache_hit_retired',
            'l2i_cache_hit_retired',
            'l1d_cache_hit_ld_retired',
            'l2d_cache_hit_ld_retired',
            'l3d_cache_hit_ld_retired',
            'll_cache_hit_ld_retired',
            'l1d_cache_hit_st_retired',
            'l2d_cache_hit_st_retired',
            'l3d_cache_hit_st_retired',
            'll_cache_hit_st_retired',
            'l1d_cache_hit_ldst_retired',
            'l2d_cache_hit_ldst_retired',
            'l3d_cache_hit_ldst_retired',
            'll_cache_hit_ldst_retired',
            'itlb_hit_retired',
            'dtlb_hit_ld_retired',
            'dtlb_hit_st_retired',
            'dtlb_hit_ldst_retired',
            'itlb_walk_retired',
            'dtlb_walk_ld_retired',
            'dtlb_walk_st_retired',
            'dtlb_walk_ldst_retired',
            'dtlb_walk_prf',
            'itlb_walk_prf',
            'dtlb_walk_hwprf',
            'itlb_walk_hwprf',
            'l1d_tlb_prf',
            'l1i_tlb_prf',
            'l1d_tlb_hwprf',
            'l1i_tlb_hwprf',
            'dsnp_hitm_ld_retired',
            'dsnp_hitm_near_ld_retired',
            'dsnp_hitm_far_ld_retired',
            'dsnp_hitm_remote_ld_retired',
            'dsnp_hitm_st_retired',
            'dsnp_hitm_near_st_retired',
            'dsnp_hitm_far_st_retired',
            'dsnp_hitm_remote_st_retired',
            'dsnp_hitm_ldst_retired',
            'dsnp_hitm_near_ldst_retired',
            'dsnp_hitm_far_ldst_retired',
            'dsnp_hitm_remote_ldst_retired',
            'isnp_hit_retired',
            'isnp_hit_near_retired',
            'isnp_hit_far_retired',
            'isnp_hit_remote_retired',
            'dsnp_hit_ld_retired',
            'dsnp_hit_near_ld_retired',
            'dsnp_hit_far_ld_retired',
            'dsnp_hit_remote_ld_retired',
            'dsnp_hit_st_retired',
            'dsnp_hit_near_st_retired',
            'dsnp_hit_far_st_retired',
            'dsnp_hit_remote_st_retired',
            'dsnp_hit_ldst_retired',
            'dsnp_hit_near_ldst_retired',
            'dsnp_hit_far_ldst_retired',
            'dsnp_hit_remote_ldst_retired',
            'l1d_cache_refill_percyc',
            'l2d_cache_refill_percyc',
            'l3d_cache_refill_percyc',
            'l1i_cache_refill_percyc',
            'l2i_cache_refill_percyc',
            'l1gcs_cache',
            'l1gcs_cache_rw',
            'l1gcs_cache_hwprf',
            'l1gcs_cache_miss',
            'l1gcs_cache_miss_rd',
            'l1gcs_cache_hit_rw',
            'l1gcs_cache_hit_rw_fhwprf',
            'l1gcs_cache_refill',
            'l1gcs_cache_refill_hwprf',
            'l1gcs_cache_refill_percyc',
            'l1gcs_lfb_hit_rw',
            'l1gcs_lfb_hit_rw_fhwprf',
            'l1gcs_cache_inval',
            'l1gcs_tlb',
            'l1gcs_tlb_rw',
            'l1gcs_tlb_hwprf',
            'gcstlb_walk',
            'gcstlb_walk_rw',
            'gcstlb_walk_percyc',
            'gcstlb_walk_step',
            'stall_backend_l1gcs',
            'stall_backend_gcstlb',
            ]

        self.value = [0] * len(self.list)

    def set_value(self, key, value):
        self.value[key] = value
