verilog xil_defaultlib "../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrBew.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrbkb.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrCeG.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrcud.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrdEe.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrDeQ.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrEe0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrfYi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/eaa1/hdl/verilog/generateBoardMatrix_mem_m_axi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_generateBoardMatrix_0_1/sim/design_1_generateBoardMatrix_0_1.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArg8j.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_boardArqcK.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_CTRL_BUS_s_axi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_dadd_64cud.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_ddiv_64eOg.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_dmul_64dEe.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_fadd_326jw.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_fptruncbkb.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_flt_m_axi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_mem_int_m_axi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimKfY.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowElimLf8.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_rowScores.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/elTetris2_sitodp_fYi.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getColScores.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/verilog/getRowScores.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_m00_data_fifo_0/sim/design_1_m00_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_s04_data_fifo_0/sim/design_1_s04_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_s03_data_fifo_0/sim/design_1_s03_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_s02_data_fifo_0/sim/design_1_s02_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_6/sim/design_1_auto_us_6.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_s01_data_fifo_0/sim/design_1_s01_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_5/sim/design_1_auto_us_5.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_4/sim/design_1_auto_us_4.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_8/sim/design_1_auto_ds_8.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_8/sim/design_1_auto_pc_8.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_7/sim/design_1_auto_ds_7.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_7/sim/design_1_auto_pc_7.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_6/sim/design_1_auto_ds_6.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_6/sim/design_1_auto_pc_6.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_5/sim/design_1_auto_ds_5.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_m03_data_fifo_0/sim/design_1_m03_data_fifo_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_10/sim/design_1_auto_pc_10.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_9/sim/design_1_auto_pc_9.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/9c7f" --include "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "glbl.v"
nosort
