// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "juliaset")
  (DATE "03/25/2015 16:29:09")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 11.0 Build 157 04/27/2011 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1997:1997:1997))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2169:2169:2169))
        (PORT d[1] (2059:2059:2059) (2047:2047:2047))
        (PORT d[2] (2059:2059:2059) (2058:2058:2058))
        (PORT d[3] (1970:1970:1970) (1974:1974:1974))
        (PORT d[4] (2239:2239:2239) (2229:2229:2229))
        (PORT d[5] (1958:1958:1958) (2049:2049:2049))
        (PORT d[6] (2983:2983:2983) (2940:2940:2940))
        (PORT d[7] (2871:2871:2871) (2923:2923:2923))
        (PORT d[8] (2959:2959:2959) (3012:3012:3012))
        (PORT d[9] (3227:3227:3227) (3164:3164:3164))
        (PORT d[10] (3264:3264:3264) (3256:3256:3256))
        (PORT d[11] (3014:3014:3014) (3139:3139:3139))
        (PORT d[12] (3555:3555:3555) (3560:3560:3560))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2404:2404:2404))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (3120:3120:3120) (2984:2984:2984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3297:3297:3297))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1941:1941:1941))
        (PORT d[1] (3322:3322:3322) (3510:3510:3510))
        (PORT d[2] (2647:2647:2647) (2606:2606:2606))
        (PORT d[3] (3383:3383:3383) (3302:3302:3302))
        (PORT d[4] (3592:3592:3592) (3519:3519:3519))
        (PORT d[5] (1536:1536:1536) (1618:1618:1618))
        (PORT d[6] (2474:2474:2474) (2406:2406:2406))
        (PORT d[7] (3501:3501:3501) (3438:3438:3438))
        (PORT d[8] (3546:3546:3546) (3478:3478:3478))
        (PORT d[9] (3401:3401:3401) (3428:3428:3428))
        (PORT d[10] (3433:3433:3433) (3450:3450:3450))
        (PORT d[11] (3466:3466:3466) (3643:3643:3643))
        (PORT d[12] (4338:4338:4338) (4232:4232:4232))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1624:1624:1624))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (4080:4080:4080) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4869:4869:4869))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4435:4435:4435))
        (PORT d[1] (2588:2588:2588) (2696:2696:2696))
        (PORT d[2] (3598:3598:3598) (3764:3764:3764))
        (PORT d[3] (2665:2665:2665) (2780:2780:2780))
        (PORT d[4] (4706:4706:4706) (4842:4842:4842))
        (PORT d[5] (3235:3235:3235) (3498:3498:3498))
        (PORT d[6] (1994:1994:1994) (2025:2025:2025))
        (PORT d[7] (2678:2678:2678) (2777:2777:2777))
        (PORT d[8] (2167:2167:2167) (2202:2202:2202))
        (PORT d[9] (2008:2008:2008) (2110:2110:2110))
        (PORT d[10] (2224:2224:2224) (2263:2263:2263))
        (PORT d[11] (2304:2304:2304) (2348:2348:2348))
        (PORT d[12] (2144:2144:2144) (2165:2165:2165))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1965:1965:1965))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (3425:3425:3425) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2019:2019:2019))
        (PORT clk (2499:2499:2499) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3044:3044:3044))
        (PORT d[1] (2162:2162:2162) (2229:2229:2229))
        (PORT d[2] (2743:2743:2743) (2905:2905:2905))
        (PORT d[3] (3899:3899:3899) (3880:3880:3880))
        (PORT d[4] (2729:2729:2729) (2758:2758:2758))
        (PORT d[5] (2781:2781:2781) (2798:2798:2798))
        (PORT d[6] (3056:3056:3056) (3081:3081:3081))
        (PORT d[7] (4620:4620:4620) (4582:4582:4582))
        (PORT d[8] (2611:2611:2611) (2626:2626:2626))
        (PORT d[9] (1792:1792:1792) (1868:1868:1868))
        (PORT d[10] (3094:3094:3094) (3085:3085:3085))
        (PORT d[11] (2512:2512:2512) (2587:2587:2587))
        (PORT d[12] (2678:2678:2678) (2680:2680:2680))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1329:1329:1329))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (PORT d[0] (3103:3103:3103) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4342:4342:4342) (4523:4523:4523))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (5115:5115:5115))
        (PORT d[1] (3327:3327:3327) (3426:3426:3426))
        (PORT d[2] (4292:4292:4292) (4453:4453:4453))
        (PORT d[3] (3344:3344:3344) (3465:3465:3465))
        (PORT d[4] (4963:4963:4963) (5039:5039:5039))
        (PORT d[5] (3690:3690:3690) (3962:3962:3962))
        (PORT d[6] (2985:2985:2985) (2999:2999:2999))
        (PORT d[7] (3114:3114:3114) (3206:3206:3206))
        (PORT d[8] (2578:2578:2578) (2621:2621:2621))
        (PORT d[9] (1998:1998:1998) (2105:2105:2105))
        (PORT d[10] (2598:2598:2598) (2641:2641:2641))
        (PORT d[11] (3072:3072:3072) (3118:3118:3118))
        (PORT d[12] (2688:2688:2688) (2736:2736:2736))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2609:2609:2609))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (3028:3028:3028) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3013:3013:3013))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3756:3756:3756))
        (PORT d[1] (2879:2879:2879) (2948:2948:2948))
        (PORT d[2] (3149:3149:3149) (3317:3317:3317))
        (PORT d[3] (4350:4350:4350) (4380:4380:4380))
        (PORT d[4] (3757:3757:3757) (3764:3764:3764))
        (PORT d[5] (3428:3428:3428) (3432:3432:3432))
        (PORT d[6] (3088:3088:3088) (3110:3110:3110))
        (PORT d[7] (5018:5018:5018) (4988:4988:4988))
        (PORT d[8] (3342:3342:3342) (3353:3353:3353))
        (PORT d[9] (2161:2161:2161) (2238:2238:2238))
        (PORT d[10] (3808:3808:3808) (3796:3796:3796))
        (PORT d[11] (2912:2912:2912) (2989:2989:2989))
        (PORT d[12] (3678:3678:3678) (3668:3668:3668))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2305:2305:2305))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (4257:4257:4257) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1422:1422:1422))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1254:1254:1254))
        (PORT d[1] (1163:1163:1163) (1217:1217:1217))
        (PORT d[2] (1542:1542:1542) (1599:1599:1599))
        (PORT d[3] (1168:1168:1168) (1225:1225:1225))
        (PORT d[4] (1505:1505:1505) (1558:1558:1558))
        (PORT d[5] (2449:2449:2449) (2636:2636:2636))
        (PORT d[6] (1509:1509:1509) (1532:1532:1532))
        (PORT d[7] (2515:2515:2515) (2526:2526:2526))
        (PORT d[8] (2340:2340:2340) (2333:2333:2333))
        (PORT d[9] (2707:2707:2707) (2677:2677:2677))
        (PORT d[10] (3635:3635:3635) (3580:3580:3580))
        (PORT d[11] (4037:4037:4037) (4187:4187:4187))
        (PORT d[12] (2936:2936:2936) (2901:2901:2901))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2374:2374:2374))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2022:2022:2022) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2163:2163:2163))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2277:2277:2277))
        (PORT d[1] (2528:2528:2528) (2626:2626:2626))
        (PORT d[2] (2920:2920:2920) (3135:3135:3135))
        (PORT d[3] (2070:2070:2070) (2078:2078:2078))
        (PORT d[4] (1788:1788:1788) (1801:1801:1801))
        (PORT d[5] (2204:2204:2204) (2318:2318:2318))
        (PORT d[6] (1801:1801:1801) (1818:1818:1818))
        (PORT d[7] (2681:2681:2681) (2676:2676:2676))
        (PORT d[8] (2715:2715:2715) (2690:2690:2690))
        (PORT d[9] (2686:2686:2686) (2676:2676:2676))
        (PORT d[10] (2736:2736:2736) (2703:2703:2703))
        (PORT d[11] (3582:3582:3582) (3814:3814:3814))
        (PORT d[12] (2648:2648:2648) (2618:2618:2618))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1202:1202:1202))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2003:2003:2003) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1797:1797:1797))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1668:1668:1668))
        (PORT d[1] (1527:1527:1527) (1579:1579:1579))
        (PORT d[2] (2320:2320:2320) (2376:2376:2376))
        (PORT d[3] (1562:1562:1562) (1606:1606:1606))
        (PORT d[4] (1542:1542:1542) (1605:1605:1605))
        (PORT d[5] (2881:2881:2881) (3079:3079:3079))
        (PORT d[6] (2413:2413:2413) (2406:2406:2406))
        (PORT d[7] (2903:2903:2903) (2919:2919:2919))
        (PORT d[8] (3068:3068:3068) (3061:3061:3061))
        (PORT d[9] (3099:3099:3099) (3065:3065:3065))
        (PORT d[10] (4041:4041:4041) (3996:3996:3996))
        (PORT d[11] (3039:3039:3039) (3200:3200:3200))
        (PORT d[12] (3296:3296:3296) (3263:3263:3263))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1235:1235:1235))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (1941:1941:1941) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2779:2779:2779))
        (PORT clk (2531:2531:2531) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2646:2646:2646))
        (PORT d[1] (2908:2908:2908) (3002:3002:3002))
        (PORT d[2] (2891:2891:2891) (3104:3104:3104))
        (PORT d[3] (2465:2465:2465) (2476:2476:2476))
        (PORT d[4] (2512:2512:2512) (2528:2528:2528))
        (PORT d[5] (2940:2940:2940) (3022:3022:3022))
        (PORT d[6] (2404:2404:2404) (2414:2414:2414))
        (PORT d[7] (3418:3418:3418) (3407:3407:3407))
        (PORT d[8] (3169:3169:3169) (3156:3156:3156))
        (PORT d[9] (3091:3091:3091) (3084:3084:3084))
        (PORT d[10] (3154:3154:3154) (3131:3131:3131))
        (PORT d[11] (3613:3613:3613) (3882:3882:3882))
        (PORT d[12] (3053:3053:3053) (3041:3041:3041))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2539:2539:2539))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (PORT d[0] (1973:1973:1973) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2239:2239:2239))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3397:3397:3397))
        (PORT d[1] (2836:2836:2836) (2933:2933:2933))
        (PORT d[2] (2659:2659:2659) (2672:2672:2672))
        (PORT d[3] (2303:2303:2303) (2395:2395:2395))
        (PORT d[4] (2683:2683:2683) (2708:2708:2708))
        (PORT d[5] (3548:3548:3548) (3761:3761:3761))
        (PORT d[6] (2001:2001:2001) (2091:2091:2091))
        (PORT d[7] (1409:1409:1409) (1440:1440:1440))
        (PORT d[8] (1448:1448:1448) (1481:1481:1481))
        (PORT d[9] (1864:1864:1864) (1901:1901:1901))
        (PORT d[10] (1210:1210:1210) (1255:1255:1255))
        (PORT d[11] (1205:1205:1205) (1256:1256:1256))
        (PORT d[12] (1172:1172:1172) (1220:1220:1220))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2592:2592:2592))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (4495:4495:4495) (4451:4451:4451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1592:1592:1592))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1810:1810:1810))
        (PORT d[1] (2332:2332:2332) (2340:2340:2340))
        (PORT d[2] (1915:1915:1915) (1994:1994:1994))
        (PORT d[3] (1988:1988:1988) (2002:2002:2002))
        (PORT d[4] (1870:1870:1870) (1916:1916:1916))
        (PORT d[5] (1767:1767:1767) (1796:1796:1796))
        (PORT d[6] (2067:2067:2067) (2083:2083:2083))
        (PORT d[7] (2959:2959:2959) (2955:2955:2955))
        (PORT d[8] (1774:1774:1774) (1814:1814:1814))
        (PORT d[9] (1745:1745:1745) (1775:1775:1775))
        (PORT d[10] (1353:1353:1353) (1366:1366:1366))
        (PORT d[11] (2134:2134:2134) (2173:2173:2173))
        (PORT d[12] (1690:1690:1690) (1700:1700:1700))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4551:4551:4551))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (4051:4051:4051) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2757:2757:2757))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2453:2453:2453))
        (PORT d[1] (1898:1898:1898) (1943:1943:1943))
        (PORT d[2] (3097:3097:3097) (3155:3155:3155))
        (PORT d[3] (2269:2269:2269) (2325:2325:2325))
        (PORT d[4] (1940:1940:1940) (2002:2002:2002))
        (PORT d[5] (2870:2870:2870) (3070:3070:3070))
        (PORT d[6] (2452:2452:2452) (2481:2481:2481))
        (PORT d[7] (3303:3303:3303) (3324:3324:3324))
        (PORT d[8] (3769:3769:3769) (3760:3760:3760))
        (PORT d[9] (2741:2741:2741) (2861:2861:2861))
        (PORT d[10] (4737:4737:4737) (4688:4688:4688))
        (PORT d[11] (3330:3330:3330) (3487:3487:3487))
        (PORT d[12] (3692:3692:3692) (3664:3664:3664))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1805:1805:1805))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (3571:3571:3571) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4656:4656:4656))
        (PORT clk (2522:2522:2522) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2945:2945:2945))
        (PORT d[1] (4147:4147:4147) (4175:4175:4175))
        (PORT d[2] (2496:2496:2496) (2676:2676:2676))
        (PORT d[3] (3098:3098:3098) (3107:3107:3107))
        (PORT d[4] (2883:2883:2883) (2901:2901:2901))
        (PORT d[5] (3018:3018:3018) (3165:3165:3165))
        (PORT d[6] (3318:3318:3318) (3288:3288:3288))
        (PORT d[7] (3806:3806:3806) (3793:3793:3793))
        (PORT d[8] (4248:4248:4248) (4224:4224:4224))
        (PORT d[9] (3876:3876:3876) (3874:3874:3874))
        (PORT d[10] (3813:3813:3813) (3779:3779:3779))
        (PORT d[11] (2935:2935:2935) (3063:3063:3063))
        (PORT d[12] (3975:3975:3975) (3937:3937:3937))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2123:2123:2123))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (PORT d[0] (3953:3953:3953) (3812:3812:3812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1728:1728:1728))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1277:1277:1277))
        (PORT d[1] (1178:1178:1178) (1230:1230:1230))
        (PORT d[2] (1918:1918:1918) (1971:1971:1971))
        (PORT d[3] (1177:1177:1177) (1232:1232:1232))
        (PORT d[4] (1150:1150:1150) (1206:1206:1206))
        (PORT d[5] (3289:3289:3289) (3488:3488:3488))
        (PORT d[6] (2770:2770:2770) (2757:2757:2757))
        (PORT d[7] (2596:2596:2596) (2616:2616:2616))
        (PORT d[8] (2717:2717:2717) (2711:2711:2711))
        (PORT d[9] (2715:2715:2715) (2685:2685:2685))
        (PORT d[10] (3675:3675:3675) (3626:3626:3626))
        (PORT d[11] (3629:3629:3629) (3765:3765:3765))
        (PORT d[12] (2963:2963:2963) (2933:2933:2933))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1896:1896:1896))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2593:2593:2593) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1872:1872:1872))
        (PORT clk (2517:2517:2517) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2315:2315:2315))
        (PORT d[1] (2567:2567:2567) (2651:2651:2651))
        (PORT d[2] (2890:2890:2890) (3105:3105:3105))
        (PORT d[3] (2103:2103:2103) (2115:2115:2115))
        (PORT d[4] (2168:2168:2168) (2171:2171:2171))
        (PORT d[5] (2588:2588:2588) (2675:2675:2675))
        (PORT d[6] (2183:2183:2183) (2199:2199:2199))
        (PORT d[7] (2688:2688:2688) (2684:2684:2684))
        (PORT d[8] (2765:2765:2765) (2743:2743:2743))
        (PORT d[9] (2695:2695:2695) (2685:2685:2685))
        (PORT d[10] (2740:2740:2740) (2704:2704:2704))
        (PORT d[11] (3585:3585:3585) (3851:3851:3851))
        (PORT d[12] (2657:2657:2657) (2629:2629:2629))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1894:1894:1894))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (PORT d[0] (2197:2197:2197) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2647:2647:2647))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2925:2925:2925))
        (PORT d[1] (2759:2759:2759) (2784:2784:2784))
        (PORT d[2] (2327:2327:2327) (2302:2302:2302))
        (PORT d[3] (3644:3644:3644) (3656:3656:3656))
        (PORT d[4] (2371:2371:2371) (2373:2373:2373))
        (PORT d[5] (1900:1900:1900) (1976:1976:1976))
        (PORT d[6] (4137:4137:4137) (4308:4308:4308))
        (PORT d[7] (3515:3515:3515) (3582:3582:3582))
        (PORT d[8] (3222:3222:3222) (3155:3155:3155))
        (PORT d[9] (3225:3225:3225) (3158:3158:3158))
        (PORT d[10] (3999:3999:3999) (3984:3984:3984))
        (PORT d[11] (2602:2602:2602) (2726:2726:2726))
        (PORT d[12] (4205:4205:4205) (4199:4199:4199))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2403:2403:2403))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (4915:4915:4915) (4834:4834:4834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3544:3544:3544))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2843:2843:2843))
        (PORT d[1] (2594:2594:2594) (2711:2711:2711))
        (PORT d[2] (2633:2633:2633) (2593:2593:2593))
        (PORT d[3] (3147:3147:3147) (3077:3077:3077))
        (PORT d[4] (3222:3222:3222) (3150:3150:3150))
        (PORT d[5] (2125:2125:2125) (2185:2185:2185))
        (PORT d[6] (3127:3127:3127) (3056:3056:3056))
        (PORT d[7] (3692:3692:3692) (3611:3611:3611))
        (PORT d[8] (3176:3176:3176) (3108:3108:3108))
        (PORT d[9] (3045:3045:3045) (3072:3072:3072))
        (PORT d[10] (3059:3059:3059) (3078:3078:3078))
        (PORT d[11] (3386:3386:3386) (3539:3539:3539))
        (PORT d[12] (3672:3672:3672) (3565:3565:3565))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (3971:3971:3971))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2987:2987:2987) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1875:1875:1875))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3380:3380:3380))
        (PORT d[1] (2856:2856:2856) (2952:2952:2952))
        (PORT d[2] (2612:2612:2612) (2623:2623:2623))
        (PORT d[3] (2633:2633:2633) (2714:2714:2714))
        (PORT d[4] (3257:3257:3257) (3267:3267:3267))
        (PORT d[5] (3541:3541:3541) (3753:3753:3753))
        (PORT d[6] (1606:1606:1606) (1702:1702:1702))
        (PORT d[7] (2777:2777:2777) (2881:2881:2881))
        (PORT d[8] (1444:1444:1444) (1480:1480:1480))
        (PORT d[9] (1594:1594:1594) (1646:1646:1646))
        (PORT d[10] (877:877:877) (927:927:927))
        (PORT d[11] (843:843:843) (903:903:903))
        (PORT d[12] (2059:2059:2059) (2073:2073:2073))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2727:2727:2727))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT d[0] (3654:3654:3654) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1558:1558:1558))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2210:2210:2210))
        (PORT d[1] (2701:2701:2701) (2705:2705:2705))
        (PORT d[2] (2303:2303:2303) (2380:2380:2380))
        (PORT d[3] (4000:4000:4000) (4004:4004:4004))
        (PORT d[4] (2504:2504:2504) (2517:2517:2517))
        (PORT d[5] (2096:2096:2096) (2115:2115:2115))
        (PORT d[6] (3719:3719:3719) (3725:3725:3725))
        (PORT d[7] (2982:2982:2982) (2981:2981:2981))
        (PORT d[8] (2459:2459:2459) (2479:2479:2479))
        (PORT d[9] (2090:2090:2090) (2119:2119:2119))
        (PORT d[10] (1696:1696:1696) (1707:1707:1707))
        (PORT d[11] (2095:2095:2095) (2129:2129:2129))
        (PORT d[12] (1760:1760:1760) (1780:1780:1780))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3600:3600:3600))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (3347:3347:3347) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3124:3124:3124))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2928:2928:2928))
        (PORT d[1] (3089:3089:3089) (3158:3158:3158))
        (PORT d[2] (2705:2705:2705) (2772:2772:2772))
        (PORT d[3] (3879:3879:3879) (4005:4005:4005))
        (PORT d[4] (5499:5499:5499) (5705:5705:5705))
        (PORT d[5] (2317:2317:2317) (2445:2445:2445))
        (PORT d[6] (4175:4175:4175) (4340:4340:4340))
        (PORT d[7] (3582:3582:3582) (3635:3635:3635))
        (PORT d[8] (3404:3404:3404) (3457:3457:3457))
        (PORT d[9] (2579:2579:2579) (2785:2785:2785))
        (PORT d[10] (3721:3721:3721) (3751:3751:3751))
        (PORT d[11] (3456:3456:3456) (3664:3664:3664))
        (PORT d[12] (3682:3682:3682) (3731:3731:3731))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4201:4201:4201))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (3859:3859:3859) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5764:5764:5764) (5481:5481:5481))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2599:2599:2599))
        (PORT d[1] (3460:3460:3460) (3694:3694:3694))
        (PORT d[2] (3225:3225:3225) (3430:3430:3430))
        (PORT d[3] (4361:4361:4361) (4385:4385:4385))
        (PORT d[4] (4131:4131:4131) (4208:4208:4208))
        (PORT d[5] (3048:3048:3048) (3167:3167:3167))
        (PORT d[6] (4418:4418:4418) (4411:4411:4411))
        (PORT d[7] (4796:4796:4796) (4792:4792:4792))
        (PORT d[8] (5714:5714:5714) (5558:5558:5558))
        (PORT d[9] (3720:3720:3720) (3757:3757:3757))
        (PORT d[10] (3892:3892:3892) (3994:3994:3994))
        (PORT d[11] (2774:2774:2774) (2961:2961:2961))
        (PORT d[12] (4589:4589:4589) (4581:4581:4581))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3516:3516:3516))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (PORT d[0] (4768:4768:4768) (4527:4527:4527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3705:3705:3705))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2581:2581:2581))
        (PORT d[1] (3245:3245:3245) (3332:3332:3332))
        (PORT d[2] (2358:2358:2358) (2392:2392:2392))
        (PORT d[3] (4286:4286:4286) (4407:4407:4407))
        (PORT d[4] (5475:5475:5475) (5676:5676:5676))
        (PORT d[5] (1999:1999:1999) (2137:2137:2137))
        (PORT d[6] (4544:4544:4544) (4705:4705:4705))
        (PORT d[7] (2875:2875:2875) (2959:2959:2959))
        (PORT d[8] (3405:3405:3405) (3455:3455:3455))
        (PORT d[9] (2937:2937:2937) (3143:3143:3143))
        (PORT d[10] (4365:4365:4365) (4369:4369:4369))
        (PORT d[11] (3741:3741:3741) (3934:3934:3934))
        (PORT d[12] (3638:3638:3638) (3701:3701:3701))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3043:3043:3043))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (3145:3145:3145) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5422:5422:5422) (5148:5148:5148))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3296:3296:3296))
        (PORT d[1] (3455:3455:3455) (3688:3688:3688))
        (PORT d[2] (3628:3628:3628) (3839:3839:3839))
        (PORT d[3] (4737:4737:4737) (4794:4794:4794))
        (PORT d[4] (4105:4105:4105) (4156:4156:4156))
        (PORT d[5] (2697:2697:2697) (2820:2820:2820))
        (PORT d[6] (4542:4542:4542) (4541:4541:4541))
        (PORT d[7] (4523:4523:4523) (4545:4545:4545))
        (PORT d[8] (5363:5363:5363) (5208:5208:5208))
        (PORT d[9] (4139:4139:4139) (4175:4175:4175))
        (PORT d[10] (4251:4251:4251) (4349:4349:4349))
        (PORT d[11] (3147:3147:3147) (3333:3333:3333))
        (PORT d[12] (4570:4570:4570) (4565:4565:4565))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3450:3450:3450))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT d[0] (2822:2822:2822) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2115:2115:2115))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2033:2033:2033))
        (PORT d[1] (2152:2152:2152) (2196:2196:2196))
        (PORT d[2] (2197:2197:2197) (2242:2242:2242))
        (PORT d[3] (1937:1937:1937) (1989:1989:1989))
        (PORT d[4] (2194:2194:2194) (2234:2234:2234))
        (PORT d[5] (1847:1847:1847) (1892:1892:1892))
        (PORT d[6] (2818:2818:2818) (2809:2809:2809))
        (PORT d[7] (2512:2512:2512) (2520:2520:2520))
        (PORT d[8] (2738:2738:2738) (2718:2718:2718))
        (PORT d[9] (2703:2703:2703) (2668:2668:2668))
        (PORT d[10] (3245:3245:3245) (3183:3183:3183))
        (PORT d[11] (3932:3932:3932) (4023:4023:4023))
        (PORT d[12] (3714:3714:3714) (3639:3639:3639))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2828:2828:2828))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3665:3665:3665) (3588:3588:3588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2657:2657:2657))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1327:1327:1327))
        (PORT d[1] (3212:3212:3212) (3306:3306:3306))
        (PORT d[2] (2740:2740:2740) (2710:2710:2710))
        (PORT d[3] (1428:1428:1428) (1445:1445:1445))
        (PORT d[4] (2117:2117:2117) (2134:2134:2134))
        (PORT d[5] (1478:1478:1478) (1495:1495:1495))
        (PORT d[6] (1793:1793:1793) (1803:1803:1803))
        (PORT d[7] (2967:2967:2967) (2957:2957:2957))
        (PORT d[8] (3298:3298:3298) (3280:3280:3280))
        (PORT d[9] (2622:2622:2622) (2607:2607:2607))
        (PORT d[10] (3428:3428:3428) (3385:3385:3385))
        (PORT d[11] (3515:3515:3515) (3738:3738:3738))
        (PORT d[12] (3441:3441:3441) (3409:3409:3409))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3249:3249:3249))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (3251:3251:3251) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2818:2818:2818))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3536:3536:3536))
        (PORT d[1] (2770:2770:2770) (2798:2798:2798))
        (PORT d[2] (3109:3109:3109) (3228:3228:3228))
        (PORT d[3] (2254:2254:2254) (2229:2229:2229))
        (PORT d[4] (2708:2708:2708) (2686:2686:2686))
        (PORT d[5] (2481:2481:2481) (2676:2676:2676))
        (PORT d[6] (3807:3807:3807) (3941:3941:3941))
        (PORT d[7] (3870:3870:3870) (3929:3929:3929))
        (PORT d[8] (3632:3632:3632) (3578:3578:3578))
        (PORT d[9] (2391:2391:2391) (2520:2520:2520))
        (PORT d[10] (4691:4691:4691) (4681:4681:4681))
        (PORT d[11] (3360:3360:3360) (3528:3528:3528))
        (PORT d[12] (3892:3892:3892) (3914:3914:3914))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2355:2355:2355))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (PORT d[0] (2829:2829:2829) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4858:4858:4858) (4668:4668:4668))
        (PORT clk (2527:2527:2527) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2464:2464:2464))
        (PORT d[1] (3434:3434:3434) (3565:3565:3565))
        (PORT d[2] (2895:2895:2895) (3119:3119:3119))
        (PORT d[3] (3925:3925:3925) (3855:3855:3855))
        (PORT d[4] (4106:4106:4106) (4000:4000:4000))
        (PORT d[5] (3303:3303:3303) (3380:3380:3380))
        (PORT d[6] (4728:4728:4728) (4798:4798:4798))
        (PORT d[7] (3873:3873:3873) (3806:3806:3806))
        (PORT d[8] (3898:3898:3898) (3832:3832:3832))
        (PORT d[9] (3863:3863:3863) (3902:3902:3902))
        (PORT d[10] (3807:3807:3807) (3833:3833:3833))
        (PORT d[11] (2382:2382:2382) (2529:2529:2529))
        (PORT d[12] (4446:4446:4446) (4360:4360:4360))
        (PORT clk (2522:2522:2522) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2223:2223:2223))
        (PORT clk (2522:2522:2522) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (PORT d[0] (2507:2507:2507) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2545:2545:2545))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (4017:4017:4017))
        (PORT d[1] (1975:1975:1975) (2070:2070:2070))
        (PORT d[2] (2920:2920:2920) (2924:2924:2924))
        (PORT d[3] (2281:2281:2281) (2369:2369:2369))
        (PORT d[4] (2641:2641:2641) (2676:2676:2676))
        (PORT d[5] (2274:2274:2274) (2279:2279:2279))
        (PORT d[6] (2945:2945:2945) (2999:2999:2999))
        (PORT d[7] (2115:2115:2115) (2143:2143:2143))
        (PORT d[8] (2119:2119:2119) (2144:2144:2144))
        (PORT d[9] (1574:1574:1574) (1625:1625:1625))
        (PORT d[10] (1584:1584:1584) (1630:1630:1630))
        (PORT d[11] (1541:1541:1541) (1596:1596:1596))
        (PORT d[12] (1742:1742:1742) (1756:1756:1756))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3334:3334:3334))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3906:3906:3906) (3830:3830:3830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1925:1925:1925))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1787:1787:1787))
        (PORT d[1] (1766:1766:1766) (1773:1773:1773))
        (PORT d[2] (1914:1914:1914) (1989:1989:1989))
        (PORT d[3] (1973:1973:1973) (1985:1985:1985))
        (PORT d[4] (2013:2013:2013) (2040:2040:2040))
        (PORT d[5] (2375:2375:2375) (2361:2361:2361))
        (PORT d[6] (1735:1735:1735) (1750:1750:1750))
        (PORT d[7] (1993:1993:1993) (2001:2001:2001))
        (PORT d[8] (1766:1766:1766) (1805:1805:1805))
        (PORT d[9] (1394:1394:1394) (1407:1407:1407))
        (PORT d[10] (3233:3233:3233) (3278:3278:3278))
        (PORT d[11] (2754:2754:2754) (2778:2778:2778))
        (PORT d[12] (1607:1607:1607) (1613:1613:1613))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2933:2933:2933))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (3998:3998:3998) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2891:2891:2891))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4984:4984:4984))
        (PORT d[1] (2894:2894:2894) (2992:2992:2992))
        (PORT d[2] (3606:3606:3606) (3773:3773:3773))
        (PORT d[3] (3000:3000:3000) (3121:3121:3121))
        (PORT d[4] (4671:4671:4671) (4804:4804:4804))
        (PORT d[5] (3494:3494:3494) (3743:3743:3743))
        (PORT d[6] (2618:2618:2618) (2634:2634:2634))
        (PORT d[7] (2411:2411:2411) (2512:2512:2512))
        (PORT d[8] (2187:2187:2187) (2227:2227:2227))
        (PORT d[9] (2355:2355:2355) (2453:2453:2453))
        (PORT d[10] (2236:2236:2236) (2275:2275:2275))
        (PORT d[11] (2689:2689:2689) (2734:2734:2734))
        (PORT d[12] (1925:1925:1925) (1972:1972:1972))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2257:2257:2257))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (2816:2816:2816) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2353:2353:2353))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3042:3042:3042))
        (PORT d[1] (2483:2483:2483) (2550:2550:2550))
        (PORT d[2] (2445:2445:2445) (2618:2618:2618))
        (PORT d[3] (4471:4471:4471) (4422:4422:4422))
        (PORT d[4] (2762:2762:2762) (2792:2792:2792))
        (PORT d[5] (2389:2389:2389) (2557:2557:2557))
        (PORT d[6] (2714:2714:2714) (2740:2740:2740))
        (PORT d[7] (4641:4641:4641) (4609:4609:4609))
        (PORT d[8] (2956:2956:2956) (2962:2962:2962))
        (PORT d[9] (1840:1840:1840) (1913:1913:1913))
        (PORT d[10] (3070:3070:3070) (3058:3058:3058))
        (PORT d[11] (2551:2551:2551) (2631:2631:2631))
        (PORT d[12] (3006:3006:3006) (3005:3005:3005))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1354:1354:1354))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (2770:2770:2770) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3075:3075:3075))
        (PORT clk (2571:2571:2571) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3905:3905:3905))
        (PORT d[1] (3038:3038:3038) (3047:3047:3047))
        (PORT d[2] (3444:3444:3444) (3560:3560:3560))
        (PORT d[3] (2244:2244:2244) (2213:2213:2213))
        (PORT d[4] (2370:2370:2370) (2357:2357:2357))
        (PORT d[5] (2481:2481:2481) (2674:2674:2674))
        (PORT d[6] (4472:4472:4472) (4602:4602:4602))
        (PORT d[7] (3503:3503:3503) (3570:3570:3570))
        (PORT d[8] (3292:3292:3292) (3241:3241:3241))
        (PORT d[9] (3872:3872:3872) (3799:3799:3799))
        (PORT d[10] (4667:4667:4667) (4654:4654:4654))
        (PORT d[11] (3663:3663:3663) (3822:3822:3822))
        (PORT d[12] (3937:3937:3937) (3967:3967:3967))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2634:2634:2634))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2592:2592:2592))
        (PORT d[0] (2822:2822:2822) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4284:4284:4284))
        (PORT clk (2530:2530:2530) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2420:2420:2420))
        (PORT d[1] (3034:3034:3034) (3161:3161:3161))
        (PORT d[2] (3400:3400:3400) (3356:3356:3356))
        (PORT d[3] (3597:3597:3597) (3532:3532:3532))
        (PORT d[4] (3571:3571:3571) (3502:3502:3502))
        (PORT d[5] (2946:2946:2946) (3020:3020:3020))
        (PORT d[6] (3864:3864:3864) (3790:3790:3790))
        (PORT d[7] (3832:3832:3832) (3764:3764:3764))
        (PORT d[8] (3533:3533:3533) (3463:3463:3463))
        (PORT d[9] (3808:3808:3808) (3836:3836:3836))
        (PORT d[10] (3446:3446:3446) (3469:3469:3469))
        (PORT d[11] (2733:2733:2733) (2876:2876:2876))
        (PORT d[12] (4132:4132:4132) (4050:4050:4050))
        (PORT clk (2525:2525:2525) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4556:4556:4556))
        (PORT clk (2525:2525:2525) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2514:2514:2514))
        (PORT d[0] (2196:2196:2196) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3576:3576:3576))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3866:3866:3866))
        (PORT d[1] (3989:3989:3989) (4059:4059:4059))
        (PORT d[2] (3834:3834:3834) (3968:3968:3968))
        (PORT d[3] (3898:3898:3898) (4152:4152:4152))
        (PORT d[4] (4418:4418:4418) (4443:4443:4443))
        (PORT d[5] (2849:2849:2849) (2990:2990:2990))
        (PORT d[6] (4133:4133:4133) (4278:4278:4278))
        (PORT d[7] (3619:3619:3619) (3834:3834:3834))
        (PORT d[8] (4183:4183:4183) (4304:4304:4304))
        (PORT d[9] (2430:2430:2430) (2615:2615:2615))
        (PORT d[10] (5190:5190:5190) (5304:5304:5304))
        (PORT d[11] (4644:4644:4644) (4918:4918:4918))
        (PORT d[12] (5123:5123:5123) (5161:5161:5161))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2729:2729:2729))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (4450:4450:4450) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6729:6729:6729) (6535:6535:6535))
        (PORT clk (2472:2472:2472) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2946:2946:2946))
        (PORT d[1] (4111:4111:4111) (4370:4370:4370))
        (PORT d[2] (3938:3938:3938) (4208:4208:4208))
        (PORT d[3] (3990:3990:3990) (4010:4010:4010))
        (PORT d[4] (5322:5322:5322) (5501:5501:5501))
        (PORT d[5] (3102:3102:3102) (3297:3297:3297))
        (PORT d[6] (5123:5123:5123) (5231:5231:5231))
        (PORT d[7] (5025:5025:5025) (5119:5119:5119))
        (PORT d[8] (7481:7481:7481) (7417:7417:7417))
        (PORT d[9] (4268:4268:4268) (4412:4412:4412))
        (PORT d[10] (4463:4463:4463) (4660:4660:4660))
        (PORT d[11] (2692:2692:2692) (2856:2856:2856))
        (PORT d[12] (4561:4561:4561) (4545:4545:4545))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2079:2079:2079))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (PORT d[0] (4212:4212:4212) (4186:4186:4186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2391:2391:2391))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2416:2416:2416))
        (PORT d[1] (1883:1883:1883) (1939:1939:1939))
        (PORT d[2] (3063:3063:3063) (3119:3119:3119))
        (PORT d[3] (2556:2556:2556) (2604:2604:2604))
        (PORT d[4] (1875:1875:1875) (1937:1937:1937))
        (PORT d[5] (2888:2888:2888) (3089:3089:3089))
        (PORT d[6] (2073:2073:2073) (2101:2101:2101))
        (PORT d[7] (3333:3333:3333) (3359:3359:3359))
        (PORT d[8] (3785:3785:3785) (3778:3778:3778))
        (PORT d[9] (3018:3018:3018) (3125:3125:3125))
        (PORT d[10] (4401:4401:4401) (4356:4356:4356))
        (PORT d[11] (3323:3323:3323) (3478:3478:3478))
        (PORT d[12] (3691:3691:3691) (3663:3663:3663))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1327:1327:1327))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (1693:1693:1693) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4656:4656:4656))
        (PORT clk (2524:2524:2524) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3274:3274:3274))
        (PORT d[1] (4462:4462:4462) (4494:4494:4494))
        (PORT d[2] (2458:2458:2458) (2615:2615:2615))
        (PORT d[3] (3097:3097:3097) (3106:3106:3106))
        (PORT d[4] (2909:2909:2909) (2930:2930:2930))
        (PORT d[5] (2724:2724:2724) (2876:2876:2876))
        (PORT d[6] (3336:3336:3336) (3308:3308:3308))
        (PORT d[7] (3805:3805:3805) (3792:3792:3792))
        (PORT d[8] (3897:3897:3897) (3880:3880:3880))
        (PORT d[9] (3893:3893:3893) (3891:3891:3891))
        (PORT d[10] (3493:3493:3493) (3463:3463:3463))
        (PORT d[11] (2952:2952:2952) (3082:3082:3082))
        (PORT d[12] (3767:3767:3767) (3786:3786:3786))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1751:1751:1751))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (PORT d[0] (2309:2309:2309) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2662:2662:2662))
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2048:2048:2048))
        (PORT d[1] (2258:2258:2258) (2313:2313:2313))
        (PORT d[2] (2697:2697:2697) (2754:2754:2754))
        (PORT d[3] (1918:1918:1918) (1974:1974:1974))
        (PORT d[4] (1525:1525:1525) (1592:1592:1592))
        (PORT d[5] (2511:2511:2511) (2713:2713:2713))
        (PORT d[6] (1787:1787:1787) (1796:1796:1796))
        (PORT d[7] (2939:2939:2939) (2957:2957:2957))
        (PORT d[8] (3397:3397:3397) (3386:3386:3386))
        (PORT d[9] (3066:3066:3066) (3177:3177:3177))
        (PORT d[10] (4379:4379:4379) (4330:4330:4330))
        (PORT d[11] (3350:3350:3350) (3506:3506:3506))
        (PORT d[12] (3335:3335:3335) (3309:3309:3309))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1288:1288:1288))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (PORT d[0] (2033:2033:2033) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4411:4411:4411) (4579:4579:4579))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2809:2809:2809))
        (PORT d[1] (4480:4480:4480) (4512:4512:4512))
        (PORT d[2] (2819:2819:2819) (2983:2983:2983))
        (PORT d[3] (2775:2775:2775) (2787:2787:2787))
        (PORT d[4] (2560:2560:2560) (2580:2580:2580))
        (PORT d[5] (3108:3108:3108) (3261:3261:3261))
        (PORT d[6] (2522:2522:2522) (2540:2540:2540))
        (PORT d[7] (3409:3409:3409) (3400:3400:3400))
        (PORT d[8] (3878:3878:3878) (3851:3851:3851))
        (PORT d[9] (3473:3473:3473) (3466:3466:3466))
        (PORT d[10] (3474:3474:3474) (3444:3444:3444))
        (PORT d[11] (3612:3612:3612) (3874:3874:3874))
        (PORT d[12] (3618:3618:3618) (3582:3582:3582))
        (PORT clk (2523:2523:2523) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2707:2707:2707))
        (PORT clk (2523:2523:2523) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (1962:1962:1962) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (4087:4087:4087))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (4276:4276:4276))
        (PORT d[1] (3976:3976:3976) (4043:4043:4043))
        (PORT d[2] (3856:3856:3856) (3988:3988:3988))
        (PORT d[3] (3908:3908:3908) (4162:4162:4162))
        (PORT d[4] (4796:4796:4796) (4821:4821:4821))
        (PORT d[5] (3493:3493:3493) (3615:3615:3615))
        (PORT d[6] (3745:3745:3745) (3896:3896:3896))
        (PORT d[7] (3650:3650:3650) (3870:3870:3870))
        (PORT d[8] (4537:4537:4537) (4651:4651:4651))
        (PORT d[9] (2765:2765:2765) (2942:2942:2942))
        (PORT d[10] (4861:4861:4861) (4985:4985:4985))
        (PORT d[11] (3493:3493:3493) (3698:3698:3698))
        (PORT d[12] (5058:5058:5058) (5089:5089:5089))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2532:2532:2532))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (3520:3520:3520) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (5151:5151:5151))
        (PORT clk (2464:2464:2464) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2975:2975:2975))
        (PORT d[1] (4470:4470:4470) (4723:4723:4723))
        (PORT d[2] (3679:3679:3679) (3961:3961:3961))
        (PORT d[3] (3988:3988:3988) (4004:4004:4004))
        (PORT d[4] (5525:5525:5525) (5686:5686:5686))
        (PORT d[5] (3437:3437:3437) (3624:3624:3624))
        (PORT d[6] (5052:5052:5052) (5153:5153:5153))
        (PORT d[7] (4995:4995:4995) (5087:5087:5087))
        (PORT d[8] (7207:7207:7207) (7154:7154:7154))
        (PORT d[9] (4576:4576:4576) (4721:4721:4721))
        (PORT d[10] (4774:4774:4774) (4963:4963:4963))
        (PORT d[11] (2736:2736:2736) (2902:2902:2902))
        (PORT d[12] (4899:4899:4899) (4880:4880:4880))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1648:1648:1648))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2448:2448:2448))
        (PORT d[0] (3779:3779:3779) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3559:3559:3559))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3389:3389:3389))
        (PORT d[1] (3944:3944:3944) (4001:4001:4001))
        (PORT d[2] (3784:3784:3784) (3874:3874:3874))
        (PORT d[3] (3948:3948:3948) (4199:4199:4199))
        (PORT d[4] (4991:4991:4991) (4874:4874:4874))
        (PORT d[5] (3113:3113:3113) (3271:3271:3271))
        (PORT d[6] (4500:4500:4500) (4653:4653:4653))
        (PORT d[7] (3264:3264:3264) (3490:3490:3490))
        (PORT d[8] (3808:3808:3808) (3890:3890:3890))
        (PORT d[9] (2936:2936:2936) (3162:3162:3162))
        (PORT d[10] (4469:4469:4469) (4522:4522:4522))
        (PORT d[11] (4450:4450:4450) (4683:4683:4683))
        (PORT d[12] (4120:4120:4120) (4206:4206:4206))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4025:4025:4025))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (4130:4130:4130) (3937:3937:3937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (5090:5090:5090))
        (PORT clk (2459:2459:2459) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3602:3602:3602))
        (PORT d[1] (3854:3854:3854) (4110:4110:4110))
        (PORT d[2] (4366:4366:4366) (4659:4659:4659))
        (PORT d[3] (4744:4744:4744) (4761:4761:4761))
        (PORT d[4] (5618:5618:5618) (5833:5833:5833))
        (PORT d[5] (2763:2763:2763) (2965:2965:2965))
        (PORT d[6] (5150:5150:5150) (5138:5138:5138))
        (PORT d[7] (5333:5333:5333) (5460:5460:5460))
        (PORT d[8] (6682:6682:6682) (6563:6563:6563))
        (PORT d[9] (4703:4703:4703) (4726:4726:4726))
        (PORT d[10] (3998:3998:3998) (4152:4152:4152))
        (PORT d[11] (3118:3118:3118) (3289:3289:3289))
        (PORT d[12] (5282:5282:5282) (5269:5269:5269))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2065:2065:2065))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2447:2447:2447))
        (PORT d[0] (4732:4732:4732) (4577:4577:4577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2731:2731:2731))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2454:2454:2454))
        (PORT d[1] (2206:2206:2206) (2257:2257:2257))
        (PORT d[2] (3098:3098:3098) (3156:3156:3156))
        (PORT d[3] (2259:2259:2259) (2308:2308:2308))
        (PORT d[4] (2226:2226:2226) (2273:2273:2273))
        (PORT d[5] (3238:3238:3238) (3436:3436:3436))
        (PORT d[6] (2421:2421:2421) (2447:2447:2447))
        (PORT d[7] (3608:3608:3608) (3619:3619:3619))
        (PORT d[8] (3808:3808:3808) (3805:3805:3805))
        (PORT d[9] (3054:3054:3054) (3166:3166:3166))
        (PORT d[10] (4720:4720:4720) (4669:4669:4669))
        (PORT d[11] (3363:3363:3363) (3523:3523:3523))
        (PORT d[12] (4035:4035:4035) (4006:4006:4006))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1316:1316:1316))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (2004:2004:2004) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4489:4489:4489) (4633:4633:4633))
        (PORT clk (2519:2519:2519) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3313:3313:3313))
        (PORT d[1] (4137:4137:4137) (4173:4173:4173))
        (PORT d[2] (2775:2775:2775) (2950:2950:2950))
        (PORT d[3] (3151:3151:3151) (3163:3163:3163))
        (PORT d[4] (3532:3532:3532) (3534:3534:3534))
        (PORT d[5] (3351:3351:3351) (3491:3491:3491))
        (PORT d[6] (2858:2858:2858) (2873:2873:2873))
        (PORT d[7] (4146:4146:4146) (4129:4129:4129))
        (PORT d[8] (3917:3917:3917) (3899:3899:3899))
        (PORT d[9] (3903:3903:3903) (3902:3902:3902))
        (PORT d[10] (3860:3860:3860) (3833:3833:3833))
        (PORT d[11] (2942:2942:2942) (3071:3071:3071))
        (PORT d[12] (3983:3983:3983) (3946:3946:3946))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1276:1276:1276))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (PORT d[0] (3170:3170:3170) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1946:1946:1946))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2034:2034:2034))
        (PORT d[1] (2238:2238:2238) (2278:2278:2278))
        (PORT d[2] (2194:2194:2194) (2238:2238:2238))
        (PORT d[3] (1923:1923:1923) (1978:1978:1978))
        (PORT d[4] (1899:1899:1899) (1952:1952:1952))
        (PORT d[5] (2134:2134:2134) (2179:2179:2179))
        (PORT d[6] (2769:2769:2769) (2764:2764:2764))
        (PORT d[7] (2506:2506:2506) (2514:2514:2514))
        (PORT d[8] (2699:2699:2699) (2675:2675:2675))
        (PORT d[9] (2723:2723:2723) (2688:2688:2688))
        (PORT d[10] (3172:3172:3172) (3117:3117:3117))
        (PORT d[11] (3321:3321:3321) (3451:3451:3451))
        (PORT d[12] (3138:3138:3138) (3078:3078:3078))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2866:2866:2866))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (3476:3476:3476) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3019:3019:3019))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1392:1392:1392))
        (PORT d[1] (3239:3239:3239) (3335:3335:3335))
        (PORT d[2] (2676:2676:2676) (2650:2650:2650))
        (PORT d[3] (1433:1433:1433) (1437:1437:1437))
        (PORT d[4] (2154:2154:2154) (2159:2159:2159))
        (PORT d[5] (1477:1477:1477) (1494:1494:1494))
        (PORT d[6] (2046:2046:2046) (2016:2016:2016))
        (PORT d[7] (2679:2679:2679) (2681:2681:2681))
        (PORT d[8] (3053:3053:3053) (3035:3035:3035))
        (PORT d[9] (2874:2874:2874) (2830:2830:2830))
        (PORT d[10] (3390:3390:3390) (3345:3345:3345))
        (PORT d[11] (3199:3199:3199) (3430:3430:3430))
        (PORT d[12] (3411:3411:3411) (3380:3380:3380))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (2882:2882:2882))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (3010:3010:3010) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3728:3728:3728))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (5252:5252:5252))
        (PORT d[1] (3092:3092:3092) (3244:3244:3244))
        (PORT d[2] (5348:5348:5348) (5538:5538:5538))
        (PORT d[3] (2635:2635:2635) (2749:2749:2749))
        (PORT d[4] (5832:5832:5832) (5988:5988:5988))
        (PORT d[5] (3920:3920:3920) (4167:4167:4167))
        (PORT d[6] (2474:2474:2474) (2555:2555:2555))
        (PORT d[7] (3483:3483:3483) (3587:3587:3587))
        (PORT d[8] (3403:3403:3403) (3442:3442:3442))
        (PORT d[9] (2739:2739:2739) (2798:2798:2798))
        (PORT d[10] (4451:4451:4451) (4404:4404:4404))
        (PORT d[11] (4381:4381:4381) (4504:4504:4504))
        (PORT d[12] (3813:3813:3813) (3800:3800:3800))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3742:3742:3742))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (3497:3497:3497) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4606:4606:4606) (4635:4635:4635))
        (PORT clk (2508:2508:2508) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4273:4273:4273))
        (PORT d[1] (3966:3966:3966) (4034:4034:4034))
        (PORT d[2] (3763:3763:3763) (3915:3915:3915))
        (PORT d[3] (6137:6137:6137) (6166:6166:6166))
        (PORT d[4] (5886:5886:5886) (5996:5996:5996))
        (PORT d[5] (3914:3914:3914) (4108:4108:4108))
        (PORT d[6] (5554:5554:5554) (5475:5475:5475))
        (PORT d[7] (7398:7398:7398) (7495:7495:7495))
        (PORT d[8] (9484:9484:9484) (9520:9520:9520))
        (PORT d[9] (2905:2905:2905) (3009:3009:3009))
        (PORT d[10] (4709:4709:4709) (4831:4831:4831))
        (PORT d[11] (4655:4655:4655) (4897:4897:4897))
        (PORT d[12] (5888:5888:5888) (5901:5901:5901))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (993:993:993))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (PORT d[0] (5147:5147:5147) (5102:5102:5102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1608:1608:1608))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1649:1649:1649))
        (PORT d[1] (1524:1524:1524) (1576:1576:1576))
        (PORT d[2] (1532:1532:1532) (1585:1585:1585))
        (PORT d[3] (1557:1557:1557) (1620:1620:1620))
        (PORT d[4] (1541:1541:1541) (1597:1597:1597))
        (PORT d[5] (1786:1786:1786) (1836:1836:1836))
        (PORT d[6] (2474:2474:2474) (2482:2482:2482))
        (PORT d[7] (2165:2165:2165) (2177:2177:2177))
        (PORT d[8] (2386:2386:2386) (2373:2373:2373))
        (PORT d[9] (2373:2373:2373) (2343:2343:2343))
        (PORT d[10] (2957:2957:2957) (2909:2909:2909))
        (PORT d[11] (2986:2986:2986) (3118:3118:3118))
        (PORT d[12] (2844:2844:2844) (2789:2789:2789))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2619:2619:2619))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (3144:3144:3144) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2570:2570:2570))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1471:1471:1471))
        (PORT d[1] (2881:2881:2881) (2977:2977:2977))
        (PORT d[2] (2029:2029:2029) (2012:2012:2012))
        (PORT d[3] (1404:1404:1404) (1416:1416:1416))
        (PORT d[4] (1753:1753:1753) (1770:1770:1770))
        (PORT d[5] (1839:1839:1839) (1928:1928:1928))
        (PORT d[6] (1460:1460:1460) (1479:1479:1479))
        (PORT d[7] (2689:2689:2689) (2679:2679:2679))
        (PORT d[8] (1457:1457:1457) (1465:1465:1465))
        (PORT d[9] (2304:2304:2304) (2292:2292:2292))
        (PORT d[10] (3043:3043:3043) (3001:3001:3001))
        (PORT d[11] (3190:3190:3190) (3415:3415:3415))
        (PORT d[12] (3069:3069:3069) (3044:3044:3044))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2854:2854:2854))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT d[0] (3734:3734:3734) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3112:3112:3112))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3945:3945:3945))
        (PORT d[1] (2753:2753:2753) (2780:2780:2780))
        (PORT d[2] (2066:2066:2066) (2054:2054:2054))
        (PORT d[3] (3352:3352:3352) (3376:3376:3376))
        (PORT d[4] (2301:2301:2301) (2286:2286:2286))
        (PORT d[5] (2513:2513:2513) (2559:2559:2559))
        (PORT d[6] (4161:4161:4161) (4289:4289:4289))
        (PORT d[7] (3479:3479:3479) (3522:3522:3522))
        (PORT d[8] (3203:3203:3203) (3138:3138:3138))
        (PORT d[9] (3574:3574:3574) (3507:3507:3507))
        (PORT d[10] (4308:4308:4308) (4293:4293:4293))
        (PORT d[11] (3027:3027:3027) (3151:3151:3151))
        (PORT d[12] (3908:3908:3908) (3936:3936:3936))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2254:2254:2254))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (2477:2477:2477) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4221:4221:4221))
        (PORT clk (2515:2515:2515) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2477:2477:2477))
        (PORT d[1] (2659:2659:2659) (2786:2786:2786))
        (PORT d[2] (3417:3417:3417) (3374:3374:3374))
        (PORT d[3] (3217:3217:3217) (3151:3151:3151))
        (PORT d[4] (3558:3558:3558) (3488:3488:3488))
        (PORT d[5] (2904:2904:2904) (2972:2972:2972))
        (PORT d[6] (3116:3116:3116) (3063:3063:3063))
        (PORT d[7] (3173:3173:3173) (3110:3110:3110))
        (PORT d[8] (3483:3483:3483) (3408:3408:3408))
        (PORT d[9] (3448:3448:3448) (3474:3474:3474))
        (PORT d[10] (3083:3083:3083) (3105:3105:3105))
        (PORT d[11] (2774:2774:2774) (2921:2921:2921))
        (PORT d[12] (3772:3772:3772) (3688:3688:3688))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2259:2259:2259))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (PORT d[0] (2442:2442:2442) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1627:1627:1627))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (885:885:885))
        (PORT d[1] (821:821:821) (859:859:859))
        (PORT d[2] (1541:1541:1541) (1598:1598:1598))
        (PORT d[3] (847:847:847) (897:897:897))
        (PORT d[4] (851:851:851) (908:908:908))
        (PORT d[5] (2449:2449:2449) (2637:2637:2637))
        (PORT d[6] (2139:2139:2139) (2135:2135:2135))
        (PORT d[7] (2207:2207:2207) (2220:2220:2220))
        (PORT d[8] (2370:2370:2370) (2367:2367:2367))
        (PORT d[9] (2343:2343:2343) (2316:2316:2316))
        (PORT d[10] (3651:3651:3651) (3598:3598:3598))
        (PORT d[11] (3040:3040:3040) (3171:3171:3171))
        (PORT d[12] (2785:2785:2785) (2713:2713:2713))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2664:2664:2664))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (2027:2027:2027) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2160:2160:2160))
        (PORT clk (2514:2514:2514) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2292:2292:2292))
        (PORT d[1] (2538:2538:2538) (2633:2633:2633))
        (PORT d[2] (2892:2892:2892) (3091:3091:3091))
        (PORT d[3] (2364:2364:2364) (2363:2363:2363))
        (PORT d[4] (1815:1815:1815) (1830:1830:1830))
        (PORT d[5] (2220:2220:2220) (2312:2312:2312))
        (PORT d[6] (1800:1800:1800) (1817:1817:1817))
        (PORT d[7] (2328:2328:2328) (2327:2327:2327))
        (PORT d[8] (2367:2367:2367) (2349:2349:2349))
        (PORT d[9] (2670:2670:2670) (2658:2658:2658))
        (PORT d[10] (2689:2689:2689) (2648:2648:2648))
        (PORT d[11] (3614:3614:3614) (3847:3847:3847))
        (PORT d[12] (2632:2632:2632) (2601:2601:2601))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2046:2046:2046))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (PORT d[0] (2323:2323:2323) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3755:3755:3755))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (4189:4189:4189))
        (PORT d[1] (3925:3925:3925) (4038:4038:4038))
        (PORT d[2] (3100:3100:3100) (3161:3161:3161))
        (PORT d[3] (4529:4529:4529) (4655:4655:4655))
        (PORT d[4] (5844:5844:5844) (6073:6073:6073))
        (PORT d[5] (3165:3165:3165) (3399:3399:3399))
        (PORT d[6] (4555:4555:4555) (4751:4751:4751))
        (PORT d[7] (3737:3737:3737) (3907:3907:3907))
        (PORT d[8] (4130:4130:4130) (4242:4242:4242))
        (PORT d[9] (2923:2923:2923) (3153:3153:3153))
        (PORT d[10] (4652:4652:4652) (4695:4695:4695))
        (PORT d[11] (3852:3852:3852) (4085:4085:4085))
        (PORT d[12] (4585:4585:4585) (4637:4637:4637))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4052:4052:4052))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2593:2593:2593))
        (PORT d[0] (4033:4033:4033) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (5594:5594:5594))
        (PORT clk (2526:2526:2526) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3275:3275:3275))
        (PORT d[1] (4164:4164:4164) (4425:4425:4425))
        (PORT d[2] (4541:4541:4541) (4912:4912:4912))
        (PORT d[3] (4705:4705:4705) (4778:4778:4778))
        (PORT d[4] (4774:4774:4774) (4860:4860:4860))
        (PORT d[5] (2733:2733:2733) (2917:2917:2917))
        (PORT d[6] (4325:4325:4325) (4390:4390:4390))
        (PORT d[7] (4854:4854:4854) (4891:4891:4891))
        (PORT d[8] (8219:8219:8219) (8232:8232:8232))
        (PORT d[9] (4240:4240:4240) (4368:4368:4368))
        (PORT d[10] (3797:3797:3797) (3878:3878:3878))
        (PORT d[11] (3520:3520:3520) (3728:3728:3728))
        (PORT d[12] (5274:5274:5274) (5298:5298:5298))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (1971:1971:1971))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2515:2515:2515))
        (PORT d[0] (3423:3423:3423) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1644:1644:1644))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1658:1658:1658))
        (PORT d[1] (1498:1498:1498) (1548:1548:1548))
        (PORT d[2] (1545:1545:1545) (1595:1595:1595))
        (PORT d[3] (1573:1573:1573) (1618:1618:1618))
        (PORT d[4] (1520:1520:1520) (1558:1558:1558))
        (PORT d[5] (1529:1529:1529) (1580:1580:1580))
        (PORT d[6] (2179:2179:2179) (2194:2194:2194))
        (PORT d[7] (2174:2174:2174) (2186:2186:2186))
        (PORT d[8] (2387:2387:2387) (2374:2374:2374))
        (PORT d[9] (2354:2354:2354) (2324:2324:2324))
        (PORT d[10] (2931:2931:2931) (2877:2877:2877))
        (PORT d[11] (3903:3903:3903) (3992:3992:3992))
        (PORT d[12] (3153:3153:3153) (3089:3089:3089))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2547:2547:2547))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (2360:2360:2360) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2609:2609:2609))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1743:1743:1743))
        (PORT d[1] (2854:2854:2854) (2949:2949:2949))
        (PORT d[2] (2112:2112:2112) (2109:2109:2109))
        (PORT d[3] (1121:1121:1121) (1136:1136:1136))
        (PORT d[4] (1754:1754:1754) (1771:1771:1771))
        (PORT d[5] (1553:1553:1553) (1646:1646:1646))
        (PORT d[6] (1365:1365:1365) (1365:1365:1365))
        (PORT d[7] (1691:1691:1691) (1700:1700:1700))
        (PORT d[8] (2654:2654:2654) (2642:2642:2642))
        (PORT d[9] (2315:2315:2315) (2301:2301:2301))
        (PORT d[10] (3084:3084:3084) (3045:3045:3045))
        (PORT d[11] (3177:3177:3177) (3405:3405:3405))
        (PORT d[12] (3047:3047:3047) (3018:3018:3018))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1520:1520:1520))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (PORT d[0] (2711:2711:2711) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3159:3159:3159))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2874:2874:2874))
        (PORT d[1] (3209:3209:3209) (3293:3293:3293))
        (PORT d[2] (2323:2323:2323) (2355:2355:2355))
        (PORT d[3] (4155:4155:4155) (4207:4207:4207))
        (PORT d[4] (5542:5542:5542) (5731:5731:5731))
        (PORT d[5] (2279:2279:2279) (2361:2361:2361))
        (PORT d[6] (4182:4182:4182) (4379:4379:4379))
        (PORT d[7] (3724:3724:3724) (3862:3862:3862))
        (PORT d[8] (2682:2682:2682) (2705:2705:2705))
        (PORT d[9] (2944:2944:2944) (3151:3151:3151))
        (PORT d[10] (4375:4375:4375) (4352:4352:4352))
        (PORT d[11] (3491:3491:3491) (3705:3705:3705))
        (PORT d[12] (3585:3585:3585) (3593:3593:3593))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2511:2511:2511))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3211:3211:3211) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (4852:4852:4852))
        (PORT clk (2509:2509:2509) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3604:3604:3604))
        (PORT d[1] (3519:3519:3519) (3757:3757:3757))
        (PORT d[2] (3941:3941:3941) (4148:4148:4148))
        (PORT d[3] (4722:4722:4722) (4776:4776:4776))
        (PORT d[4] (4066:4066:4066) (4118:4118:4118))
        (PORT d[5] (2730:2730:2730) (2852:2852:2852))
        (PORT d[6] (4056:4056:4056) (4023:4023:4023))
        (PORT d[7] (4836:4836:4836) (4849:4849:4849))
        (PORT d[8] (4982:4982:4982) (4828:4828:4828))
        (PORT d[9] (4020:4020:4020) (4018:4018:4018))
        (PORT d[10] (3396:3396:3396) (3394:3394:3394))
        (PORT d[11] (3155:3155:3155) (3343:3343:3343))
        (PORT d[12] (4945:4945:4945) (4938:4938:4938))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1794:1794:1794))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (PORT d[0] (3703:3703:3703) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2360:2360:2360))
        (PORT clk (2559:2559:2559) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2030:2030:2030))
        (PORT d[1] (2257:2257:2257) (2312:2312:2312))
        (PORT d[2] (2706:2706:2706) (2765:2765:2765))
        (PORT d[3] (2573:2573:2573) (2622:2622:2622))
        (PORT d[4] (1860:1860:1860) (1906:1906:1906))
        (PORT d[5] (2848:2848:2848) (3045:3045:3045))
        (PORT d[6] (2112:2112:2112) (2144:2144:2144))
        (PORT d[7] (3253:3253:3253) (3269:3269:3269))
        (PORT d[8] (3436:3436:3436) (3431:3431:3431))
        (PORT d[9] (3071:3071:3071) (3184:3184:3184))
        (PORT d[10] (4362:4362:4362) (4311:4311:4311))
        (PORT d[11] (3402:3402:3402) (3555:3555:3555))
        (PORT d[12] (3670:3670:3670) (3639:3639:3639))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1318:1318:1318))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2579:2579:2579))
        (PORT d[0] (2041:2041:2041) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (4945:4945:4945))
        (PORT clk (2518:2518:2518) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2919:2919:2919))
        (PORT d[1] (3539:3539:3539) (3605:3605:3605))
        (PORT d[2] (2521:2521:2521) (2699:2699:2699))
        (PORT d[3] (2808:2808:2808) (2822:2822:2822))
        (PORT d[4] (2533:2533:2533) (2552:2552:2552))
        (PORT d[5] (3100:3100:3100) (3252:3252:3252))
        (PORT d[6] (2523:2523:2523) (2541:2541:2541))
        (PORT d[7] (3415:3415:3415) (3407:3407:3407))
        (PORT d[8] (3924:3924:3924) (3897:3897:3897))
        (PORT d[9] (3481:3481:3481) (3475:3475:3475))
        (PORT d[10] (3489:3489:3489) (3462:3462:3462))
        (PORT d[11] (2934:2934:2934) (3058:3058:3058))
        (PORT d[12] (3626:3626:3626) (3590:3590:3590))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2439:2439:2439))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2501:2501:2501))
        (PORT d[0] (2005:2005:2005) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3759:3759:3759))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4777:4777:4777))
        (PORT d[1] (3617:3617:3617) (3733:3733:3733))
        (PORT d[2] (3027:3027:3027) (3074:3074:3074))
        (PORT d[3] (3800:3800:3800) (3900:3900:3900))
        (PORT d[4] (5882:5882:5882) (6124:6124:6124))
        (PORT d[5] (3161:3161:3161) (3392:3392:3392))
        (PORT d[6] (5274:5274:5274) (5457:5457:5457))
        (PORT d[7] (4078:4078:4078) (4243:4243:4243))
        (PORT d[8] (4118:4118:4118) (4220:4220:4220))
        (PORT d[9] (3508:3508:3508) (3715:3715:3715))
        (PORT d[10] (4987:4987:4987) (5025:5025:5025))
        (PORT d[11] (3853:3853:3853) (4094:4094:4094))
        (PORT d[12] (4576:4576:4576) (4623:4623:4623))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2739:2739:2739))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (4155:4155:4155) (4068:4068:4068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5368:5368:5368) (5644:5644:5644))
        (PORT clk (2510:2510:2510) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3995:3995:3995))
        (PORT d[1] (4507:4507:4507) (4763:4763:4763))
        (PORT d[2] (4483:4483:4483) (4846:4846:4846))
        (PORT d[3] (5062:5062:5062) (5125:5125:5125))
        (PORT d[4] (4844:4844:4844) (4938:4938:4938))
        (PORT d[5] (3040:3040:3040) (3213:3213:3213))
        (PORT d[6] (4222:4222:4222) (4234:4234:4234))
        (PORT d[7] (4890:4890:4890) (4916:4916:4916))
        (PORT d[8] (8982:8982:8982) (8986:8986:8986))
        (PORT d[9] (4205:4205:4205) (4332:4332:4332))
        (PORT d[10] (4765:4765:4765) (4823:4823:4823))
        (PORT d[11] (3567:3567:3567) (3826:3826:3826))
        (PORT d[12] (4956:4956:4956) (4985:4985:4985))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3619:3619:3619))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (PORT d[0] (4608:4608:4608) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3726:3726:3726))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (5224:5224:5224))
        (PORT d[1] (3134:3134:3134) (3301:3301:3301))
        (PORT d[2] (4718:4718:4718) (4914:4914:4914))
        (PORT d[3] (2621:2621:2621) (2736:2736:2736))
        (PORT d[4] (5827:5827:5827) (5985:5985:5985))
        (PORT d[5] (4228:4228:4228) (4469:4469:4469))
        (PORT d[6] (2783:2783:2783) (2847:2847:2847))
        (PORT d[7] (3477:3477:3477) (3580:3580:3580))
        (PORT d[8] (3439:3439:3439) (3478:3478:3478))
        (PORT d[9] (2397:2397:2397) (2455:2455:2455))
        (PORT d[10] (4445:4445:4445) (4398:4398:4398))
        (PORT d[11] (4369:4369:4369) (4492:4492:4492))
        (PORT d[12] (3813:3813:3813) (3800:3800:3800))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3366:3366:3366))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (4905:4905:4905) (4825:4825:4825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4602:4602:4602))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4259:4259:4259))
        (PORT d[1] (3960:3960:3960) (4028:4028:4028))
        (PORT d[2] (3780:3780:3780) (3928:3928:3928))
        (PORT d[3] (6132:6132:6132) (6161:6161:6161))
        (PORT d[4] (5880:5880:5880) (5990:5990:5990))
        (PORT d[5] (3934:3934:3934) (4128:4128:4128))
        (PORT d[6] (5207:5207:5207) (5135:5135:5135))
        (PORT d[7] (7759:7759:7759) (7842:7842:7842))
        (PORT d[8] (9426:9426:9426) (9458:9458:9458))
        (PORT d[9] (2899:2899:2899) (3003:3003:3003))
        (PORT d[10] (4730:4730:4730) (4853:4853:4853))
        (PORT d[11] (4624:4624:4624) (4863:4863:4863))
        (PORT d[12] (5882:5882:5882) (5895:5895:5895))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2463:2463:2463))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (PORT d[0] (4873:4873:4873) (4696:4696:4696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3291:3291:3291))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3807:3807:3807))
        (PORT d[1] (2641:2641:2641) (2725:2725:2725))
        (PORT d[2] (3199:3199:3199) (3199:3199:3199))
        (PORT d[3] (2904:2904:2904) (2969:2969:2969))
        (PORT d[4] (3268:3268:3268) (3279:3279:3279))
        (PORT d[5] (3560:3560:3560) (3773:3773:3773))
        (PORT d[6] (2271:2271:2271) (2342:2342:2342))
        (PORT d[7] (2743:2743:2743) (2846:2846:2846))
        (PORT d[8] (1454:1454:1454) (1489:1489:1489))
        (PORT d[9] (1952:1952:1952) (1999:1999:1999))
        (PORT d[10] (1186:1186:1186) (1227:1227:1227))
        (PORT d[11] (1502:1502:1502) (1539:1539:1539))
        (PORT d[12] (1133:1133:1133) (1175:1175:1175))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2722:2722:2722))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (3370:3370:3370) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1194:1194:1194))
        (PORT clk (2488:2488:2488) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2189:2189:2189))
        (PORT d[1] (2706:2706:2706) (2711:2711:2711))
        (PORT d[2] (2637:2637:2637) (2708:2708:2708))
        (PORT d[3] (4007:4007:4007) (4011:4011:4011))
        (PORT d[4] (2243:2243:2243) (2284:2284:2284))
        (PORT d[5] (2140:2140:2140) (2162:2162:2162))
        (PORT d[6] (3359:3359:3359) (3370:3370:3370))
        (PORT d[7] (3014:3014:3014) (3018:3018:3018))
        (PORT d[8] (2148:2148:2148) (2184:2184:2184))
        (PORT d[9] (2105:2105:2105) (2136:2136:2136))
        (PORT d[10] (2056:2056:2056) (2060:2060:2060))
        (PORT d[11] (2080:2080:2080) (2112:2112:2112))
        (PORT d[12] (1761:1761:1761) (1781:1781:1781))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3027:3027:3027))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (PORT d[0] (3693:3693:3693) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1926:1926:1926))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1707:1707:1707))
        (PORT d[1] (1903:1903:1903) (1951:1951:1951))
        (PORT d[2] (2511:2511:2511) (2549:2549:2549))
        (PORT d[3] (2304:2304:2304) (2351:2351:2351))
        (PORT d[4] (1907:1907:1907) (1961:1961:1961))
        (PORT d[5] (2162:2162:2162) (2201:2201:2201))
        (PORT d[6] (3102:3102:3102) (3086:3086:3086))
        (PORT d[7] (2513:2513:2513) (2521:2521:2521))
        (PORT d[8] (2733:2733:2733) (2711:2711:2711))
        (PORT d[9] (2735:2735:2735) (2703:2703:2703))
        (PORT d[10] (3571:3571:3571) (3497:3497:3497))
        (PORT d[11] (3630:3630:3630) (3751:3751:3751))
        (PORT d[12] (3158:3158:3158) (3101:3101:3101))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2787:2787:2787))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3691:3691:3691) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3036:3036:3036))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2079:2079:2079))
        (PORT d[1] (3521:3521:3521) (3603:3603:3603))
        (PORT d[2] (2372:2372:2372) (2358:2358:2358))
        (PORT d[3] (2065:2065:2065) (2057:2057:2057))
        (PORT d[4] (2477:2477:2477) (2487:2487:2487))
        (PORT d[5] (1780:1780:1780) (1790:1790:1790))
        (PORT d[6] (1819:1819:1819) (1830:1830:1830))
        (PORT d[7] (2978:2978:2978) (2971:2971:2971))
        (PORT d[8] (3034:3034:3034) (3015:3015:3015))
        (PORT d[9] (2924:2924:2924) (2899:2899:2899))
        (PORT d[10] (3408:3408:3408) (3364:3364:3364))
        (PORT d[11] (3559:3559:3559) (3783:3783:3783))
        (PORT d[12] (3417:3417:3417) (3387:3387:3387))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3279:3279:3279))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (3218:3218:3218) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3415:3415:3415))
        (PORT clk (2567:2567:2567) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3518:3518:3518))
        (PORT d[1] (3053:3053:3053) (3077:3077:3077))
        (PORT d[2] (2766:2766:2766) (2792:2792:2792))
        (PORT d[3] (2618:2618:2618) (2603:2603:2603))
        (PORT d[4] (3031:3031:3031) (3001:3001:3001))
        (PORT d[5] (2857:2857:2857) (3053:3053:3053))
        (PORT d[6] (3766:3766:3766) (3897:3897:3897))
        (PORT d[7] (3902:3902:3902) (3964:3964:3964))
        (PORT d[8] (3666:3666:3666) (3615:3615:3615))
        (PORT d[9] (4379:4379:4379) (4265:4265:4265))
        (PORT d[10] (5053:5053:5053) (5039:5039:5039))
        (PORT d[11] (3023:3023:3023) (3197:3197:3197))
        (PORT d[12] (4264:4264:4264) (4293:4293:4293))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2064:2064:2064))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (PORT d[0] (2847:2847:2847) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (4698:4698:4698))
        (PORT clk (2526:2526:2526) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2498:2498:2498))
        (PORT d[1] (3463:3463:3463) (3596:3596:3596))
        (PORT d[2] (3477:3477:3477) (3672:3672:3672))
        (PORT d[3] (3933:3933:3933) (3863:3863:3863))
        (PORT d[4] (4336:4336:4336) (4221:4221:4221))
        (PORT d[5] (3626:3626:3626) (3702:3702:3702))
        (PORT d[6] (4727:4727:4727) (4797:4797:4797))
        (PORT d[7] (3913:3913:3913) (3852:3852:3852))
        (PORT d[8] (4231:4231:4231) (4162:4162:4162))
        (PORT d[9] (4208:4208:4208) (4234:4234:4234))
        (PORT d[10] (3815:3815:3815) (3842:3842:3842))
        (PORT d[11] (2368:2368:2368) (2512:2512:2512))
        (PORT d[12] (4486:4486:4486) (4404:4404:4404))
        (PORT clk (2521:2521:2521) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1881:1881:1881))
        (PORT clk (2521:2521:2521) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2511:2511:2511))
        (PORT d[0] (2486:2486:2486) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3136:3136:3136))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2827:2827:2827))
        (PORT d[1] (2238:2238:2238) (2279:2279:2279))
        (PORT d[2] (3462:3462:3462) (3523:3523:3523))
        (PORT d[3] (2618:2618:2618) (2675:2675:2675))
        (PORT d[4] (2299:2299:2299) (2362:2362:2362))
        (PORT d[5] (3230:3230:3230) (3427:3427:3427))
        (PORT d[6] (2795:2795:2795) (2822:2822:2822))
        (PORT d[7] (3594:3594:3594) (3774:3774:3774))
        (PORT d[8] (4135:4135:4135) (4127:4127:4127))
        (PORT d[9] (3109:3109:3109) (3228:3228:3228))
        (PORT d[10] (5065:5065:5065) (5011:5011:5011))
        (PORT d[11] (3685:3685:3685) (3844:3844:3844))
        (PORT d[12] (4059:4059:4059) (4035:4035:4035))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1674:1674:1674))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (2355:2355:2355) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4450:4450:4450) (4577:4577:4577))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3615:3615:3615))
        (PORT d[1] (3052:3052:3052) (3090:3090:3090))
        (PORT d[2] (2867:2867:2867) (3049:3049:3049))
        (PORT d[3] (3447:3447:3447) (3455:3455:3455))
        (PORT d[4] (3238:3238:3238) (3257:3257:3257))
        (PORT d[5] (3373:3373:3373) (3516:3516:3516))
        (PORT d[6] (3661:3661:3661) (3628:3628:3628))
        (PORT d[7] (4169:4169:4169) (4154:4154:4154))
        (PORT d[8] (4289:4289:4289) (4277:4277:4277))
        (PORT d[9] (4233:4233:4233) (4232:4232:4232))
        (PORT d[10] (4257:4257:4257) (4230:4230:4230))
        (PORT d[11] (3284:3284:3284) (3407:3407:3407))
        (PORT d[12] (3795:3795:3795) (3811:3811:3811))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1701:1701:1701))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (2885:2885:2885) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (4568:4568:4568))
        (PORT clk (2497:2497:2497) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3913:3913:3913))
        (PORT d[1] (3619:3619:3619) (3690:3690:3690))
        (PORT d[2] (3536:3536:3536) (3588:3588:3588))
        (PORT d[3] (3886:3886:3886) (4130:4130:4130))
        (PORT d[4] (4787:4787:4787) (4813:4813:4813))
        (PORT d[5] (3434:3434:3434) (3559:3559:3559))
        (PORT d[6] (4105:4105:4105) (4229:4229:4229))
        (PORT d[7] (3990:3990:3990) (4206:4206:4206))
        (PORT d[8] (4610:4610:4610) (4737:4737:4737))
        (PORT d[9] (5758:5758:5758) (5621:5621:5621))
        (PORT d[10] (4823:4823:4823) (4941:4941:4941))
        (PORT d[11] (4921:4921:4921) (5192:5192:5192))
        (PORT d[12] (4708:4708:4708) (4744:4744:4744))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2571:2571:2571))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2517:2517:2517))
        (PORT d[0] (3817:3817:3817) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7018:7018:7018) (6807:6807:6807))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2933:2933:2933))
        (PORT d[1] (4837:4837:4837) (5080:5080:5080))
        (PORT d[2] (4251:4251:4251) (4518:4518:4518))
        (PORT d[3] (4330:4330:4330) (4344:4344:4344))
        (PORT d[4] (5311:5311:5311) (5500:5500:5500))
        (PORT d[5] (3451:3451:3451) (3640:3640:3640))
        (PORT d[6] (4719:4719:4719) (4826:4826:4826))
        (PORT d[7] (5012:5012:5012) (5105:5105:5105))
        (PORT d[8] (7133:7133:7133) (7068:7068:7068))
        (PORT d[9] (4259:4259:4259) (4403:4403:4403))
        (PORT d[10] (4409:4409:4409) (4598:4598:4598))
        (PORT d[11] (2776:2776:2776) (2944:2944:2944))
        (PORT d[12] (4907:4907:4907) (4888:4888:4888))
        (PORT clk (2451:2451:2451) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1617:1617:1617))
        (PORT clk (2451:2451:2451) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT d[0] (4111:4111:4111) (3962:3962:3962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5106:5106:5106) (5091:5091:5091))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3887:3887:3887))
        (PORT d[1] (3946:3946:3946) (4005:4005:4005))
        (PORT d[2] (4216:4216:4216) (4330:4330:4330))
        (PORT d[3] (4192:4192:4192) (4431:4431:4431))
        (PORT d[4] (4849:4849:4849) (4880:4880:4880))
        (PORT d[5] (3544:3544:3544) (3670:3670:3670))
        (PORT d[6] (4415:4415:4415) (4527:4527:4527))
        (PORT d[7] (3607:3607:3607) (3840:3840:3840))
        (PORT d[8] (4619:4619:4619) (4747:4747:4747))
        (PORT d[9] (3145:3145:3145) (3323:3323:3323))
        (PORT d[10] (4808:4808:4808) (4924:4924:4924))
        (PORT d[11] (4624:4624:4624) (4895:4895:4895))
        (PORT d[12] (4738:4738:4738) (4779:4779:4779))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2762:2762:2762))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (3459:3459:3459) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6680:6680:6680) (6481:6481:6481))
        (PORT clk (2475:2475:2475) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2942:2942:2942))
        (PORT d[1] (4493:4493:4493) (4749:4749:4749))
        (PORT d[2] (4283:4283:4283) (4552:4552:4552))
        (PORT d[3] (4310:4310:4310) (4323:4323:4323))
        (PORT d[4] (5150:5150:5150) (5314:5314:5314))
        (PORT d[5] (3458:3458:3458) (3648:3648:3648))
        (PORT d[6] (4725:4725:4725) (4836:4836:4836))
        (PORT d[7] (5011:5011:5011) (5104:5104:5104))
        (PORT d[8] (5299:5299:5299) (5224:5224:5224))
        (PORT d[9] (4565:4565:4565) (4703:4703:4703))
        (PORT d[10] (4393:4393:4393) (4591:4591:4591))
        (PORT d[11] (2788:2788:2788) (2959:2959:2959))
        (PORT d[12] (4876:4876:4876) (4854:4854:4854))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1736:1736:1736))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2464:2464:2464))
        (PORT d[0] (3470:3470:3470) (3339:3339:3339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2614:2614:2614))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2547:2547:2547))
        (PORT d[1] (3530:3530:3530) (3603:3603:3603))
        (PORT d[2] (2348:2348:2348) (2383:2383:2383))
        (PORT d[3] (3810:3810:3810) (3870:3870:3870))
        (PORT d[4] (6123:6123:6123) (6309:6309:6309))
        (PORT d[5] (1942:1942:1942) (2029:2029:2029))
        (PORT d[6] (4547:4547:4547) (4741:4741:4741))
        (PORT d[7] (2767:2767:2767) (2798:2798:2798))
        (PORT d[8] (2684:2684:2684) (2704:2704:2704))
        (PORT d[9] (3663:3663:3663) (3858:3858:3858))
        (PORT d[10] (3967:3967:3967) (3936:3936:3936))
        (PORT d[11] (3055:3055:3055) (3220:3220:3220))
        (PORT d[12] (3240:3240:3240) (3260:3260:3260))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3745:3745:3745))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (3329:3329:3329) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4448:4448:4448))
        (PORT clk (2487:2487:2487) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2863:2863:2863))
        (PORT d[1] (3085:3085:3085) (3283:3283:3283))
        (PORT d[2] (4636:4636:4636) (4835:4835:4835))
        (PORT d[3] (4478:4478:4478) (4556:4556:4556))
        (PORT d[4] (4361:4361:4361) (4377:4377:4377))
        (PORT d[5] (2271:2271:2271) (2375:2375:2375))
        (PORT d[6] (4049:4049:4049) (3998:3998:3998))
        (PORT d[7] (4320:4320:4320) (4271:4271:4271))
        (PORT d[8] (4562:4562:4562) (4406:4406:4406))
        (PORT d[9] (3389:3389:3389) (3404:3404:3404))
        (PORT d[10] (3416:3416:3416) (3414:3414:3414))
        (PORT d[11] (3212:3212:3212) (3431:3431:3431))
        (PORT d[12] (5493:5493:5493) (5486:5486:5486))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1577:1577:1577))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (PORT d[0] (3798:3798:3798) (3802:3802:3802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2636:2636:2636))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4919:4919:4919))
        (PORT d[1] (3379:3379:3379) (3530:3530:3530))
        (PORT d[2] (4015:4015:4015) (4222:4222:4222))
        (PORT d[3] (3403:3403:3403) (3570:3570:3570))
        (PORT d[4] (5053:5053:5053) (5216:5216:5216))
        (PORT d[5] (3589:3589:3589) (3844:3844:3844))
        (PORT d[6] (2789:2789:2789) (2889:2889:2889))
        (PORT d[7] (3351:3351:3351) (3438:3438:3438))
        (PORT d[8] (2978:2978:2978) (3011:3011:3011))
        (PORT d[9] (2466:2466:2466) (2608:2608:2608))
        (PORT d[10] (3747:3747:3747) (3713:3713:3713))
        (PORT d[11] (3336:3336:3336) (3473:3473:3473))
        (PORT d[12] (3699:3699:3699) (3674:3674:3674))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3414:3414:3414))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (4170:4170:4170) (4073:4073:4073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3886:3886:3886))
        (PORT clk (2530:2530:2530) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3612:3612:3612))
        (PORT d[1] (2575:2575:2575) (2661:2661:2661))
        (PORT d[2] (2676:2676:2676) (2828:2828:2828))
        (PORT d[3] (4758:4758:4758) (4814:4814:4814))
        (PORT d[4] (4895:4895:4895) (5035:5035:5035))
        (PORT d[5] (2792:2792:2792) (2996:2996:2996))
        (PORT d[6] (5453:5453:5453) (5385:5385:5385))
        (PORT d[7] (5761:5761:5761) (5910:5910:5910))
        (PORT d[8] (8659:8659:8659) (8697:8697:8697))
        (PORT d[9] (3204:3204:3204) (3301:3301:3301))
        (PORT d[10] (4055:4055:4055) (4187:4187:4187))
        (PORT d[11] (3594:3594:3594) (3852:3852:3852))
        (PORT d[12] (5589:5589:5589) (5606:5606:5606))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3011:3011:3011))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (PORT d[0] (4492:4492:4492) (4307:4307:4307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4229:4229:4229))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3503:3503:3503))
        (PORT d[1] (3613:3613:3613) (3679:3679:3679))
        (PORT d[2] (4560:4560:4560) (4682:4682:4682))
        (PORT d[3] (4532:4532:4532) (4768:4768:4768))
        (PORT d[4] (4022:4022:4022) (3998:3998:3998))
        (PORT d[5] (3113:3113:3113) (3328:3328:3328))
        (PORT d[6] (3447:3447:3447) (3579:3579:3579))
        (PORT d[7] (4374:4374:4374) (4592:4592:4592))
        (PORT d[8] (4711:4711:4711) (4648:4648:4648))
        (PORT d[9] (3161:3161:3161) (3339:3339:3339))
        (PORT d[10] (4823:4823:4823) (4943:4943:4943))
        (PORT d[11] (4100:4100:4100) (4271:4271:4271))
        (PORT d[12] (4316:4316:4316) (4352:4352:4352))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2515:2515:2515))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (3220:3220:3220) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5976:5976:5976) (5782:5782:5782))
        (PORT clk (2497:2497:2497) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2922:2922:2922))
        (PORT d[1] (4145:4145:4145) (4404:4404:4404))
        (PORT d[2] (3278:3278:3278) (3498:3498:3498))
        (PORT d[3] (3955:3955:3955) (3931:3931:3931))
        (PORT d[4] (5626:5626:5626) (5802:5802:5802))
        (PORT d[5] (4353:4353:4353) (4431:4431:4431))
        (PORT d[6] (4306:4306:4306) (4381:4381:4381))
        (PORT d[7] (4633:4633:4633) (4689:4689:4689))
        (PORT d[8] (7781:7781:7781) (7684:7684:7684))
        (PORT d[9] (4221:4221:4221) (4362:4362:4362))
        (PORT d[10] (4811:4811:4811) (4825:4825:4825))
        (PORT d[11] (3056:3056:3056) (3189:3189:3189))
        (PORT d[12] (4471:4471:4471) (4421:4421:4421))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1598:1598:1598))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2480:2480:2480))
        (PORT d[0] (3481:3481:3481) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3404:3404:3404))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3323:3323:3323))
        (PORT d[1] (3626:3626:3626) (3709:3709:3709))
        (PORT d[2] (2727:2727:2727) (2796:2796:2796))
        (PORT d[3] (4162:4162:4162) (4287:4287:4287))
        (PORT d[4] (6501:6501:6501) (6682:6682:6682))
        (PORT d[5] (3125:3125:3125) (3282:3282:3282))
        (PORT d[6] (3799:3799:3799) (3960:3960:3960))
        (PORT d[7] (3591:3591:3591) (3658:3658:3658))
        (PORT d[8] (3859:3859:3859) (3948:3948:3948))
        (PORT d[9] (3590:3590:3590) (3799:3799:3799))
        (PORT d[10] (4040:4040:4040) (4104:4104:4104))
        (PORT d[11] (4169:4169:4169) (4409:4409:4409))
        (PORT d[12] (4011:4011:4011) (4056:4056:4056))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3071:3071:3071))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (4142:4142:4142) (4069:4069:4069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5768:5768:5768))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3639:3639:3639))
        (PORT d[1] (3872:3872:3872) (4143:4143:4143))
        (PORT d[2] (4356:4356:4356) (4657:4657:4657))
        (PORT d[3] (4365:4365:4365) (4383:4383:4383))
        (PORT d[4] (6017:6017:6017) (6229:6229:6229))
        (PORT d[5] (3501:3501:3501) (3765:3765:3765))
        (PORT d[6] (5089:5089:5089) (5067:5067:5067))
        (PORT d[7] (4695:4695:4695) (4656:4656:4656))
        (PORT d[8] (7073:7073:7073) (6952:6952:6952))
        (PORT d[9] (3115:3115:3115) (3313:3313:3313))
        (PORT d[10] (4314:4314:4314) (4454:4454:4454))
        (PORT d[11] (2745:2745:2745) (2920:2920:2920))
        (PORT d[12] (4608:4608:4608) (4601:4601:4601))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1947:1947:1947))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (4682:4682:4682) (4491:4491:4491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3424:3424:3424))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3680:3680:3680))
        (PORT d[1] (3631:3631:3631) (3713:3713:3713))
        (PORT d[2] (2731:2731:2731) (2779:2779:2779))
        (PORT d[3] (4214:4214:4214) (4360:4360:4360))
        (PORT d[4] (6505:6505:6505) (6686:6686:6686))
        (PORT d[5] (3472:3472:3472) (3622:3622:3622))
        (PORT d[6] (3802:3802:3802) (3967:3967:3967))
        (PORT d[7] (3568:3568:3568) (3634:3634:3634))
        (PORT d[8] (3457:3457:3457) (3504:3504:3504))
        (PORT d[9] (2826:2826:2826) (3022:3022:3022))
        (PORT d[10] (4605:4605:4605) (4602:4602:4602))
        (PORT d[11] (4483:4483:4483) (4718:4718:4718))
        (PORT d[12] (3718:3718:3718) (3774:3774:3774))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3873:3873:3873))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (3509:3509:3509) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4946:4946:4946) (5182:5182:5182))
        (PORT clk (2501:2501:2501) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3643:3643:3643))
        (PORT d[1] (3885:3885:3885) (4160:4160:4160))
        (PORT d[2] (4714:4714:4714) (5011:5011:5011))
        (PORT d[3] (4360:4360:4360) (4381:4381:4381))
        (PORT d[4] (4483:4483:4483) (4558:4558:4558))
        (PORT d[5] (3554:3554:3554) (3823:3823:3823))
        (PORT d[6] (4879:4879:4879) (4873:4873:4873))
        (PORT d[7] (5166:5166:5166) (5169:5169:5169))
        (PORT d[8] (7487:7487:7487) (7364:7364:7364))
        (PORT d[9] (3106:3106:3106) (3303:3303:3303))
        (PORT d[10] (4544:4544:4544) (4631:4631:4631))
        (PORT d[11] (2806:2806:2806) (2995:2995:2995))
        (PORT d[12] (4520:4520:4520) (4502:4502:4502))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2329:2329:2329))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (PORT d[0] (4999:4999:4999) (5109:5109:5109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6153:6153:6153) (6125:6125:6125))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4593:4593:4593))
        (PORT d[1] (4716:4716:4716) (4773:4773:4773))
        (PORT d[2] (3551:3551:3551) (3606:3606:3606))
        (PORT d[3] (4267:4267:4267) (4521:4521:4521))
        (PORT d[4] (4784:4784:4784) (4799:4799:4799))
        (PORT d[5] (3567:3567:3567) (3696:3696:3696))
        (PORT d[6] (4113:4113:4113) (4261:4261:4261))
        (PORT d[7] (4365:4365:4365) (4575:4575:4575))
        (PORT d[8] (4562:4562:4562) (4708:4708:4708))
        (PORT d[9] (3191:3191:3191) (3368:3368:3368))
        (PORT d[10] (5951:5951:5951) (6054:6054:6054))
        (PORT d[11] (5351:5351:5351) (5618:5618:5618))
        (PORT d[12] (5831:5831:5831) (5859:5859:5859))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3520:3520:3520))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (4332:4332:4332) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7415:7415:7415) (7209:7209:7209))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3316:3316:3316))
        (PORT d[1] (4410:4410:4410) (4665:4665:4665))
        (PORT d[2] (3982:3982:3982) (4259:4259:4259))
        (PORT d[3] (4322:4322:4322) (4328:4328:4328))
        (PORT d[4] (6003:6003:6003) (6172:6172:6172))
        (PORT d[5] (3801:3801:3801) (3987:3987:3987))
        (PORT d[6] (5488:5488:5488) (5592:5592:5592))
        (PORT d[7] (5966:5966:5966) (6037:6037:6037))
        (PORT d[8] (7816:7816:7816) (7768:7768:7768))
        (PORT d[9] (4605:4605:4605) (4746:4746:4746))
        (PORT d[10] (5199:5199:5199) (5384:5384:5384))
        (PORT d[11] (2755:2755:2755) (2921:2921:2921))
        (PORT d[12] (5253:5253:5253) (5220:5220:5220))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3085:3085:3085))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (3748:3748:3748) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2329:2329:2329))
        (PORT clk (2555:2555:2555) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3299:3299:3299))
        (PORT d[1] (3067:3067:3067) (3080:3080:3080))
        (PORT d[2] (2303:2303:2303) (2275:2275:2275))
        (PORT d[3] (3688:3688:3688) (3697:3697:3697))
        (PORT d[4] (2328:2328:2328) (2318:2318:2318))
        (PORT d[5] (2411:2411:2411) (2594:2594:2594))
        (PORT d[6] (4189:4189:4189) (4359:4359:4359))
        (PORT d[7] (3459:3459:3459) (3517:3517:3517))
        (PORT d[8] (3201:3201:3201) (3133:3133:3133))
        (PORT d[9] (3546:3546:3546) (3473:3473:3473))
        (PORT d[10] (4356:4356:4356) (4333:4333:4333))
        (PORT d[11] (2669:2669:2669) (2799:2799:2799))
        (PORT d[12] (4516:4516:4516) (4505:4505:4505))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1889:1889:1889))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2579:2579:2579))
        (PORT d[0] (2661:2661:2661) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3364:3364:3364))
        (PORT clk (2514:2514:2514) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2761:2761:2761))
        (PORT d[1] (2597:2597:2597) (2720:2720:2720))
        (PORT d[2] (3033:3033:3033) (2992:2992:2992))
        (PORT d[3] (3158:3158:3158) (3098:3098:3098))
        (PORT d[4] (3162:3162:3162) (3094:3094:3094))
        (PORT d[5] (2549:2549:2549) (2618:2618:2618))
        (PORT d[6] (3484:3484:3484) (3413:3413:3413))
        (PORT d[7] (3710:3710:3710) (3631:3631:3631))
        (PORT d[8] (3167:3167:3167) (3097:3097:3097))
        (PORT d[9] (3426:3426:3426) (3449:3449:3449))
        (PORT d[10] (3075:3075:3075) (3096:3096:3096))
        (PORT d[11] (3074:3074:3074) (3247:3247:3247))
        (PORT d[12] (3762:3762:3762) (3677:3677:3677))
        (PORT clk (2509:2509:2509) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1276:1276:1276))
        (PORT clk (2509:2509:2509) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (PORT d[0] (2201:2201:2201) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3758:3758:3758))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3310:3310:3310))
        (PORT d[1] (3261:3261:3261) (3347:3347:3347))
        (PORT d[2] (3082:3082:3082) (3143:3143:3143))
        (PORT d[3] (4227:4227:4227) (4346:4346:4346))
        (PORT d[4] (5832:5832:5832) (6034:6034:6034))
        (PORT d[5] (2713:2713:2713) (2843:2843:2843))
        (PORT d[6] (4153:4153:4153) (4314:4314:4314))
        (PORT d[7] (3990:3990:3990) (4053:4053:4053))
        (PORT d[8] (3735:3735:3735) (3768:3768:3768))
        (PORT d[9] (3178:3178:3178) (3361:3361:3361))
        (PORT d[10] (4940:4940:4940) (4931:4931:4931))
        (PORT d[11] (4863:4863:4863) (5098:5098:5098))
        (PORT d[12] (3651:3651:3651) (3713:3713:3713))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2466:2466:2466))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (PORT d[0] (3216:3216:3216) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5530:5530:5530))
        (PORT clk (2508:2508:2508) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3587:3587:3587))
        (PORT d[1] (3783:3783:3783) (4009:4009:4009))
        (PORT d[2] (3178:3178:3178) (3381:3381:3381))
        (PORT d[3] (4387:4387:4387) (4430:4430:4430))
        (PORT d[4] (4489:4489:4489) (4562:4562:4562))
        (PORT d[5] (3685:3685:3685) (3800:3800:3800))
        (PORT d[6] (4527:4527:4527) (4529:4529:4529))
        (PORT d[7] (5114:5114:5114) (5111:5111:5111))
        (PORT d[8] (5684:5684:5684) (5533:5533:5533))
        (PORT d[9] (3485:3485:3485) (3678:3678:3678))
        (PORT d[10] (3865:3865:3865) (3968:3968:3968))
        (PORT d[11] (2750:2750:2750) (2931:2931:2931))
        (PORT d[12] (4917:4917:4917) (4903:4903:4903))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1329:1329:1329))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2492:2492:2492))
        (PORT d[0] (3281:3281:3281) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (5157:5157:5157))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4642:4642:4642))
        (PORT d[1] (4317:4317:4317) (4380:4380:4380))
        (PORT d[2] (3509:3509:3509) (3561:3561:3561))
        (PORT d[3] (4285:4285:4285) (4539:4539:4539))
        (PORT d[4] (5085:5085:5085) (5072:5072:5072))
        (PORT d[5] (3279:3279:3279) (3419:3419:3419))
        (PORT d[6] (4107:4107:4107) (4254:4254:4254))
        (PORT d[7] (4358:4358:4358) (4567:4567:4567))
        (PORT d[8] (4535:4535:4535) (4679:4679:4679))
        (PORT d[9] (2828:2828:2828) (3014:3014:3014))
        (PORT d[10] (5574:5574:5574) (5684:5684:5684))
        (PORT d[11] (5344:5344:5344) (5610:5610:5610))
        (PORT d[12] (5498:5498:5498) (5536:5536:5536))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3695:3695:3695))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (3253:3253:3253) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7070:7070:7070) (6866:6866:6866))
        (PORT clk (2497:2497:2497) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3289:3289:3289))
        (PORT d[1] (4482:4482:4482) (4735:4735:4735))
        (PORT d[2] (3976:3976:3976) (4252:4252:4252))
        (PORT d[3] (4000:4000:4000) (4018:4018:4018))
        (PORT d[4] (5671:5671:5671) (5860:5860:5860))
        (PORT d[5] (3493:3493:3493) (3685:3685:3685))
        (PORT d[6] (5480:5480:5480) (5584:5584:5584))
        (PORT d[7] (5668:5668:5668) (5740:5740:5740))
        (PORT d[8] (7837:7837:7837) (7767:7767:7767))
        (PORT d[9] (4317:4317:4317) (4470:4470:4470))
        (PORT d[10] (4823:4823:4823) (5018:5018:5018))
        (PORT d[11] (2794:2794:2794) (2963:2963:2963))
        (PORT d[12] (4877:4877:4877) (4854:4854:4854))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2734:2734:2734))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2480:2480:2480))
        (PORT d[0] (3555:3555:3555) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4671:4671:4671))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3914:3914:3914))
        (PORT d[1] (2954:2954:2954) (2982:2982:2982))
        (PORT d[2] (3547:3547:3547) (3654:3654:3654))
        (PORT d[3] (3819:3819:3819) (4012:4012:4012))
        (PORT d[4] (3061:3061:3061) (3130:3130:3130))
        (PORT d[5] (3788:3788:3788) (3990:3990:3990))
        (PORT d[6] (3482:3482:3482) (3502:3502:3502))
        (PORT d[7] (2818:2818:2818) (2997:2997:2997))
        (PORT d[8] (4844:4844:4844) (4831:4831:4831))
        (PORT d[9] (2787:2787:2787) (2965:2965:2965))
        (PORT d[10] (6093:6093:6093) (6034:6034:6034))
        (PORT d[11] (4100:4100:4100) (4283:4283:4283))
        (PORT d[12] (4745:4745:4745) (4715:4715:4715))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3607:3607:3607))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (4037:4037:4037) (4018:4018:4018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4389:4389:4389))
        (PORT clk (2455:2455:2455) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3976:3976:3976))
        (PORT d[1] (2632:2632:2632) (2768:2768:2768))
        (PORT d[2] (3575:3575:3575) (3747:3747:3747))
        (PORT d[3] (4146:4146:4146) (4152:4152:4152))
        (PORT d[4] (3943:3943:3943) (3960:3960:3960))
        (PORT d[5] (4035:4035:4035) (4166:4166:4166))
        (PORT d[6] (4356:4356:4356) (4318:4318:4318))
        (PORT d[7] (5272:5272:5272) (5245:5245:5245))
        (PORT d[8] (5004:5004:5004) (4993:4993:4993))
        (PORT d[9] (4913:4913:4913) (4907:4907:4907))
        (PORT d[10] (4984:4984:4984) (4951:4951:4951))
        (PORT d[11] (3062:3062:3062) (3188:3188:3188))
        (PORT d[12] (3806:3806:3806) (3824:3824:3824))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (2992:2992:2992))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (PORT d[0] (2600:2600:2600) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2062:2062:2062))
        (PORT clk (2564:2564:2564) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3501:3501:3501))
        (PORT d[1] (3076:3076:3076) (3103:3103:3103))
        (PORT d[2] (2759:2759:2759) (2783:2783:2783))
        (PORT d[3] (2655:2655:2655) (2645:2645:2645))
        (PORT d[4] (3093:3093:3093) (3054:3054:3054))
        (PORT d[5] (2825:2825:2825) (3018:3018:3018))
        (PORT d[6] (3434:3434:3434) (3568:3568:3568))
        (PORT d[7] (3507:3507:3507) (3571:3571:3571))
        (PORT d[8] (3962:3962:3962) (3903:3903:3903))
        (PORT d[9] (4780:4780:4780) (4667:4667:4667))
        (PORT d[10] (5398:5398:5398) (5376:5376:5376))
        (PORT d[11] (3392:3392:3392) (3567:3567:3567))
        (PORT d[12] (3898:3898:3898) (3931:3931:3931))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2151:2151:2151))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2585:2585:2585))
        (PORT d[0] (2827:2827:2827) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5065:5065:5065))
        (PORT clk (2523:2523:2523) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2495:2495:2495))
        (PORT d[1] (3815:3815:3815) (3944:3944:3944))
        (PORT d[2] (2814:2814:2814) (3019:3019:3019))
        (PORT d[3] (3928:3928:3928) (3905:3905:3905))
        (PORT d[4] (4328:4328:4328) (4255:4255:4255))
        (PORT d[5] (3667:3667:3667) (3749:3749:3749))
        (PORT d[6] (4347:4347:4347) (4422:4422:4422))
        (PORT d[7] (4199:4199:4199) (4128:4128:4128))
        (PORT d[8] (4267:4267:4267) (4202:4202:4202))
        (PORT d[9] (3879:3879:3879) (3984:3984:3984))
        (PORT d[10] (4162:4162:4162) (4189:4189:4189))
        (PORT d[11] (2395:2395:2395) (2540:2540:2540))
        (PORT d[12] (4760:4760:4760) (4668:4668:4668))
        (PORT clk (2518:2518:2518) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2426:2426:2426))
        (PORT clk (2518:2518:2518) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2507:2507:2507))
        (PORT d[0] (2543:2543:2543) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3060:3060:3060))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3378:3378:3378))
        (PORT d[1] (3909:3909:3909) (3964:3964:3964))
        (PORT d[2] (3435:3435:3435) (3536:3536:3536))
        (PORT d[3] (4233:4233:4233) (4456:4456:4456))
        (PORT d[4] (5188:5188:5188) (5236:5236:5236))
        (PORT d[5] (3137:3137:3137) (3298:3298:3298))
        (PORT d[6] (4519:4519:4519) (4673:4673:4673))
        (PORT d[7] (4293:4293:4293) (4349:4349:4349))
        (PORT d[8] (4103:4103:4103) (4173:4173:4173))
        (PORT d[9] (3258:3258:3258) (3477:3477:3477))
        (PORT d[10] (4393:4393:4393) (4441:4441:4441))
        (PORT d[11] (4436:4436:4436) (4664:4664:4664))
        (PORT d[12] (4094:4094:4094) (4180:4180:4180))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (4162:4162:4162))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (3156:3156:3156) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4887:4887:4887) (5096:5096:5096))
        (PORT clk (2455:2455:2455) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3554:3554:3554))
        (PORT d[1] (3903:3903:3903) (4178:4178:4178))
        (PORT d[2] (4016:4016:4016) (4341:4341:4341))
        (PORT d[3] (4709:4709:4709) (4724:4724:4724))
        (PORT d[4] (5627:5627:5627) (5843:5843:5843))
        (PORT d[5] (3841:3841:3841) (4104:4104:4104))
        (PORT d[6] (5112:5112:5112) (5094:5094:5094))
        (PORT d[7] (5085:5085:5085) (5077:5077:5077))
        (PORT d[8] (7052:7052:7052) (6926:6926:6926))
        (PORT d[9] (4956:4956:4956) (4976:4976:4976))
        (PORT d[10] (4327:4327:4327) (4474:4474:4474))
        (PORT d[11] (2807:2807:2807) (2985:2985:2985))
        (PORT d[12] (5588:5588:5588) (5576:5576:5576))
        (PORT clk (2450:2450:2450) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1395:1395:1395))
        (PORT clk (2450:2450:2450) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2437:2437:2437))
        (PORT d[0] (4489:4489:4489) (4289:4289:4289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4855:4855:4855))
        (PORT clk (2480:2480:2480) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3390:3390:3390))
        (PORT d[1] (3945:3945:3945) (4002:4002:4002))
        (PORT d[2] (3517:3517:3517) (3613:3613:3613))
        (PORT d[3] (3863:3863:3863) (4112:4112:4112))
        (PORT d[4] (4862:4862:4862) (4918:4918:4918))
        (PORT d[5] (3145:3145:3145) (3307:3307:3307))
        (PORT d[6] (4507:4507:4507) (4660:4660:4660))
        (PORT d[7] (4949:4949:4949) (5001:5001:5001))
        (PORT d[8] (4141:4141:4141) (4211:4211:4211))
        (PORT d[9] (2924:2924:2924) (3148:3148:3148))
        (PORT d[10] (4877:4877:4877) (5030:5030:5030))
        (PORT d[11] (4446:4446:4446) (4675:4675:4675))
        (PORT d[12] (4117:4117:4117) (4207:4207:4207))
        (PORT clk (2476:2476:2476) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2476:2476:2476))
        (PORT clk (2476:2476:2476) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2500:2500:2500))
        (PORT d[0] (3065:3065:3065) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5220:5220:5220) (5418:5418:5418))
        (PORT clk (2439:2439:2439) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4214:4214:4214))
        (PORT d[1] (3896:3896:3896) (4172:4172:4172))
        (PORT d[2] (4101:4101:4101) (4432:4432:4432))
        (PORT d[3] (4717:4717:4717) (4733:4733:4733))
        (PORT d[4] (5988:5988:5988) (6190:6190:6190))
        (PORT d[5] (4162:4162:4162) (4417:4417:4417))
        (PORT d[6] (5120:5120:5120) (5103:5103:5103))
        (PORT d[7] (5092:5092:5092) (5085:5085:5085))
        (PORT d[8] (7059:7059:7059) (6933:6933:6933))
        (PORT d[9] (5029:5029:5029) (5041:5041:5041))
        (PORT d[10] (4334:4334:4334) (4481:4481:4481))
        (PORT d[11] (3479:3479:3479) (3644:3644:3644))
        (PORT d[12] (5309:5309:5309) (5297:5297:5297))
        (PORT clk (2434:2434:2434) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2485:2485:2485))
        (PORT clk (2434:2434:2434) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2422:2422:2422))
        (PORT d[0] (4801:4801:4801) (4825:4825:4825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4851:4851:4851))
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3728:3728:3728))
        (PORT d[1] (4307:4307:4307) (4356:4356:4356))
        (PORT d[2] (3483:3483:3483) (3577:3577:3577))
        (PORT d[3] (4212:4212:4212) (4448:4448:4448))
        (PORT d[4] (5170:5170:5170) (5219:5219:5219))
        (PORT d[5] (3480:3480:3480) (3635:3635:3635))
        (PORT d[6] (4885:4885:4885) (5031:5031:5031))
        (PORT d[7] (4968:4968:4968) (5009:5009:5009))
        (PORT d[8] (3887:3887:3887) (3981:3981:3981))
        (PORT d[9] (2885:2885:2885) (3107:3107:3107))
        (PORT d[10] (4917:4917:4917) (5063:5063:5063))
        (PORT d[11] (4792:4792:4792) (5016:5016:5016))
        (PORT d[12] (4072:4072:4072) (4155:4155:4155))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2515:2515:2515))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (PORT d[0] (3933:3933:3933) (3908:3908:3908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5553:5553:5553) (5746:5746:5746))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4565:4565:4565))
        (PORT d[1] (3897:3897:3897) (4173:4173:4173))
        (PORT d[2] (4088:4088:4088) (4419:4419:4419))
        (PORT d[3] (5055:5055:5055) (5067:5067:5067))
        (PORT d[4] (5988:5988:5988) (6177:6177:6177))
        (PORT d[5] (2810:2810:2810) (3018:3018:3018))
        (PORT d[6] (5486:5486:5486) (5470:5470:5470))
        (PORT d[7] (5414:5414:5414) (5401:5401:5401))
        (PORT d[8] (7332:7332:7332) (7193:7193:7193))
        (PORT d[9] (5043:5043:5043) (5057:5057:5057))
        (PORT d[10] (4299:4299:4299) (4442:4442:4442))
        (PORT d[11] (3461:3461:3461) (3625:3625:3625))
        (PORT d[12] (5600:5600:5600) (5581:5581:5581))
        (PORT clk (2443:2443:2443) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1282:1282:1282))
        (PORT clk (2443:2443:2443) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (PORT d[0] (3706:3706:3706) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (4015:4015:4015))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2826:2826:2826))
        (PORT d[1] (2233:2233:2233) (2288:2288:2288))
        (PORT d[2] (3428:3428:3428) (3486:3486:3486))
        (PORT d[3] (2900:2900:2900) (2945:2945:2945))
        (PORT d[4] (2234:2234:2234) (2296:2296:2296))
        (PORT d[5] (3246:3246:3246) (3445:3445:3445))
        (PORT d[6] (2420:2420:2420) (2445:2445:2445))
        (PORT d[7] (3661:3661:3661) (3680:3680:3680))
        (PORT d[8] (4120:4120:4120) (4110:4110:4110))
        (PORT d[9] (3082:3082:3082) (3200:3200:3200))
        (PORT d[10] (4760:4760:4760) (4713:4713:4713))
        (PORT d[11] (4053:4053:4053) (4210:4210:4210))
        (PORT d[12] (4058:4058:4058) (4034:4034:4034))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1949:1949:1949))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (2383:2383:2383) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4593:4593:4593))
        (PORT clk (2500:2500:2500) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3292:3292:3292))
        (PORT d[1] (3398:3398:3398) (3433:3433:3433))
        (PORT d[2] (2523:2523:2523) (2708:2708:2708))
        (PORT d[3] (3447:3447:3447) (3455:3455:3455))
        (PORT d[4] (3265:3265:3265) (3286:3286:3286))
        (PORT d[5] (3404:3404:3404) (3550:3550:3550))
        (PORT d[6] (3681:3681:3681) (3648:3648:3648))
        (PORT d[7] (4169:4169:4169) (4154:4154:4154))
        (PORT d[8] (4243:4243:4243) (4223:4223:4223))
        (PORT d[9] (4194:4194:4194) (4188:4188:4188))
        (PORT d[10] (3865:3865:3865) (3835:3835:3835))
        (PORT d[11] (3303:3303:3303) (3427:3427:3427))
        (PORT d[12] (3827:3827:3827) (3847:3847:3847))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2220:2220:2220))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (PORT d[0] (2666:2666:2666) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (4705:4705:4705))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4410:4410:4410) (4733:4733:4733))
        (PORT d[1] (3300:3300:3300) (3377:3377:3377))
        (PORT d[2] (3557:3557:3557) (3718:3718:3718))
        (PORT d[3] (2674:2674:2674) (2798:2798:2798))
        (PORT d[4] (4705:4705:4705) (4841:4841:4841))
        (PORT d[5] (3676:3676:3676) (3943:3943:3943))
        (PORT d[6] (2364:2364:2364) (2375:2375:2375))
        (PORT d[7] (1808:1808:1808) (1842:1842:1842))
        (PORT d[8] (1836:1836:1836) (1877:1877:1877))
        (PORT d[9] (2332:2332:2332) (2424:2424:2424))
        (PORT d[10] (1930:1930:1930) (1979:1979:1979))
        (PORT d[11] (2352:2352:2352) (2403:2403:2403))
        (PORT d[12] (1949:1949:1949) (1999:1999:1999))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3836:3836:3836))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (3639:3639:3639) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1973:1973:1973))
        (PORT clk (2501:2501:2501) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3083:3083:3083))
        (PORT d[1] (2158:2158:2158) (2225:2225:2225))
        (PORT d[2] (3088:3088:3088) (3237:3237:3237))
        (PORT d[3] (3979:3979:3979) (3956:3956:3956))
        (PORT d[4] (3079:3079:3079) (3102:3102:3102))
        (PORT d[5] (2827:2827:2827) (2844:2844:2844))
        (PORT d[6] (3355:3355:3355) (3360:3360:3360))
        (PORT d[7] (4278:4278:4278) (4246:4246:4246))
        (PORT d[8] (2636:2636:2636) (2638:2638:2638))
        (PORT d[9] (2124:2124:2124) (2193:2193:2193))
        (PORT d[10] (3079:3079:3079) (3069:3069:3069))
        (PORT d[11] (2523:2523:2523) (2597:2597:2597))
        (PORT d[12] (3025:3025:3025) (3023:3023:3023))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1552:1552:1552))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (PORT d[0] (2885:2885:2885) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4336:4336:4336))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4233:4233:4233))
        (PORT d[1] (3287:3287:3287) (3334:3334:3334))
        (PORT d[2] (3921:3921:3921) (4010:4010:4010))
        (PORT d[3] (3763:3763:3763) (3960:3960:3960))
        (PORT d[4] (3350:3350:3350) (3409:3409:3409))
        (PORT d[5] (4142:4142:4142) (4333:4333:4333))
        (PORT d[6] (4043:4043:4043) (4029:4029:4029))
        (PORT d[7] (3181:3181:3181) (3349:3349:3349))
        (PORT d[8] (4896:4896:4896) (4889:4889:4889))
        (PORT d[9] (2736:2736:2736) (2908:2908:2908))
        (PORT d[10] (5795:5795:5795) (5740:5740:5740))
        (PORT d[11] (4124:4124:4124) (4311:4311:4311))
        (PORT d[12] (5098:5098:5098) (5060:5060:5060))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2253:2253:2253))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (3065:3065:3065) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4268:4268:4268))
        (PORT clk (2455:2455:2455) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4328:4328:4328))
        (PORT d[1] (2922:2922:2922) (3048:3048:3048))
        (PORT d[2] (3584:3584:3584) (3771:3771:3771))
        (PORT d[3] (4461:4461:4461) (4460:4460:4460))
        (PORT d[4] (4303:4303:4303) (4319:4319:4319))
        (PORT d[5] (3406:3406:3406) (3513:3513:3513))
        (PORT d[6] (4395:4395:4395) (4361:4361:4361))
        (PORT d[7] (5280:5280:5280) (5254:5254:5254))
        (PORT d[8] (5020:5020:5020) (5008:5008:5008))
        (PORT d[9] (4922:4922:4922) (4916:4916:4916))
        (PORT d[10] (5019:5019:5019) (4988:4988:4988))
        (PORT d[11] (3070:3070:3070) (3197:3197:3197))
        (PORT d[12] (3798:3798:3798) (3816:3816:3816))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2527:2527:2527))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (PORT d[0] (4161:4161:4161) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4704:4704:4704))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3912:3912:3912))
        (PORT d[1] (2965:2965:2965) (3021:3021:3021))
        (PORT d[2] (3873:3873:3873) (3960:3960:3960))
        (PORT d[3] (2941:2941:2941) (2994:2994:2994))
        (PORT d[4] (3038:3038:3038) (3091:3091:3091))
        (PORT d[5] (4096:4096:4096) (4285:4285:4285))
        (PORT d[6] (3476:3476:3476) (3497:3497:3497))
        (PORT d[7] (3533:3533:3533) (3697:3697:3697))
        (PORT d[8] (4509:4509:4509) (4500:4500:4500))
        (PORT d[9] (2756:2756:2756) (2931:2931:2931))
        (PORT d[10] (4449:4449:4449) (4563:4563:4563))
        (PORT d[11] (4097:4097:4097) (4282:4282:4282))
        (PORT d[12] (4707:4707:4707) (4672:4672:4672))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1970:1970:1970))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (2761:2761:2761) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4243:4243:4243))
        (PORT clk (2463:2463:2463) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3971:3971:3971))
        (PORT d[1] (3240:3240:3240) (3360:3360:3360))
        (PORT d[2] (3236:3236:3236) (3427:3427:3427))
        (PORT d[3] (4138:4138:4138) (4143:4143:4143))
        (PORT d[4] (3970:3970:3970) (3988:3988:3988))
        (PORT d[5] (3108:3108:3108) (3225:3225:3225))
        (PORT d[6] (4050:4050:4050) (4019:4019:4019))
        (PORT d[7] (4906:4906:4906) (4882:4882:4882))
        (PORT d[8] (4635:4635:4635) (4621:4621:4621))
        (PORT d[9] (4949:4949:4949) (4939:4939:4939))
        (PORT d[10] (4634:4634:4634) (4604:4604:4604))
        (PORT d[11] (2693:2693:2693) (2821:2821:2821))
        (PORT d[12] (3815:3815:3815) (3834:3834:3834))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1356:1356:1356))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2444:2444:2444))
        (PORT d[0] (3171:3171:3171) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4989:4989:4989))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5322:5322:5322) (5696:5696:5696))
        (PORT d[1] (3725:3725:3725) (3883:3883:3883))
        (PORT d[2] (4319:4319:4319) (4528:4528:4528))
        (PORT d[3] (3415:3415:3415) (3578:3578:3578))
        (PORT d[4] (5462:5462:5462) (5625:5625:5625))
        (PORT d[5] (4262:4262:4262) (4510:4510:4510))
        (PORT d[6] (3484:3484:3484) (3575:3575:3575))
        (PORT d[7] (2777:2777:2777) (2937:2937:2937))
        (PORT d[8] (3403:3403:3403) (3483:3483:3483))
        (PORT d[9] (2122:2122:2122) (2266:2266:2266))
        (PORT d[10] (4386:4386:4386) (4340:4340:4340))
        (PORT d[11] (3271:3271:3271) (3380:3380:3380))
        (PORT d[12] (4737:4737:4737) (4735:4735:4735))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3775:3775:3775))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3547:3547:3547) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3821:3821:3821))
        (PORT clk (2515:2515:2515) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (4286:4286:4286))
        (PORT d[1] (3098:3098:3098) (3185:3185:3185))
        (PORT d[2] (3021:3021:3021) (3165:3165:3165))
        (PORT d[3] (5726:5726:5726) (5767:5767:5767))
        (PORT d[4] (5188:5188:5188) (5320:5320:5320))
        (PORT d[5] (3158:3158:3158) (3357:3357:3357))
        (PORT d[6] (5557:5557:5557) (5491:5491:5491))
        (PORT d[7] (6194:6194:6194) (6345:6345:6345))
        (PORT d[8] (9024:9024:9024) (9059:9059:9059))
        (PORT d[9] (3232:3232:3232) (3330:3330:3330))
        (PORT d[10] (4372:4372:4372) (4500:4500:4500))
        (PORT d[11] (4313:4313:4313) (4593:4593:4593))
        (PORT d[12] (5692:5692:5692) (5719:5719:5719))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1005:1005:1005))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (PORT d[0] (3727:3727:3727) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3994:3994:3994))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3151:3151:3151))
        (PORT d[1] (2569:2569:2569) (2620:2620:2620))
        (PORT d[2] (3791:3791:3791) (3846:3846:3846))
        (PORT d[3] (2600:2600:2600) (2657:2657:2657))
        (PORT d[4] (2620:2620:2620) (2679:2679:2679))
        (PORT d[5] (3622:3622:3622) (3818:3818:3818))
        (PORT d[6] (3130:3130:3130) (3156:3156:3156))
        (PORT d[7] (3522:3522:3522) (3698:3698:3698))
        (PORT d[8] (4144:4144:4144) (4136:4136:4136))
        (PORT d[9] (3439:3439:3439) (3553:3553:3553))
        (PORT d[10] (5105:5105:5105) (5055:5055:5055))
        (PORT d[11] (3993:3993:3993) (4145:4145:4145))
        (PORT d[12] (4400:4400:4400) (4369:4369:4369))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1666:1666:1666))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (2694:2694:2694) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4264:4264:4264))
        (PORT clk (2488:2488:2488) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3907:3907:3907))
        (PORT d[1] (3355:3355:3355) (3383:3383:3383))
        (PORT d[2] (2903:2903:2903) (3076:3076:3076))
        (PORT d[3] (3788:3788:3788) (3794:3794:3794))
        (PORT d[4] (3561:3561:3561) (3577:3577:3577))
        (PORT d[5] (2838:2838:2838) (2979:2979:2979))
        (PORT d[6] (3796:3796:3796) (3772:3772:3772))
        (PORT d[7] (4761:4761:4761) (4715:4715:4715))
        (PORT d[8] (4268:4268:4268) (4251:4251:4251))
        (PORT d[9] (2917:2917:2917) (3054:3054:3054))
        (PORT d[10] (4262:4262:4262) (4232:4232:4232))
        (PORT d[11] (3291:3291:3291) (3414:3414:3414))
        (PORT d[12] (3807:3807:3807) (3824:3824:3824))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2233:2233:2233))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (PORT d[0] (3002:3002:3002) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4254:4254:4254))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3963:3963:3963))
        (PORT d[1] (3366:3366:3366) (3490:3490:3490))
        (PORT d[2] (4284:4284:4284) (4443:4443:4443))
        (PORT d[3] (3386:3386:3386) (3539:3539:3539))
        (PORT d[4] (4278:4278:4278) (4369:4369:4369))
        (PORT d[5] (3253:3253:3253) (3515:3515:3515))
        (PORT d[6] (2715:2715:2715) (2728:2728:2728))
        (PORT d[7] (3122:3122:3122) (3215:3215:3215))
        (PORT d[8] (2887:2887:2887) (2922:2922:2922))
        (PORT d[9] (2724:2724:2724) (2820:2820:2820))
        (PORT d[10] (2619:2619:2619) (2665:2665:2665))
        (PORT d[11] (3645:3645:3645) (3752:3752:3752))
        (PORT d[12] (3023:3023:3023) (3061:3061:3061))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2900:2900:2900))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (3910:3910:3910) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3682:3682:3682))
        (PORT clk (2471:2471:2471) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4122:4122:4122))
        (PORT d[1] (3212:3212:3212) (3279:3279:3279))
        (PORT d[2] (3158:3158:3158) (3327:3327:3327))
        (PORT d[3] (4355:4355:4355) (4386:4386:4386))
        (PORT d[4] (3440:3440:3440) (3473:3473:3473))
        (PORT d[5] (3063:3063:3063) (3261:3261:3261))
        (PORT d[6] (3481:3481:3481) (3502:3502:3502))
        (PORT d[7] (5365:5365:5365) (5334:5334:5334))
        (PORT d[8] (3408:3408:3408) (3425:3425:3425))
        (PORT d[9] (2491:2491:2491) (2566:2566:2566))
        (PORT d[10] (3889:3889:3889) (3888:3888:3888))
        (PORT d[11] (3241:3241:3241) (3314:3314:3314))
        (PORT d[12] (3989:3989:3989) (3973:3973:3973))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2029:2029:2029))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (PORT d[0] (3918:3918:3918) (3795:3795:3795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6409:6409:6409) (6566:6566:6566))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3829:3829:3829))
        (PORT d[1] (3977:3977:3977) (4124:4124:4124))
        (PORT d[2] (3795:3795:3795) (3835:3835:3835))
        (PORT d[3] (4649:4649:4649) (4807:4807:4807))
        (PORT d[4] (6233:6233:6233) (6514:6514:6514))
        (PORT d[5] (2681:2681:2681) (2835:2835:2835))
        (PORT d[6] (4164:4164:4164) (4354:4354:4354))
        (PORT d[7] (3735:3735:3735) (3901:3901:3901))
        (PORT d[8] (4752:4752:4752) (4892:4892:4892))
        (PORT d[9] (3950:3950:3950) (4229:4229:4229))
        (PORT d[10] (5195:5195:5195) (5331:5331:5331))
        (PORT d[11] (5150:5150:5150) (5443:5443:5443))
        (PORT d[12] (4336:4336:4336) (4406:4406:4406))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3175:3175:3175))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (PORT d[0] (3598:3598:3598) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5339:5339:5339) (5611:5611:5611))
        (PORT clk (2509:2509:2509) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3629:3629:3629))
        (PORT d[1] (4546:4546:4546) (4837:4837:4837))
        (PORT d[2] (4377:4377:4377) (4702:4702:4702))
        (PORT d[3] (5396:5396:5396) (5483:5483:5483))
        (PORT d[4] (6756:6756:6756) (7000:7000:7000))
        (PORT d[5] (3405:3405:3405) (3615:3615:3615))
        (PORT d[6] (4594:4594:4594) (4647:4647:4647))
        (PORT d[7] (5806:5806:5806) (5801:5801:5801))
        (PORT d[8] (9269:9269:9269) (9284:9284:9284))
        (PORT d[9] (4579:4579:4579) (4738:4738:4738))
        (PORT d[10] (4264:4264:4264) (4369:4369:4369))
        (PORT d[11] (3844:3844:3844) (4098:4098:4098))
        (PORT d[12] (5335:5335:5335) (5393:5393:5393))
        (PORT clk (2504:2504:2504) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3487:3487:3487))
        (PORT clk (2504:2504:2504) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (PORT d[0] (3718:3718:3718) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2094:2094:2094))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2167:2167:2167))
        (PORT d[1] (3414:3414:3414) (3414:3414:3414))
        (PORT d[2] (3046:3046:3046) (3009:3009:3009))
        (PORT d[3] (3424:3424:3424) (3447:3447:3447))
        (PORT d[4] (3032:3032:3032) (3027:3027:3027))
        (PORT d[5] (1938:1938:1938) (2028:2028:2028))
        (PORT d[6] (3981:3981:3981) (3919:3919:3919))
        (PORT d[7] (3253:3253:3253) (3298:3298:3298))
        (PORT d[8] (3306:3306:3306) (3345:3345:3345))
        (PORT d[9] (3517:3517:3517) (3440:3440:3440))
        (PORT d[10] (3593:3593:3593) (3576:3576:3576))
        (PORT d[11] (3051:3051:3051) (3179:3179:3179))
        (PORT d[12] (3834:3834:3834) (3822:3822:3822))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3382:3382:3382))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (3182:3182:3182) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3627:3627:3627))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2373:2373:2373))
        (PORT d[1] (3292:3292:3292) (3480:3480:3480))
        (PORT d[2] (2944:2944:2944) (2891:2891:2891))
        (PORT d[3] (3721:3721:3721) (3627:3627:3627))
        (PORT d[4] (3899:3899:3899) (3814:3814:3814))
        (PORT d[5] (1791:1791:1791) (1855:1855:1855))
        (PORT d[6] (3458:3458:3458) (3394:3394:3394))
        (PORT d[7] (3839:3839:3839) (3775:3775:3775))
        (PORT d[8] (3572:3572:3572) (3506:3506:3506))
        (PORT d[9] (3402:3402:3402) (3429:3429:3429))
        (PORT d[10] (3434:3434:3434) (3451:3451:3451))
        (PORT d[11] (3094:3094:3094) (3271:3271:3271))
        (PORT d[12] (4006:4006:4006) (3897:3897:3897))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1731:1731:1731))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (3064:3064:3064) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1431:1431:1431))
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1269:1269:1269))
        (PORT d[1] (1531:1531:1531) (1583:1583:1583))
        (PORT d[2] (1188:1188:1188) (1237:1237:1237))
        (PORT d[3] (1519:1519:1519) (1568:1568:1568))
        (PORT d[4] (1200:1200:1200) (1244:1244:1244))
        (PORT d[5] (2474:2474:2474) (2662:2662:2662))
        (PORT d[6] (2771:2771:2771) (2758:2758:2758))
        (PORT d[7] (2557:2557:2557) (2571:2571:2571))
        (PORT d[8] (2674:2674:2674) (2660:2660:2660))
        (PORT d[9] (2666:2666:2666) (2633:2633:2633))
        (PORT d[10] (3993:3993:3993) (3941:3941:3941))
        (PORT d[11] (3021:3021:3021) (3151:3151:3151))
        (PORT d[12] (2924:2924:2924) (2890:2890:2890))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1295:1295:1295))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (PORT d[0] (2040:2040:2040) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1872:1872:1872))
        (PORT clk (2506:2506:2506) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2343:2343:2343))
        (PORT d[1] (2568:2568:2568) (2680:2680:2680))
        (PORT d[2] (2919:2919:2919) (3135:3135:3135))
        (PORT d[3] (2133:2133:2133) (2142:2142:2142))
        (PORT d[4] (2137:2137:2137) (2150:2150:2150))
        (PORT d[5] (2538:2538:2538) (2640:2640:2640))
        (PORT d[6] (2171:2171:2171) (2189:2189:2189))
        (PORT d[7] (2373:2373:2373) (2376:2376:2376))
        (PORT d[8] (2731:2731:2731) (2707:2707:2707))
        (PORT d[9] (2725:2725:2725) (2721:2721:2721))
        (PORT d[10] (2770:2770:2770) (2739:2739:2739))
        (PORT d[11] (3571:3571:3571) (3802:3802:3802))
        (PORT d[12] (2687:2687:2687) (2664:2664:2664))
        (PORT clk (2501:2501:2501) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2859:2859:2859))
        (PORT clk (2501:2501:2501) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (PORT d[0] (1965:1965:1965) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4293:4293:4293))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (4246:4246:4246))
        (PORT d[1] (3301:3301:3301) (3351:3351:3351))
        (PORT d[2] (3614:3614:3614) (3715:3715:3715))
        (PORT d[3] (3807:3807:3807) (4008:4008:4008))
        (PORT d[4] (3397:3397:3397) (3455:3455:3455))
        (PORT d[5] (4123:4123:4123) (4311:4311:4311))
        (PORT d[6] (4027:4027:4027) (4012:4012:4012))
        (PORT d[7] (3183:3183:3183) (3362:3362:3362))
        (PORT d[8] (5188:5188:5188) (5170:5170:5170))
        (PORT d[9] (2773:2773:2773) (2940:2940:2940))
        (PORT d[10] (6116:6116:6116) (6052:6052:6052))
        (PORT d[11] (4412:4412:4412) (4590:4590:4590))
        (PORT d[12] (5078:5078:5078) (5039:5039:5039))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3078:3078:3078))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (3816:3816:3816) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4552:4552:4552))
        (PORT clk (2469:2469:2469) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4636:4636:4636))
        (PORT d[1] (2873:2873:2873) (3000:3000:3000))
        (PORT d[2] (3602:3602:3602) (3791:3791:3791))
        (PORT d[3] (4479:4479:4479) (4478:4478:4478))
        (PORT d[4] (4601:4601:4601) (4607:4607:4607))
        (PORT d[5] (3455:3455:3455) (3565:3565:3565))
        (PORT d[6] (4683:4683:4683) (4637:4637:4637))
        (PORT d[7] (5591:5591:5591) (5557:5557:5557))
        (PORT d[8] (5705:5705:5705) (5680:5680:5680))
        (PORT d[9] (5246:5246:5246) (5233:5233:5233))
        (PORT d[10] (5397:5397:5397) (5362:5362:5362))
        (PORT d[11] (3391:3391:3391) (3509:3509:3509))
        (PORT d[12] (4105:4105:4105) (4117:4117:4117))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4072:4072:4072))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (PORT d[0] (3022:3022:3022) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3161:3161:3161))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3855:3855:3855))
        (PORT d[1] (3543:3543:3543) (3602:3602:3602))
        (PORT d[2] (4579:4579:4579) (4701:4701:4701))
        (PORT d[3] (4215:4215:4215) (4457:4457:4457))
        (PORT d[4] (5205:5205:5205) (5216:5216:5216))
        (PORT d[5] (3136:3136:3136) (3353:3353:3353))
        (PORT d[6] (3769:3769:3769) (3895:3895:3895))
        (PORT d[7] (4352:4352:4352) (4566:4566:4566))
        (PORT d[8] (4790:4790:4790) (4734:4734:4734))
        (PORT d[9] (3154:3154:3154) (3331:3331:3331))
        (PORT d[10] (4846:4846:4846) (4969:4969:4969))
        (PORT d[11] (3441:3441:3441) (3650:3650:3650))
        (PORT d[12] (4668:4668:4668) (4696:4696:4696))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2534:2534:2534))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (3248:3248:3248) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5966:5966:5966) (5768:5768:5768))
        (PORT clk (2485:2485:2485) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2918:2918:2918))
        (PORT d[1] (4139:4139:4139) (4398:4398:4398))
        (PORT d[2] (4625:4625:4625) (4887:4887:4887))
        (PORT d[3] (4000:4000:4000) (3976:3976:3976))
        (PORT d[4] (5285:5285:5285) (5468:5468:5468))
        (PORT d[5] (3785:3785:3785) (3972:3972:3972))
        (PORT d[6] (5115:5115:5115) (5121:5121:5121))
        (PORT d[7] (4988:4988:4988) (4918:4918:4918))
        (PORT d[8] (4951:4951:4951) (4880:4880:4880))
        (PORT d[9] (4242:4242:4242) (4385:4385:4385))
        (PORT d[10] (4449:4449:4449) (4638:4638:4638))
        (PORT d[11] (2394:2394:2394) (2531:2531:2531))
        (PORT d[12] (4775:4775:4775) (4710:4710:4710))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2662:2662:2662))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2469:2469:2469))
        (PORT d[0] (3382:3382:3382) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4413:4413:4413))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4783:4783:4783))
        (PORT d[1] (2903:2903:2903) (3000:3000:3000))
        (PORT d[2] (3624:3624:3624) (3627:3627:3627))
        (PORT d[3] (3009:3009:3009) (3124:3124:3124))
        (PORT d[4] (5035:5035:5035) (5166:5166:5166))
        (PORT d[5] (3291:3291:3291) (3562:3562:3562))
        (PORT d[6] (2230:2230:2230) (2312:2312:2312))
        (PORT d[7] (1788:1788:1788) (1818:1818:1818))
        (PORT d[8] (1427:1427:1427) (1465:1465:1465))
        (PORT d[9] (1911:1911:1911) (1967:1967:1967))
        (PORT d[10] (1556:1556:1556) (1601:1601:1601))
        (PORT d[11] (1959:1959:1959) (2014:2014:2014))
        (PORT d[12] (1853:1853:1853) (1906:1906:1906))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3080:3080:3080))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (4473:4473:4473) (4393:4393:4393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1974:1974:1974))
        (PORT clk (2515:2515:2515) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2804:2804:2804))
        (PORT d[1] (3388:3388:3388) (3387:3387:3387))
        (PORT d[2] (2663:2663:2663) (2739:2739:2739))
        (PORT d[3] (3638:3638:3638) (3642:3642:3642))
        (PORT d[4] (3099:3099:3099) (3122:3122:3122))
        (PORT d[5] (2455:2455:2455) (2473:2473:2473))
        (PORT d[6] (3335:3335:3335) (3341:3341:3341))
        (PORT d[7] (3657:3657:3657) (3651:3651:3651))
        (PORT d[8] (2691:2691:2691) (2701:2701:2701))
        (PORT d[9] (2473:2473:2473) (2504:2504:2504))
        (PORT d[10] (2479:2479:2479) (2497:2497:2497))
        (PORT d[11] (2907:2907:2907) (2985:2985:2985))
        (PORT d[12] (2721:2721:2721) (2723:2723:2723))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2816:2816:2816))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (PORT d[0] (2961:2961:2961) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4930:4930:4930) (5007:5007:5007))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5294:5294:5294) (5666:5666:5666))
        (PORT d[1] (3439:3439:3439) (3609:3609:3609))
        (PORT d[2] (4330:4330:4330) (4557:4557:4557))
        (PORT d[3] (3349:3349:3349) (3510:3510:3510))
        (PORT d[4] (5403:5403:5403) (5563:5563:5563))
        (PORT d[5] (4283:4283:4283) (4532:4532:4532))
        (PORT d[6] (3478:3478:3478) (3569:3569:3569))
        (PORT d[7] (3129:3129:3129) (3235:3235:3235))
        (PORT d[8] (3117:3117:3117) (3199:3199:3199))
        (PORT d[9] (2356:2356:2356) (2497:2497:2497))
        (PORT d[10] (4438:4438:4438) (4393:4393:4393))
        (PORT d[11] (3301:3301:3301) (3444:3444:3444))
        (PORT d[12] (3829:3829:3829) (3849:3849:3849))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2861:2861:2861))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (4147:4147:4147) (4081:4081:4081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3184:3184:3184))
        (PORT clk (2518:2518:2518) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (4007:4007:4007))
        (PORT d[1] (3112:3112:3112) (3201:3201:3201))
        (PORT d[2] (3042:3042:3042) (3187:3187:3187))
        (PORT d[3] (5706:5706:5706) (5731:5731:5731))
        (PORT d[4] (5214:5214:5214) (5348:5348:5348))
        (PORT d[5] (2785:2785:2785) (2989:2989:2989))
        (PORT d[6] (5514:5514:5514) (5445:5445:5445))
        (PORT d[7] (6167:6167:6167) (6317:6317:6317))
        (PORT d[8] (9267:9267:9267) (9297:9297:9297))
        (PORT d[9] (3515:3515:3515) (3603:3603:3603))
        (PORT d[10] (4395:4395:4395) (4523:4523:4523))
        (PORT d[11] (4313:4313:4313) (4593:4593:4593))
        (PORT d[12] (5723:5723:5723) (5753:5753:5753))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (4851:4851:4851))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (PORT d[0] (3720:3720:3720) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4626:4626:4626))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4786:4786:4786))
        (PORT d[1] (2956:2956:2956) (3045:3045:3045))
        (PORT d[2] (3930:3930:3930) (4092:4092:4092))
        (PORT d[3] (2996:2996:2996) (3118:3118:3118))
        (PORT d[4] (4620:4620:4620) (4708:4708:4708))
        (PORT d[5] (3659:3659:3659) (3929:3929:3929))
        (PORT d[6] (2932:2932:2932) (2940:2940:2940))
        (PORT d[7] (2791:2791:2791) (2888:2888:2888))
        (PORT d[8] (2497:2497:2497) (2531:2531:2531))
        (PORT d[9] (2005:2005:2005) (2114:2114:2114))
        (PORT d[10] (2259:2259:2259) (2304:2304:2304))
        (PORT d[11] (3037:3037:3037) (3081:3081:3081))
        (PORT d[12] (2302:2302:2302) (2348:2348:2348))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2606:2606:2606))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (3551:3551:3551) (3619:3619:3619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2365:2365:2365))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3706:3706:3706))
        (PORT d[1] (2857:2857:2857) (2923:2923:2923))
        (PORT d[2] (2776:2776:2776) (2943:2943:2943))
        (PORT d[3] (4265:4265:4265) (4248:4248:4248))
        (PORT d[4] (3090:3090:3090) (3123:3123:3123))
        (PORT d[5] (2684:2684:2684) (2846:2846:2846))
        (PORT d[6] (3395:3395:3395) (3415:3415:3415))
        (PORT d[7] (4990:4990:4990) (4953:4953:4953))
        (PORT d[8] (3038:3038:3038) (3053:3053:3053))
        (PORT d[9] (2140:2140:2140) (2213:2213:2213))
        (PORT d[10] (3459:3459:3459) (3447:3447:3447))
        (PORT d[11] (2877:2877:2877) (2951:2951:2951))
        (PORT d[12] (3625:3625:3625) (3607:3607:3607))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2521:2521:2521))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (4204:4204:4204) (4050:4050:4050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2434:2434:2434))
        (PORT clk (2558:2558:2558) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3824:3824:3824))
        (PORT d[1] (3427:3427:3427) (3451:3451:3451))
        (PORT d[2] (3102:3102:3102) (3120:3120:3120))
        (PORT d[3] (4908:4908:4908) (5145:5145:5145))
        (PORT d[4] (3469:3469:3469) (3438:3438:3438))
        (PORT d[5] (3232:3232:3232) (3424:3424:3424))
        (PORT d[6] (3670:3670:3670) (3771:3771:3771))
        (PORT d[7] (3503:3503:3503) (3565:3565:3565))
        (PORT d[8] (4044:4044:4044) (3995:3995:3995))
        (PORT d[9] (4783:4783:4783) (4668:4668:4668))
        (PORT d[10] (5374:5374:5374) (5354:5354:5354))
        (PORT d[11] (3402:3402:3402) (3577:3577:3577))
        (PORT d[12] (3944:3944:3944) (3977:3977:3977))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2834:2834:2834))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (PORT d[0] (3459:3459:3459) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5076:5076:5076))
        (PORT clk (2517:2517:2517) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2854:2854:2854))
        (PORT d[1] (3809:3809:3809) (3937:3937:3937))
        (PORT d[2] (2945:2945:2945) (3172:3172:3172))
        (PORT d[3] (4228:4228:4228) (4192:4192:4192))
        (PORT d[4] (4685:4685:4685) (4608:4608:4608))
        (PORT d[5] (3968:3968:3968) (4041:4041:4041))
        (PORT d[6] (4313:4313:4313) (4385:4385:4385))
        (PORT d[7] (4578:4578:4578) (4512:4512:4512))
        (PORT d[8] (4585:4585:4585) (4514:4514:4514))
        (PORT d[9] (2999:2999:2999) (3147:3147:3147))
        (PORT d[10] (3585:3585:3585) (3695:3695:3695))
        (PORT d[11] (2383:2383:2383) (2527:2527:2527))
        (PORT d[12] (4497:4497:4497) (4444:4444:4444))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2092:2092:2092))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (PORT d[0] (2800:2800:2800) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2579:2579:2579))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2944:2944:2944))
        (PORT d[1] (3631:3631:3631) (3714:3714:3714))
        (PORT d[2] (2753:2753:2753) (2787:2787:2787))
        (PORT d[3] (4251:4251:4251) (4370:4370:4370))
        (PORT d[4] (5485:5485:5485) (5695:5695:5695))
        (PORT d[5] (2374:2374:2374) (2505:2505:2505))
        (PORT d[6] (4519:4519:4519) (4706:4706:4706))
        (PORT d[7] (3371:3371:3371) (3512:3512:3512))
        (PORT d[8] (3026:3026:3026) (3044:3044:3044))
        (PORT d[9] (2588:2588:2588) (2795:2795:2795))
        (PORT d[10] (4729:4729:4729) (4701:4701:4701))
        (PORT d[11] (3440:3440:3440) (3607:3607:3607))
        (PORT d[12] (3705:3705:3705) (3757:3757:3757))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2421:2421:2421))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (5472:5472:5472) (5481:5481:5481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5483:5483:5483) (5207:5207:5207))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3283:3283:3283))
        (PORT d[1] (3514:3514:3514) (3749:3749:3749))
        (PORT d[2] (3593:3593:3593) (3781:3781:3781))
        (PORT d[3] (4389:4389:4389) (4411:4411:4411))
        (PORT d[4] (4094:4094:4094) (4153:4153:4153))
        (PORT d[5] (3005:3005:3005) (3124:3124:3124))
        (PORT d[6] (4487:4487:4487) (4482:4482:4482))
        (PORT d[7] (4463:4463:4463) (4476:4476:4476))
        (PORT d[8] (5324:5324:5324) (5183:5183:5183))
        (PORT d[9] (4486:4486:4486) (4517:4517:4517))
        (PORT d[10] (4266:4266:4266) (4364:4364:4364))
        (PORT d[11] (2781:2781:2781) (2969:2969:2969))
        (PORT d[12] (4835:4835:4835) (4823:4823:4823))
        (PORT clk (2507:2507:2507) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3604:3604:3604))
        (PORT clk (2507:2507:2507) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (3259:3259:3259) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4449:4449:4449))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (4136:4136:4136))
        (PORT d[1] (2960:2960:2960) (3044:3044:3044))
        (PORT d[2] (3627:3627:3627) (3627:3627:3627))
        (PORT d[3] (2954:2954:2954) (3068:3068:3068))
        (PORT d[4] (5024:5024:5024) (5153:5153:5153))
        (PORT d[5] (3550:3550:3550) (3763:3763:3763))
        (PORT d[6] (2217:2217:2217) (2298:2298:2298))
        (PORT d[7] (2414:2414:2414) (2519:2519:2519))
        (PORT d[8] (1426:1426:1426) (1464:1464:1464))
        (PORT d[9] (1891:1891:1891) (1948:1948:1948))
        (PORT d[10] (1875:1875:1875) (1925:1925:1925))
        (PORT d[11] (1958:1958:1958) (2013:2013:2013))
        (PORT d[12] (1526:1526:1526) (1572:1572:1572))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2082:2082:2082))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3724:3724:3724) (3662:3662:3662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1607:1607:1607))
        (PORT clk (2515:2515:2515) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2541:2541:2541))
        (PORT d[1] (3440:3440:3440) (3440:3440:3440))
        (PORT d[2] (2661:2661:2661) (2736:2736:2736))
        (PORT d[3] (3885:3885:3885) (3869:3869:3869))
        (PORT d[4] (3211:3211:3211) (3222:3222:3222))
        (PORT d[5] (2367:2367:2367) (2535:2535:2535))
        (PORT d[6] (3036:3036:3036) (3052:3052:3052))
        (PORT d[7] (3650:3650:3650) (3641:3641:3641))
        (PORT d[8] (2697:2697:2697) (2708:2708:2708))
        (PORT d[9] (1824:1824:1824) (1892:1892:1892))
        (PORT d[10] (2467:2467:2467) (2488:2488:2488))
        (PORT d[11] (2564:2564:2564) (2646:2646:2646))
        (PORT d[12] (2121:2121:2121) (2137:2137:2137))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2575:2575:2575))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (PORT d[0] (4379:4379:4379) (4229:4229:4229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (5059:5059:5059))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5288:5288:5288) (5661:5661:5661))
        (PORT d[1] (3446:3446:3446) (3618:3618:3618))
        (PORT d[2] (4341:4341:4341) (4571:4571:4571))
        (PORT d[3] (3708:3708:3708) (3853:3853:3853))
        (PORT d[4] (5391:5391:5391) (5549:5549:5549))
        (PORT d[5] (3640:3640:3640) (3929:3929:3929))
        (PORT d[6] (3466:3466:3466) (3557:3557:3557))
        (PORT d[7] (2742:2742:2742) (2905:2905:2905))
        (PORT d[8] (3361:3361:3361) (3392:3392:3392))
        (PORT d[9] (2295:2295:2295) (2420:2420:2420))
        (PORT d[10] (4124:4124:4124) (4087:4087:4087))
        (PORT d[11] (3281:3281:3281) (3422:3422:3422))
        (PORT d[12] (4810:4810:4810) (4802:4802:4802))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (3954:3954:3954))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (4984:4984:4984) (4777:4777:4777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3465:3465:3465))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3972:3972:3972))
        (PORT d[1] (2525:2525:2525) (2621:2621:2621))
        (PORT d[2] (3056:3056:3056) (3203:3203:3203))
        (PORT d[3] (5699:5699:5699) (5736:5736:5736))
        (PORT d[4] (5207:5207:5207) (5340:5340:5340))
        (PORT d[5] (2815:2815:2815) (3024:3024:3024))
        (PORT d[6] (5202:5202:5202) (5142:5142:5142))
        (PORT d[7] (6533:6533:6533) (6675:6675:6675))
        (PORT d[8] (9000:9000:9000) (9033:9033:9033))
        (PORT d[9] (3567:3567:3567) (3649:3649:3649))
        (PORT d[10] (4366:4366:4366) (4493:4493:4493))
        (PORT d[11] (4613:4613:4613) (4882:4882:4882))
        (PORT d[12] (5658:5658:5658) (5683:5683:5683))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1299:1299:1299))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (4807:4807:4807) (4624:4624:4624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2469:2469:2469))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3556:3556:3556))
        (PORT d[1] (3463:3463:3463) (3490:3490:3490))
        (PORT d[2] (3404:3404:3404) (3401:3401:3401))
        (PORT d[3] (5198:5198:5198) (5420:5420:5420))
        (PORT d[4] (3448:3448:3448) (3417:3417:3417))
        (PORT d[5] (3221:3221:3221) (3414:3414:3414))
        (PORT d[6] (3392:3392:3392) (3517:3517:3517))
        (PORT d[7] (3490:3490:3490) (3551:3551:3551))
        (PORT d[8] (4330:4330:4330) (4271:4271:4271))
        (PORT d[9] (4738:4738:4738) (4623:4623:4623))
        (PORT d[10] (5183:5183:5183) (5296:5296:5296))
        (PORT d[11] (3766:3766:3766) (3949:3949:3949))
        (PORT d[12] (4024:4024:4024) (4065:4065:4065))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2970:2970:2970))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT d[0] (3032:3032:3032) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5603:5603:5603) (5411:5411:5411))
        (PORT clk (2522:2522:2522) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2903:2903:2903))
        (PORT d[1] (4168:4168:4168) (4294:4294:4294))
        (PORT d[2] (2926:2926:2926) (3151:3151:3151))
        (PORT d[3] (3625:3625:3625) (3615:3615:3615))
        (PORT d[4] (4666:4666:4666) (4586:4586:4586))
        (PORT d[5] (4295:4295:4295) (4369:4369:4369))
        (PORT d[6] (5132:5132:5132) (5138:5138:5138))
        (PORT d[7] (4609:4609:4609) (4541:4541:4541))
        (PORT d[8] (4569:4569:4569) (4494:4494:4494))
        (PORT d[9] (4275:4275:4275) (4421:4421:4421))
        (PORT d[10] (4487:4487:4487) (4506:4506:4506))
        (PORT d[11] (2743:2743:2743) (2882:2882:2882))
        (PORT d[12] (4493:4493:4493) (4441:4441:4441))
        (PORT clk (2517:2517:2517) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1835:1835:1835))
        (PORT clk (2517:2517:2517) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2511:2511:2511))
        (PORT d[0] (3030:3030:3030) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1872:1872:1872))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3548:3548:3548))
        (PORT d[1] (3068:3068:3068) (3092:3092:3092))
        (PORT d[2] (3448:3448:3448) (3564:3564:3564))
        (PORT d[3] (2295:2295:2295) (2281:2281:2281))
        (PORT d[4] (2645:2645:2645) (2623:2623:2623))
        (PORT d[5] (2480:2480:2480) (2675:2675:2675))
        (PORT d[6] (3788:3788:3788) (3921:3921:3921))
        (PORT d[7] (3837:3837:3837) (3894:3894:3894))
        (PORT d[8] (3586:3586:3586) (3524:3524:3524))
        (PORT d[9] (4027:4027:4027) (3925:3925:3925))
        (PORT d[10] (4690:4690:4690) (4680:4680:4680))
        (PORT d[11] (3376:3376:3376) (3543:3543:3543))
        (PORT d[12] (4558:4558:4558) (4578:4578:4578))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1181:1181:1181))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (2037:2037:2037) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4689:4689:4689))
        (PORT clk (2541:2541:2541) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2443:2443:2443))
        (PORT d[1] (3709:3709:3709) (3827:3827:3827))
        (PORT d[2] (2896:2896:2896) (3120:3120:3120))
        (PORT d[3] (3911:3911:3911) (3839:3839:3839))
        (PORT d[4] (3935:3935:3935) (3864:3864:3864))
        (PORT d[5] (3271:3271:3271) (3343:3343:3343))
        (PORT d[6] (3826:3826:3826) (3765:3765:3765))
        (PORT d[7] (3494:3494:3494) (3427:3427:3427))
        (PORT d[8] (4418:4418:4418) (4323:4323:4323))
        (PORT d[9] (3832:3832:3832) (3862:3862:3862))
        (PORT d[10] (3817:3817:3817) (3842:3842:3842))
        (PORT d[11] (2421:2421:2421) (2573:2573:2573))
        (PORT d[12] (4127:4127:4127) (4041:4041:4041))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1568:1568:1568))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2530:2530:2530))
        (PORT d[0] (2191:2191:2191) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2143:2143:2143))
        (PORT clk (2566:2566:2566) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3452:3452:3452))
        (PORT d[1] (3106:3106:3106) (3121:3121:3121))
        (PORT d[2] (3109:3109:3109) (3128:3128:3128))
        (PORT d[3] (2659:2659:2659) (2647:2647:2647))
        (PORT d[4] (3387:3387:3387) (3350:3350:3350))
        (PORT d[5] (2865:2865:2865) (3063:3063:3063))
        (PORT d[6] (3435:3435:3435) (3569:3569:3569))
        (PORT d[7] (3520:3520:3520) (3586:3586:3586))
        (PORT d[8] (3637:3637:3637) (3580:3580:3580))
        (PORT d[9] (4760:4760:4760) (4642:4642:4642))
        (PORT d[10] (5059:5059:5059) (5046:5046:5046))
        (PORT d[11] (3708:3708:3708) (3874:3874:3874))
        (PORT d[12] (3586:3586:3586) (3621:3621:3621))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1765:1765:1765))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d[0] (2539:2539:2539) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (4988:4988:4988))
        (PORT clk (2525:2525:2525) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2486:2486:2486))
        (PORT d[1] (3735:3735:3735) (3858:3858:3858))
        (PORT d[2] (3208:3208:3208) (3401:3401:3401))
        (PORT d[3] (3987:3987:3987) (3920:3920:3920))
        (PORT d[4] (4790:4790:4790) (4688:4688:4688))
        (PORT d[5] (3635:3635:3635) (3712:3712:3712))
        (PORT d[6] (4751:4751:4751) (4825:4825:4825))
        (PORT d[7] (3882:3882:3882) (3817:3817:3817))
        (PORT d[8] (4245:4245:4245) (4178:4178:4178))
        (PORT d[9] (4193:4193:4193) (4221:4221:4221))
        (PORT d[10] (3815:3815:3815) (3843:3843:3843))
        (PORT d[11] (2322:2322:2322) (2463:2463:2463))
        (PORT d[12] (4486:4486:4486) (4405:4405:4405))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1909:1909:1909))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2509:2509:2509))
        (PORT d[0] (2516:2516:2516) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (612:612:612))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE we)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (5811:5811:5811) (5466:5466:5466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5151:5151:5151) (4866:4866:4866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5745:5745:5745) (5384:5384:5384))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (580:580:580))
        (PORT datab (729:729:729) (723:723:723))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (595:595:595))
        (PORT datab (735:735:735) (731:731:731))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (674:674:674))
        (PORT datab (573:573:573) (568:568:568))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (610:610:610))
        (PORT datab (696:696:696) (706:706:706))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (736:736:736))
        (PORT datab (600:600:600) (586:586:586))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (577:577:577))
        (PORT datab (1186:1186:1186) (1140:1140:1140))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1231:1231:1231))
        (PORT datab (406:406:406) (409:409:409))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1229:1229:1229))
        (PORT datab (400:400:400) (402:402:402))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (711:711:711))
        (PORT datab (612:612:612) (588:588:588))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (PORT datab (618:618:618) (599:599:599))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (870:870:870))
        (PORT datab (361:361:361) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (881:881:881))
        (PORT datab (648:648:648) (623:623:623))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2256:2256:2256) (2122:2122:2122))
        (PORT datab (1396:1396:1396) (1423:1423:1423))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (587:587:587))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (603:603:603))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (568:568:568))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (604:604:604))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (595:595:595))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (404:404:404))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (685:685:685))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (922:922:922))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (711:711:711))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (699:699:699))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (678:678:678))
        (PORT datab (905:905:905) (877:877:877))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (691:691:691))
        (PORT datab (654:654:654) (652:652:652))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (866:866:866))
        (PORT datab (679:679:679) (668:668:668))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (914:914:914))
        (PORT datab (941:941:941) (919:919:919))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (960:960:960))
        (PORT datab (953:953:953) (932:932:932))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (974:974:974))
        (PORT datab (628:628:628) (612:612:612))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (894:894:894))
        (PORT datab (623:623:623) (606:606:606))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (942:942:942))
        (PORT datab (634:634:634) (617:617:617))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (356:356:356))
        (PORT datab (944:944:944) (909:909:909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2199:2199:2199))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2489:2489:2489))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (2428:2428:2428) (2357:2357:2357))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1598:1598:1598))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (2422:2422:2422) (2357:2357:2357))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (2225:2225:2225) (2158:2158:2158))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2112:2112:2112))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2134:2134:2134))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (2195:2195:2195) (2120:2120:2120))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[32\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (2154:2154:2154) (2085:2085:2085))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2420:2420:2420))
        (PORT datab (696:696:696) (693:693:693))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2406:2406:2406))
        (PORT datab (698:698:698) (696:696:696))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1192:1192:1192))
        (PORT datab (2188:2188:2188) (2204:2204:2204))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2150:2150:2150))
        (PORT datab (912:912:912) (890:890:890))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (610:610:610))
        (PORT datab (1868:1868:1868) (1866:1866:1866))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2332:2332:2332))
        (PORT datab (611:611:611) (586:586:586))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1633:1633:1633))
        (PORT datab (615:615:615) (604:604:604))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (621:621:621))
        (PORT datab (715:715:715) (697:697:697))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1396:1396:1396))
        (PORT datab (1131:1131:1131) (1089:1089:1089))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (640:640:640))
        (PORT datab (406:406:406) (410:410:410))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (673:673:673))
        (PORT datab (1154:1154:1154) (1123:1123:1123))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (706:706:706))
        (PORT datab (635:635:635) (624:624:624))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1050:1050:1050))
        (PORT datab (719:719:719) (702:702:702))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (641:641:641))
        (PORT datab (2197:2197:2197) (2202:2202:2202))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2812:2812:2812) (2721:2721:2721))
        (PORT datab (701:701:701) (683:683:683))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2484:2484:2484))
        (PORT datab (677:677:677) (663:663:663))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (664:664:664))
        (PORT datab (2423:2423:2423) (2367:2367:2367))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (674:674:674))
        (PORT datab (2846:2846:2846) (2760:2760:2760))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (937:937:937))
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2549:2549:2549) (2445:2445:2445))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1650:1650:1650))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2127:2127:2127))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2395:2395:2395) (2324:2324:2324))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (2278:2278:2278) (2216:2216:2216))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (1948:1948:1948))
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2469:2469:2469) (2383:2383:2383))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2687:2687:2687) (2654:2654:2654))
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (2397:2397:2397) (2312:2312:2312))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (815:815:815))
        (PORT datab (2070:2070:2070) (2032:2032:2032))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (819:819:819))
        (PORT datab (2026:2026:2026) (1978:1978:1978))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2019:2019:2019))
        (PORT datab (944:944:944) (898:898:898))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2200:2200:2200))
        (PORT datab (920:920:920) (874:874:874))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2314:2314:2314) (2253:2253:2253))
        (PORT datab (847:847:847) (809:809:809))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (846:846:846))
        (PORT datab (2277:2277:2277) (2217:2217:2217))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1645:1645:1645))
        (PORT datab (849:849:849) (825:825:825))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (885:885:885))
        (PORT datab (2265:2265:2265) (2195:2195:2195))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2205:2205:2205))
        (PORT datab (968:968:968) (932:932:932))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (899:899:899))
        (PORT datab (1296:1296:1296) (1305:1305:1305))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1192:1192:1192))
        (PORT datab (2545:2545:2545) (2491:2491:2491))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1758:1758:1758))
        (PORT datab (1989:1989:1989) (1923:1923:1923))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1156:1156:1156))
        (PORT datab (2064:2064:2064) (1999:1999:1999))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3077:3077:3077) (2985:2985:2985))
        (PORT datab (2345:2345:2345) (2189:2189:2189))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1310:1310:1310) (1343:1343:1343))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1939:1939:1939))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (2020:2020:2020) (1953:1953:1953))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1911:1911:1911))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1950:1950:1950))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (2262:2262:2262) (2203:2203:2203))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (2031:2031:2031))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2196:2196:2196))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2203:2203:2203))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1885:1885:1885))
        (PORT datab (2402:2402:2402) (2390:2390:2390))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2149:2149:2149))
        (PORT datab (2070:2070:2070) (1938:1938:1938))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1353:1353:1353))
        (PORT datab (1854:1854:1854) (1855:1855:1855))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2535:2535:2535) (2514:2514:2514))
        (PORT datab (2183:2183:2183) (2135:2135:2135))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2804:2804:2804) (2770:2770:2770))
        (PORT datab (1252:1252:1252) (1275:1275:1275))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2289:2289:2289))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (2420:2420:2420) (2368:2368:2368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2248:2248:2248))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (1924:1924:1924) (1881:1881:1881))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1910:1910:1910))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1970:1970:1970))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[32\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (1903:1903:1903) (1854:1854:1854))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1164:1164:1164))
        (PORT datab (1220:1220:1220) (1172:1172:1172))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1127:1127:1127))
        (PORT datab (1194:1194:1194) (1158:1158:1158))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1592:1592:1592))
        (PORT datab (1212:1212:1212) (1170:1170:1170))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (920:920:920))
        (PORT datab (896:896:896) (867:867:867))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (886:886:886))
        (PORT datab (1211:1211:1211) (1188:1188:1188))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (589:589:589))
        (PORT datab (1547:1547:1547) (1520:1520:1520))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (604:604:604))
        (PORT datab (935:935:935) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (558:558:558))
        (PORT datab (925:925:925) (905:905:905))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1253:1253:1253))
        (PORT datab (448:448:448) (452:452:452))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1467:1467:1467))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (658:658:658))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (435:435:435))
        (PORT datab (1253:1253:1253) (1276:1276:1276))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (PORT datab (1060:1060:1060) (997:997:997))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1181:1181:1181))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (917:917:917))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (972:972:972))
        (PORT datab (935:935:935) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1503:1503:1503))
        (PORT datab (628:628:628) (619:619:619))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (431:431:431))
        (PORT datab (1171:1171:1171) (1139:1139:1139))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (460:460:460))
        (PORT datab (1266:1266:1266) (1219:1219:1219))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1300:1300:1300) (1271:1271:1271))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (656:656:656))
        (PORT datab (656:656:656) (640:640:640))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (464:464:464))
        (PORT datab (655:655:655) (649:649:649))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (465:465:465))
        (PORT datab (627:627:627) (621:621:621))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (727:727:727))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[33\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (2199:2199:2199) (2129:2129:2129))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2727:2727:2727) (2645:2645:2645))
        (PORT datab (682:682:682) (671:671:671))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1702:1702:1702))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1879:1879:1879) (1887:1887:1887))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (911:911:911))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[34\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1388:1388:1388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (668:668:668))
        (PORT datab (2500:2500:2500) (2499:2499:2499))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2120:2120:2120))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (2263:2263:2263) (2200:2200:2200))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1194:1194:1194))
        (PORT datab (722:722:722) (737:737:737))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (699:699:699))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[35\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (2177:2177:2177) (2099:2099:2099))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (1633:1633:1633) (1644:1644:1644))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2450:2450:2450) (2368:2368:2368))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1940:1940:1940))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[35\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (1936:1936:1936) (1879:1879:1879))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1242:1242:1242))
        (PORT datab (403:403:403) (420:420:420))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (629:629:629))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1194:1194:1194))
        (PORT datab (760:760:760) (762:762:762))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out18)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[36\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (1958:1958:1958) (1945:1945:1945))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[37\]\~74)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (735:735:735))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datad (1991:1991:1991) (1879:1879:1879))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (643:643:643))
        (PORT datab (2363:2363:2363) (2291:2291:2291))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~110)
    (DELAY
      (ABSOLUTE
        (PORT datad (2687:2687:2687) (2662:2662:2662))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (1854:1854:1854) (1862:1862:1862))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2157:2157:2157))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out18)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[36\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2309:2309:2309))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[37\]\~74)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1128:1128:1128))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datad (391:391:391) (393:393:393))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (1952:1952:1952))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~110)
    (DELAY
      (ABSOLUTE
        (PORT datad (2102:2102:2102) (1954:1954:1954))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (619:619:619) (619:619:619))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~110)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (448:448:448))
        (PORT datad (595:595:595) (585:585:585))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (1193:1193:1193) (1158:1158:1158))
        (PORT datad (714:714:714) (717:717:717))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (979:979:979) (960:960:960))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult17.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[8] (2435:2435:2435) (2473:2473:2473))
        (PORT datab[8] (2435:2435:2435) (2473:2473:2473))
        (IOPATH dataa dataout (3193:3193:3193) (3193:3193:3193))
        (IOPATH datab dataout (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult17.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[8] (1778:1778:1778) (1845:1845:1845))
        (PORT datab[8] (1778:1778:1778) (1845:1845:1845))
        (IOPATH dataa dataout (3193:3193:3193) (3193:3193:3193))
        (IOPATH datab dataout (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (555:555:555))
        (PORT datab (991:991:991) (980:980:980))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (932:932:932))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (888:888:888))
        (PORT datab (385:385:385) (381:381:381))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (391:391:391))
        (PORT datab (1016:1016:1016) (991:991:991))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (915:915:915) (894:894:894))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (897:897:897))
        (PORT datab (345:345:345) (354:354:354))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (388:388:388))
        (PORT datab (952:952:952) (933:933:933))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (995:995:995))
        (PORT datab (342:342:342) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (562:562:562))
        (PORT datab (982:982:982) (960:960:960))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1004:1004:1004))
        (PORT datab (348:348:348) (347:347:347))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1073:1073:1073))
        (PORT datab (384:384:384) (379:379:379))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (394:394:394))
        (PORT datab (1296:1296:1296) (1284:1284:1284))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (899:899:899))
        (PORT datab (1264:1264:1264) (1247:1247:1247))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (928:928:928))
        (PORT datab (1338:1338:1338) (1306:1306:1306))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1470:1470:1470))
        (PORT datab (943:943:943) (913:913:913))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1183:1183:1183))
        (PORT datab (668:668:668) (647:647:647))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (2062:2062:2062))
        (PORT datab (909:909:909) (901:901:901))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (933:933:933))
        (PORT datab (921:921:921) (909:909:909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (872:872:872))
        (PORT datab (966:966:966) (941:941:941))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (616:616:616))
        (PORT datab (975:975:975) (951:951:951))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (961:961:961))
        (PORT datab (956:956:956) (932:932:932))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (696:696:696))
        (PORT datab (923:923:923) (911:911:911))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1898:1898:1898) (1839:1839:1839))
        (PORT datab (726:726:726) (710:710:710))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (903:903:903))
        (PORT datab (677:677:677) (666:666:666))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (924:924:924))
        (PORT datab (651:651:651) (648:648:648))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (913:913:913))
        (PORT datab (935:935:935) (909:909:909))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1378:1378:1378))
        (PORT datab (645:645:645) (640:640:640))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (721:721:721))
        (PORT datab (931:931:931) (918:918:918))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (951:951:951))
        (PORT datab (754:754:754) (755:755:755))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (918:918:918))
        (PORT datab (756:756:756) (756:756:756))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1138:1138:1138))
        (PORT datab (1065:1065:1065) (1043:1043:1043))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1251:1251:1251))
        (PORT datab (921:921:921) (883:883:883))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (782:782:782))
        (PORT datab (644:644:644) (639:639:639))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (667:667:667))
        (PORT datab (773:773:773) (775:775:775))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (686:686:686))
        (PORT datab (767:767:767) (781:781:781))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (685:685:685))
        (PORT datab (802:802:802) (803:803:803))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (411:411:411))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (448:448:448))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (465:465:465))
        (PORT datab (451:451:451) (457:457:457))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (754:754:754))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (774:774:774) (778:778:778))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1199:1199:1199))
        (PORT datab (420:420:420) (443:443:443))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (407:407:407) (425:425:425))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (776:776:776))
        (PORT datab (676:676:676) (686:686:686))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1549:1549:1549))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (552:552:552))
        (PORT datab (973:973:973) (959:959:959))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1242:1242:1242))
        (PORT datab (594:594:594) (581:581:581))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (677:677:677))
        (PORT datab (770:770:770) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (725:725:725))
        (PORT datab (850:850:850) (810:810:810))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2091:2091:2091))
        (PORT datab (968:968:968) (953:953:953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (963:963:963))
        (PORT datab (351:351:351) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (707:707:707))
        (PORT datab (1023:1023:1023) (1011:1011:1011))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1009:1009:1009) (1009:1009:1009))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1062:1062:1062))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1485:1485:1485))
        (PORT datab (984:984:984) (959:959:959))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (736:736:736))
        (PORT datab (1983:1983:1983) (2030:2030:2030))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (554:554:554))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2705:2705:2705) (2686:2686:2686))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (821:821:821))
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (380:380:380))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (2441:2441:2441) (2516:2516:2516))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (644:644:644))
        (PORT datab (730:730:730) (746:746:746))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (PORT datab (768:768:768) (788:788:788))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1940:1940:1940) (1943:1943:1943))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (902:902:902))
        (PORT datab (1652:1652:1652) (1657:1657:1657))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (453:453:453))
        (PORT datab (794:794:794) (801:801:801))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (2076:2076:2076))
        (PORT datab (668:668:668) (665:665:665))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (659:659:659))
        (PORT datab (455:455:455) (463:463:463))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (621:621:621))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2526:2526:2526) (2478:2478:2478))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1046:1046:1046))
        (PORT datab (742:742:742) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (454:454:454))
        (PORT datab (412:412:412) (433:433:433))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (633:633:633))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (2491:2491:2491) (2420:2420:2420))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (679:679:679))
        (PORT datab (731:731:731) (748:748:748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (673:673:673))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (2486:2486:2486) (2420:2420:2420))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2514:2514:2514) (2445:2445:2445))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (646:646:646))
        (PORT datab (2702:2702:2702) (2690:2690:2690))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (624:624:624))
        (PORT datab (807:807:807) (817:817:817))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (882:882:882) (868:868:868))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (2506:2506:2506) (2435:2435:2435))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (679:679:679))
        (PORT datab (772:772:772) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1394:1394:1394) (1369:1369:1369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2380:2380:2380))
        (PORT datab (642:642:642) (637:637:637))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (639:639:639) (633:633:633))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (416:416:416))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (2519:2519:2519) (2450:2450:2450))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (685:685:685))
        (PORT datab (2246:2246:2246) (2280:2280:2280))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (794:794:794))
        (PORT datab (642:642:642) (637:637:637))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (927:927:927) (903:903:903))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2471:2471:2471) (2418:2418:2418))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (656:656:656))
        (PORT datab (806:806:806) (807:807:807))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (899:899:899))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2564:2564:2564) (2481:2481:2481))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (710:710:710))
        (PORT datab (769:769:769) (772:772:772))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1230:1230:1230))
        (PORT datab (1003:1003:1003) (986:986:986))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1021:1021:1021))
        (PORT datab (792:792:792) (790:790:790))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (686:686:686))
        (PORT datab (719:719:719) (733:733:733))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (993:993:993))
        (PORT datab (989:989:989) (978:978:978))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (434:434:434))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1137:1137:1137))
        (PORT datab (1077:1077:1077) (1056:1056:1056))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1004:1004:1004))
        (PORT datab (1012:1012:1012) (987:987:987))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1041:1041:1041))
        (PORT datab (1076:1076:1076) (1056:1056:1056))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1027:1027:1027))
        (PORT datab (1005:1005:1005) (1005:1005:1005))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1004:1004:1004))
        (PORT datab (955:955:955) (957:957:957))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1044:1044:1044))
        (PORT datab (1075:1075:1075) (1054:1054:1054))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1026:1026:1026))
        (PORT datab (1003:1003:1003) (1003:1003:1003))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1003:1003:1003))
        (PORT datab (954:954:954) (956:956:956))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1046:1046:1046))
        (PORT datab (1074:1074:1074) (1053:1053:1053))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (638:638:638))
        (PORT datab (1684:1684:1684) (1701:1701:1701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (705:705:705))
        (PORT datab (271:271:271) (314:314:314))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (644:644:644))
        (PORT datab (1262:1262:1262) (1238:1238:1238))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (665:665:665))
        (PORT datab (1685:1685:1685) (1702:1702:1702))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (974:974:974))
        (PORT datab (1389:1389:1389) (1389:1389:1389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (774:774:774))
        (PORT datab (1011:1011:1011) (1002:1002:1002))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1041:1041:1041))
        (PORT datab (1273:1273:1273) (1264:1264:1264))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (908:908:908))
        (PORT datab (1687:1687:1687) (1704:1704:1704))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1323:1323:1323))
        (PORT datab (1371:1371:1371) (1372:1372:1372))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1013:1013:1013))
        (PORT datab (1042:1042:1042) (1018:1018:1018))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (659:659:659))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1326:1326:1326))
        (PORT datab (1361:1361:1361) (1339:1339:1339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1548:1548:1548))
        (PORT datab (783:783:783) (781:781:781))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1323:1323:1323))
        (PORT datab (1370:1370:1370) (1371:1371:1371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (653:653:653))
        (PORT datab (793:793:793) (813:813:813))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1325:1325:1325))
        (PORT datab (1360:1360:1360) (1338:1338:1338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (694:694:694))
        (PORT datab (1028:1028:1028) (1005:1005:1005))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (663:663:663))
        (PORT datab (726:726:726) (741:741:741))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (986:986:986))
        (PORT datab (986:986:986) (983:983:983))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1322:1322:1322))
        (PORT datab (1018:1018:1018) (1006:1006:1006))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1324:1324:1324))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1559:1559:1559))
        (PORT datab (707:707:707) (684:684:684))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1023:1023:1023))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1735:1735:1735))
        (PORT datab (1756:1756:1756) (1755:1755:1755))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1735:1735:1735))
        (PORT datab (1756:1756:1756) (1756:1756:1756))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (613:613:613))
        (PORT datac (473:473:473) (532:532:532))
        (PORT datad (482:482:482) (528:528:528))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (550:550:550))
        (PORT datab (702:702:702) (745:745:745))
        (PORT datac (712:712:712) (748:748:748))
        (PORT datad (459:459:459) (504:504:504))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (775:775:775))
        (PORT datab (560:560:560) (623:623:623))
        (PORT datac (485:485:485) (556:556:556))
        (PORT datad (749:749:749) (772:772:772))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (825:825:825))
        (PORT datab (692:692:692) (685:685:685))
        (PORT datac (644:644:644) (639:639:639))
        (PORT datad (751:751:751) (780:780:780))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1391:1391:1391))
        (PORT datab (1205:1205:1205) (1281:1281:1281))
        (PORT datac (1594:1594:1594) (1534:1534:1534))
        (PORT datad (1230:1230:1230) (1177:1177:1177))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1507:1507:1507))
        (PORT datab (1205:1205:1205) (1280:1280:1280))
        (PORT datac (1260:1260:1260) (1341:1341:1341))
        (PORT datad (1892:1892:1892) (1835:1835:1835))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1387:1387:1387))
        (PORT datab (1205:1205:1205) (1281:1281:1281))
        (PORT datac (1308:1308:1308) (1273:1273:1273))
        (PORT datad (1449:1449:1449) (1480:1480:1480))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (316:316:316) (405:405:405))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2484:2484:2484))
        (PORT datab (1205:1205:1205) (1281:1281:1281))
        (PORT datac (1260:1260:1260) (1341:1341:1341))
        (PORT datad (1776:1776:1776) (1806:1806:1806))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1391:1391:1391))
        (PORT datab (1725:1725:1725) (1699:1699:1699))
        (PORT datac (1159:1159:1159) (1241:1241:1241))
        (PORT datad (1600:1600:1600) (1570:1570:1570))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (910:910:910))
        (PORT datab (449:449:449) (455:455:455))
        (PORT datac (406:406:406) (414:414:414))
        (PORT datad (382:382:382) (391:391:391))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (940:940:940))
        (PORT datab (1982:1982:1982) (1961:1961:1961))
        (PORT datac (2186:2186:2186) (2271:2271:2271))
        (PORT datad (335:335:335) (445:445:445))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (989:989:989))
        (PORT datab (1116:1116:1116) (1150:1150:1150))
        (PORT datac (3166:3166:3166) (3037:3037:3037))
        (PORT datad (2410:2410:2410) (2386:2386:2386))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2346:2346:2346))
        (PORT datab (1375:1375:1375) (1417:1417:1417))
        (PORT datac (2199:2199:2199) (2317:2317:2317))
        (PORT datad (712:712:712) (704:704:704))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2438:2438:2438))
        (PORT datab (1113:1113:1113) (1147:1147:1147))
        (PORT datac (1621:1621:1621) (1608:1608:1608))
        (PORT datad (2471:2471:2471) (2494:2494:2494))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (910:910:910))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1537:1537:1537))
        (PORT datab (2121:2121:2121) (2191:2191:2191))
        (PORT datad (833:833:833) (886:886:886))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (491:491:491))
        (PORT datab (1290:1290:1290) (1236:1236:1236))
        (PORT datac (1632:1632:1632) (1622:1622:1622))
        (PORT datad (833:833:833) (886:886:886))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1061:1061:1061) (1109:1109:1109))
        (PORT datad (672:672:672) (653:653:653))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1391:1391:1391))
        (PORT datab (1205:1205:1205) (1281:1281:1281))
        (PORT datac (882:882:882) (840:840:840))
        (PORT datad (2437:2437:2437) (2480:2480:2480))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1387:1387:1387))
        (PORT datab (1206:1206:1206) (1281:1281:1281))
        (PORT datac (2031:2031:2031) (1991:1991:1991))
        (PORT datad (1610:1610:1610) (1549:1549:1549))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (907:907:907))
        (PORT datab (447:447:447) (450:450:450))
        (PORT datac (1125:1125:1125) (1120:1120:1120))
        (PORT datad (401:401:401) (407:407:407))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (516:516:516) (600:600:600))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1322:1322:1322) (1330:1330:1330))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (492:492:492))
        (PORT datab (2361:2361:2361) (2398:2398:2398))
        (PORT datac (1847:1847:1847) (1782:1782:1782))
        (PORT datad (833:833:833) (887:887:887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (495:495:495))
        (PORT datab (1970:1970:1970) (1938:1938:1938))
        (PORT datac (2024:2024:2024) (2071:2071:2071))
        (PORT datad (833:833:833) (887:887:887))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (490:490:490))
        (PORT datab (2006:2006:2006) (1993:1993:1993))
        (PORT datac (1913:1913:1913) (1853:1853:1853))
        (PORT datad (833:833:833) (886:886:886))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2347:2347:2347))
        (PORT datab (1045:1045:1045) (1042:1042:1042))
        (PORT datac (2199:2199:2199) (2318:2318:2318))
        (PORT datad (725:725:725) (716:716:716))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2379:2379:2379))
        (PORT datab (1372:1372:1372) (1328:1328:1328))
        (PORT datac (2186:2186:2186) (2302:2302:2302))
        (PORT datad (2156:2156:2156) (2220:2220:2220))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2352:2352:2352))
        (PORT datab (1480:1480:1480) (1402:1402:1402))
        (PORT datac (2208:2208:2208) (2328:2328:2328))
        (PORT datad (1385:1385:1385) (1392:1392:1392))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2354:2354:2354))
        (PORT datab (1882:1882:1882) (1810:1810:1810))
        (PORT datac (1079:1079:1079) (1063:1063:1063))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2367:2367:2367))
        (PORT datab (1833:1833:1833) (1778:1778:1778))
        (PORT datac (2180:2180:2180) (2296:2296:2296))
        (PORT datad (1801:1801:1801) (1748:1748:1748))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1863:1863:1863))
        (PORT datab (1855:1855:1855) (1973:1973:1973))
        (PORT datac (1373:1373:1373) (1354:1354:1354))
        (PORT datad (2070:2070:2070) (1963:1963:1963))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (759:759:759) (760:760:760))
        (PORT datac (1817:1817:1817) (1931:1931:1931))
        (PORT datad (1337:1337:1337) (1295:1295:1295))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1862:1862:1862))
        (PORT datab (1858:1858:1858) (1976:1976:1976))
        (PORT datac (1762:1762:1762) (1678:1678:1678))
        (PORT datad (955:955:955) (927:927:927))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2728:2728:2728) (2547:2547:2547))
        (PORT datab (1857:1857:1857) (1975:1975:1975))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (3169:3169:3169) (3206:3206:3206))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2836:2836:2836) (2894:2894:2894))
        (PORT datab (2097:2097:2097) (2124:2124:2124))
        (PORT datac (924:924:924) (904:904:904))
        (PORT datad (945:945:945) (917:917:917))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1946:1946:1946))
        (PORT datab (1947:1947:1947) (1928:1928:1928))
        (PORT datac (1482:1482:1482) (1587:1587:1587))
        (PORT datad (1905:1905:1905) (1979:1979:1979))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1949:1949:1949))
        (PORT datab (2247:2247:2247) (2168:2168:2168))
        (PORT datac (1480:1480:1480) (1584:1584:1584))
        (PORT datad (1666:1666:1666) (1647:1647:1647))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1862:1862:1862))
        (PORT datab (1857:1857:1857) (1975:1975:1975))
        (PORT datac (1401:1401:1401) (1315:1315:1315))
        (PORT datad (1472:1472:1472) (1445:1445:1445))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1861:1861:1861))
        (PORT datab (1858:1858:1858) (1977:1977:1977))
        (PORT datac (2415:2415:2415) (2312:2312:2312))
        (PORT datad (2095:2095:2095) (2140:2140:2140))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT datab (2097:2097:2097) (2123:2123:2123))
        (PORT datac (962:962:962) (927:927:927))
        (PORT datad (937:937:937) (917:917:917))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (1951:1951:1951))
        (PORT datab (1600:1600:1600) (1577:1577:1577))
        (PORT datac (1478:1478:1478) (1581:1581:1581))
        (PORT datad (3142:3142:3142) (2909:2909:2909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1944:1944:1944))
        (PORT datab (1664:1664:1664) (1643:1643:1643))
        (PORT datac (1485:1485:1485) (1590:1590:1590))
        (PORT datad (1295:1295:1295) (1281:1281:1281))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2052:2052:2052) (2086:2086:2086))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode3485w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1868:1868:1868))
        (PORT datac (1576:1576:1576) (1593:1593:1593))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1491:1491:1491))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (2275:2275:2275) (2269:2269:2269))
        (PORT datad (301:301:301) (362:362:362))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (301:301:301) (390:390:390))
        (PORT datac (267:267:267) (356:356:356))
        (PORT datad (293:293:293) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (773:773:773))
        (PORT datab (755:755:755) (783:783:783))
        (PORT datac (673:673:673) (711:711:711))
        (PORT datad (363:363:363) (364:364:364))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2337w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1664:1664:1664) (1672:1672:1672))
        (PORT datad (1462:1462:1462) (1543:1543:1543))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1488:1488:1488))
        (PORT datab (325:325:325) (398:398:398))
        (PORT datac (2276:2276:2276) (2269:2269:2269))
        (PORT datad (1094:1094:1094) (1109:1109:1109))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1490:1490:1490))
        (PORT datab (331:331:331) (404:404:404))
        (PORT datac (2275:2275:2275) (2269:2269:2269))
        (PORT datad (1095:1095:1095) (1111:1111:1111))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1491:1491:1491))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (2275:2275:2275) (2268:2268:2268))
        (PORT datad (303:303:303) (364:364:364))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode3058w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1666:1666:1666) (1675:1675:1675))
        (PORT datad (1465:1465:1465) (1547:1547:1547))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1492:1492:1492))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (2274:2274:2274) (2268:2268:2268))
        (PORT datad (305:305:305) (366:366:366))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode3078w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2085:2085:2085) (2157:2157:2157))
        (PORT datac (1425:1425:1425) (1474:1474:1474))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (469:469:469))
        (PORT datab (2034:2034:2034) (2054:2054:2054))
        (PORT datac (1417:1417:1417) (1476:1476:1476))
        (PORT datad (455:455:455) (475:475:475))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1347:1347:1347))
        (PORT datab (2037:2037:2037) (2057:2057:2057))
        (PORT datac (1415:1415:1415) (1474:1474:1474))
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (463:463:463))
        (PORT datab (2039:2039:2039) (2059:2059:2059))
        (PORT datac (1414:1414:1414) (1472:1472:1472))
        (PORT datad (446:446:446) (465:465:465))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2462w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1434:1434:1434))
        (PORT datac (1365:1365:1365) (1382:1382:1382))
        (PORT datad (1321:1321:1321) (1348:1348:1348))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2692:2692:2692))
        (PORT datab (1853:1853:1853) (1915:1915:1915))
        (PORT datac (1550:1550:1550) (1572:1572:1572))
        (PORT datad (1152:1152:1152) (1192:1192:1192))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1246:1246:1246))
        (PORT datab (2335:2335:2335) (2351:2351:2351))
        (PORT datac (1803:1803:1803) (1856:1856:1856))
        (PORT datad (2085:2085:2085) (2137:2137:2137))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2354:2354:2354) (2419:2419:2419))
        (PORT datab (2276:2276:2276) (2420:2420:2420))
        (PORT datac (1945:1945:1945) (2092:2092:2092))
        (PORT datad (447:447:447) (471:471:471))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2656:2656:2656) (2691:2691:2691))
        (PORT datab (1854:1854:1854) (1915:1915:1915))
        (PORT datac (1414:1414:1414) (1395:1395:1395))
        (PORT datad (1154:1154:1154) (1194:1194:1194))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2658:2658:2658) (2693:2693:2693))
        (PORT datab (1845:1845:1845) (1905:1905:1905))
        (PORT datac (1547:1547:1547) (1569:1569:1569))
        (PORT datad (1145:1145:1145) (1183:1183:1183))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2656:2656:2656) (2691:2691:2691))
        (PORT datab (1858:1858:1858) (1920:1920:1920))
        (PORT datac (1414:1414:1414) (1395:1395:1395))
        (PORT datad (1157:1157:1157) (1198:1198:1198))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1257:1257:1257))
        (PORT datab (1856:1856:1856) (1917:1917:1917))
        (PORT datac (2618:2618:2618) (2643:2643:2643))
        (PORT datad (965:965:965) (964:964:964))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2658:2658:2658) (2693:2693:2693))
        (PORT datab (1327:1327:1327) (1309:1309:1309))
        (PORT datac (1804:1804:1804) (1857:1857:1857))
        (PORT datad (1147:1147:1147) (1185:1185:1185))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1248:1248:1248))
        (PORT datab (1848:1848:1848) (1909:1909:1909))
        (PORT datac (2619:2619:2619) (2645:2645:2645))
        (PORT datad (964:964:964) (963:963:963))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2693:2693:2693))
        (PORT datab (1326:1326:1326) (1307:1307:1307))
        (PORT datac (1806:1806:1806) (1860:1860:1860))
        (PORT datad (1149:1149:1149) (1189:1189:1189))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (808:808:808))
        (PORT datab (2038:2038:2038) (2059:2059:2059))
        (PORT datac (1414:1414:1414) (1472:1472:1472))
        (PORT datad (1299:1299:1299) (1294:1294:1294))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (806:806:806))
        (PORT datab (2038:2038:2038) (2058:2058:2058))
        (PORT datac (1415:1415:1415) (1473:1473:1473))
        (PORT datad (1299:1299:1299) (1294:1294:1294))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (796:796:796))
        (PORT datab (2034:2034:2034) (2053:2053:2053))
        (PORT datac (1417:1417:1417) (1476:1476:1476))
        (PORT datad (407:407:407) (423:423:423))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (802:802:802))
        (PORT datab (2036:2036:2036) (2056:2056:2056))
        (PORT datac (1416:1416:1416) (1475:1475:1475))
        (PORT datad (404:404:404) (420:420:420))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1058:1058:1058))
        (PORT datab (2575:2575:2575) (2535:2535:2535))
        (PORT datac (3193:3193:3193) (3172:3172:3172))
        (PORT datad (237:237:237) (264:264:264))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1054:1054:1054))
        (PORT datab (2575:2575:2575) (2536:2536:2536))
        (PORT datac (3191:3191:3191) (3170:3170:3170))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3224:3224:3224) (3209:3209:3209))
        (PORT datab (1062:1062:1062) (1054:1054:1054))
        (PORT datac (998:998:998) (1000:1000:1000))
        (PORT datad (2561:2561:2561) (2534:2534:2534))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3228:3228:3228) (3214:3214:3214))
        (PORT datab (1060:1060:1060) (1051:1051:1051))
        (PORT datac (1007:1007:1007) (1010:1010:1010))
        (PORT datad (2560:2560:2560) (2533:2533:2533))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1070:1070:1070))
        (PORT datab (2949:2949:2949) (2968:2968:2968))
        (PORT datac (1492:1492:1492) (1549:1549:1549))
        (PORT datad (847:847:847) (866:866:866))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (841:841:841))
        (PORT datab (2949:2949:2949) (2969:2969:2969))
        (PORT datac (1491:1491:1491) (1548:1548:1548))
        (PORT datad (849:849:849) (868:868:868))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1072:1072:1072))
        (PORT datab (2950:2950:2950) (2969:2969:2969))
        (PORT datac (1489:1489:1489) (1546:1546:1546))
        (PORT datad (851:851:851) (870:870:870))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (837:837:837))
        (PORT datab (2951:2951:2951) (2971:2971:2971))
        (PORT datac (1483:1483:1483) (1539:1539:1539))
        (PORT datad (859:859:859) (879:879:879))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (708:708:708))
        (PORT datab (2951:2951:2951) (2971:2971:2971))
        (PORT datac (1485:1485:1485) (1541:1541:1541))
        (PORT datad (856:856:856) (877:877:877))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3130:3130:3130) (3114:3114:3114))
        (PORT datab (1009:1009:1009) (998:998:998))
        (PORT datac (1494:1494:1494) (1551:1551:1551))
        (PORT datad (844:844:844) (864:864:864))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (708:708:708))
        (PORT datab (2952:2952:2952) (2972:2972:2972))
        (PORT datac (1482:1482:1482) (1537:1537:1537))
        (PORT datad (861:861:861) (881:881:881))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3132:3132:3132) (3117:3117:3117))
        (PORT datab (1012:1012:1012) (1001:1001:1001))
        (PORT datac (1487:1487:1487) (1543:1543:1543))
        (PORT datad (854:854:854) (875:875:875))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2408:2408:2408))
        (PORT datab (3284:3284:3284) (3285:3285:3285))
        (PORT datac (732:732:732) (736:736:736))
        (PORT datad (1096:1096:1096) (1109:1109:1109))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2420:2420:2420))
        (PORT datab (3285:3285:3285) (3286:3286:3286))
        (PORT datac (734:734:734) (737:737:737))
        (PORT datad (1092:1092:1092) (1105:1105:1105))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2429:2429:2429))
        (PORT datab (1269:1269:1269) (1237:1237:1237))
        (PORT datac (3181:3181:3181) (3157:3157:3157))
        (PORT datad (1090:1090:1090) (1102:1102:1102))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2411:2411:2411))
        (PORT datab (1270:1270:1270) (1238:1238:1238))
        (PORT datac (3180:3180:3180) (3156:3156:3156))
        (PORT datad (1095:1095:1095) (1108:1108:1108))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2382:2382:2382) (2418:2418:2418))
        (PORT datab (1943:1943:1943) (1964:1964:1964))
        (PORT datac (1772:1772:1772) (1856:1856:1856))
        (PORT datad (1093:1093:1093) (1105:1105:1105))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2579:2579:2579))
        (PORT datab (478:478:478) (515:515:515))
        (PORT datac (1942:1942:1942) (2089:2089:2089))
        (PORT datad (2305:2305:2305) (2451:2451:2451))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2386:2386:2386) (2423:2423:2423))
        (PORT datab (3285:3285:3285) (3286:3286:3286))
        (PORT datac (1223:1223:1223) (1238:1238:1238))
        (PORT datad (1091:1091:1091) (1103:1103:1103))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2388:2388:2388) (2426:2426:2426))
        (PORT datab (3285:3285:3285) (3286:3286:3286))
        (PORT datac (1223:1223:1223) (1238:1238:1238))
        (PORT datad (1091:1091:1091) (1103:1103:1103))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2379:2379:2379) (2414:2414:2414))
        (PORT datab (3285:3285:3285) (3286:3286:3286))
        (PORT datac (1047:1047:1047) (1043:1043:1043))
        (PORT datad (1094:1094:1094) (1107:1107:1107))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2372:2372:2372) (2405:2405:2405))
        (PORT datab (3284:3284:3284) (3285:3285:3285))
        (PORT datac (1047:1047:1047) (1044:1044:1044))
        (PORT datad (1097:1097:1097) (1110:1110:1110))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2403:2403:2403))
        (PORT datab (1942:1942:1942) (1962:1962:1962))
        (PORT datac (1778:1778:1778) (1862:1862:1862))
        (PORT datad (1097:1097:1097) (1110:1110:1110))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2562:2562:2562) (2582:2582:2582))
        (PORT datab (481:481:481) (518:518:518))
        (PORT datac (1943:1943:1943) (2091:2091:2091))
        (PORT datad (2309:2309:2309) (2455:2455:2455))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (423:423:423))
        (PORT datab (693:693:693) (740:740:740))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (268:268:268) (349:349:349))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1424:1424:1424) (1400:1400:1400))
        (PORT datad (376:376:376) (384:384:384))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector86\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3004:3004:3004) (3015:3015:3015))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (1045:1045:1045) (1075:1075:1075))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector86\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (691:691:691) (691:691:691))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1314:1314:1314) (1333:1333:1333))
        (PORT datac (4754:4754:4754) (5174:5174:5174))
        (PORT datad (1628:1628:1628) (1632:1632:1632))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (564:564:564) (624:624:624))
        (PORT datad (1606:1606:1606) (1571:1571:1571))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1168:1168:1168))
        (PORT datab (950:950:950) (1036:1036:1036))
        (PORT datac (1123:1123:1123) (1181:1181:1181))
        (PORT datad (917:917:917) (995:995:995))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (446:446:446))
        (PORT datab (878:878:878) (934:934:934))
        (PORT datac (813:813:813) (875:875:875))
        (PORT datad (821:821:821) (867:867:867))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (950:950:950))
        (PORT datac (751:751:751) (807:807:807))
        (PORT datad (1212:1212:1212) (1267:1267:1267))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (886:886:886))
        (PORT datab (879:879:879) (935:935:935))
        (PORT datac (814:814:814) (875:875:875))
        (PORT datad (822:822:822) (868:868:868))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector85\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (447:447:447))
        (PORT datab (314:314:314) (409:409:409))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[18\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1054:1054:1054))
        (PORT datab (965:965:965) (1053:1053:1053))
        (PORT datac (890:890:890) (980:980:980))
        (PORT datad (935:935:935) (992:992:992))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1045:1045:1045))
        (PORT datab (934:934:934) (1038:1038:1038))
        (PORT datac (892:892:892) (975:975:975))
        (PORT datad (905:905:905) (976:976:976))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1021:1021:1021))
        (PORT datac (874:874:874) (981:981:981))
        (PORT datad (903:903:903) (972:972:972))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1218:1218:1218))
        (PORT datad (1118:1118:1118) (1151:1151:1151))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (316:316:316) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1034:1034:1034))
        (PORT datab (920:920:920) (1021:1021:1021))
        (PORT datac (879:879:879) (960:960:960))
        (PORT datad (901:901:901) (970:970:970))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1037:1037:1037))
        (PORT datab (924:924:924) (1025:1025:1025))
        (PORT datac (882:882:882) (964:964:964))
        (PORT datad (902:902:902) (972:972:972))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1049:1049:1049))
        (PORT datab (939:939:939) (1044:1044:1044))
        (PORT datac (896:896:896) (980:980:980))
        (PORT datad (907:907:907) (978:978:978))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (828:828:828))
        (PORT datab (813:813:813) (857:857:857))
        (PORT datac (749:749:749) (802:802:802))
        (PORT datad (750:750:750) (791:791:791))
        (IOPATH dataa combout (350:350:350) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1044:1044:1044))
        (PORT datab (933:933:933) (1036:1036:1036))
        (PORT datac (891:891:891) (974:974:974))
        (PORT datad (905:905:905) (975:975:975))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1040:1040:1040))
        (PORT datab (929:929:929) (1031:1031:1031))
        (PORT datac (887:887:887) (969:969:969))
        (PORT datad (904:904:904) (974:974:974))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (1036:1036:1036))
        (PORT datab (923:923:923) (1024:1024:1024))
        (PORT datac (881:881:881) (963:963:963))
        (PORT datad (902:902:902) (971:971:971))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1048:1048:1048))
        (PORT datab (938:938:938) (1042:1042:1042))
        (PORT datac (895:895:895) (979:979:979))
        (PORT datad (907:907:907) (978:978:978))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[28\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (587:587:587))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (307:307:307) (402:402:402))
        (PORT datad (317:317:317) (406:406:406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[25\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1047:1047:1047))
        (PORT datab (936:936:936) (1039:1039:1039))
        (PORT datac (893:893:893) (976:976:976))
        (PORT datad (906:906:906) (977:977:977))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[26\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1040:1040:1040))
        (PORT datab (928:928:928) (1030:1030:1030))
        (PORT datac (886:886:886) (968:968:968))
        (PORT datad (903:903:903) (973:973:973))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2082:2082:2082))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1044:1044:1044))
        (PORT datab (932:932:932) (1035:1035:1035))
        (PORT datac (890:890:890) (972:972:972))
        (PORT datad (905:905:905) (975:975:975))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1171:1171:1171))
        (PORT datab (1087:1087:1087) (1137:1137:1137))
        (PORT datac (1112:1112:1112) (1157:1157:1157))
        (PORT datad (1427:1427:1427) (1434:1434:1434))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (1036:1036:1036))
        (PORT datac (2386:2386:2386) (2442:2442:2442))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (3178:3178:3178) (3164:3164:3164))
        (PORT datad (947:947:947) (936:936:936))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (2373:2373:2373) (2427:2427:2427))
        (PORT datac (1765:1765:1765) (1795:1795:1795))
        (PORT datad (966:966:966) (944:944:944))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1727:1727:1727))
        (PORT datab (1388:1388:1388) (1424:1424:1424))
        (PORT datac (1625:1625:1625) (1642:1642:1642))
        (PORT datad (1397:1397:1397) (1402:1402:1402))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1727:1727:1727))
        (PORT datab (1387:1387:1387) (1422:1422:1422))
        (PORT datac (1626:1626:1626) (1643:1643:1643))
        (PORT datad (1397:1397:1397) (1402:1402:1402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1163:1163:1163))
        (PORT datab (944:944:944) (1028:1028:1028))
        (PORT datac (1118:1118:1118) (1174:1174:1174))
        (PORT datad (913:913:913) (990:990:990))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1727:1727:1727))
        (PORT datab (1386:1386:1386) (1421:1421:1421))
        (PORT datad (1332:1332:1332) (1335:1335:1335))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (2069:2069:2069) (2121:2121:2121))
        (PORT datac (953:953:953) (939:939:939))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1188:1188:1188) (1165:1165:1165))
        (PORT datac (3178:3178:3178) (3164:3164:3164))
        (PORT datad (623:623:623) (613:613:613))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[28\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1727:1727:1727))
        (PORT datab (1381:1381:1381) (1415:1415:1415))
        (PORT datac (1631:1631:1631) (1648:1648:1648))
        (PORT datad (1397:1397:1397) (1402:1402:1402))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[29\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1707:1707:1707))
        (PORT datab (1439:1439:1439) (1459:1459:1459))
        (PORT datac (1661:1661:1661) (1651:1651:1651))
        (PORT datad (1394:1394:1394) (1415:1415:1415))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3425:3425:3425) (3337:3337:3337))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3425:3425:3425) (3337:3337:3337))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3954:3954:3954) (3845:3845:3845))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3159:3159:3159) (3077:3077:3077))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3159:3159:3159) (3077:3077:3077))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4018:4018:4018) (3925:3925:3925))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3813:3813:3813) (3697:3697:3697))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3218:3218:3218) (3223:3223:3223))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1085:1085:1085) (1027:1027:1027))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3874:3874:3874) (3807:3807:3807))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3609:3609:3609) (3550:3550:3550))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3638:3638:3638) (3578:3578:3578))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3609:3609:3609) (3550:3550:3550))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3614:3614:3614) (3554:3554:3554))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2335:2335:2335) (2414:2414:2414))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2205:2205:2205) (2233:2233:2233))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3671:3671:3671) (3639:3639:3639))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2824:2824:2824) (2791:2791:2791))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2804:2804:2804) (2757:2757:2757))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3039:3039:3039) (2978:2978:2978))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2804:2804:2804) (2757:2757:2757))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2804:2804:2804) (2757:2757:2757))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2963:2963:2963) (2983:2983:2983))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2470:2470:2470) (2396:2396:2396))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2024:2024:2024) (2099:2099:2099))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2102:2102:2102) (2096:2096:2096))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3319:3319:3319) (3235:3235:3235))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[6\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (614:614:614))
        (PORT datac (473:473:473) (533:533:533))
        (PORT datad (482:482:482) (529:529:529))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (774:774:774))
        (PORT datab (740:740:740) (736:736:736))
        (PORT datac (630:630:630) (604:604:604))
        (PORT datad (790:790:790) (841:841:841))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (418:418:418))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[6\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (436:436:436))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (415:415:415))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[8\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6336:6336:6336) (5946:5946:5946))
        (PORT sclr (1326:1326:1326) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (776:776:776))
        (PORT datab (742:742:742) (738:738:738))
        (PORT datac (628:628:628) (603:603:603))
        (PORT datad (788:788:788) (839:839:839))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[8\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan7\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (623:623:623))
        (PORT datac (486:486:486) (557:557:557))
        (PORT datad (750:750:750) (773:773:773))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (842:842:842))
        (PORT datac (627:627:627) (619:619:619))
        (PORT datad (643:643:643) (639:639:639))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (794:794:794))
        (PORT datab (546:546:546) (605:605:605))
        (PORT datac (471:471:471) (539:539:539))
        (PORT datad (496:496:496) (555:555:555))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (617:617:617))
        (PORT datac (481:481:481) (550:550:550))
        (PORT datad (746:746:746) (769:769:769))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (432:432:432))
        (PORT datab (691:691:691) (685:685:685))
        (PORT datac (646:646:646) (629:629:629))
        (PORT datad (767:767:767) (800:800:800))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (923:923:923))
        (PORT datab (620:620:620) (617:617:617))
        (PORT datac (1274:1274:1274) (1271:1271:1271))
        (PORT datad (786:786:786) (836:836:836))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (549:549:549))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (579:579:579))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (574:574:574))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (550:550:550))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (574:574:574))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (567:567:567))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (553:553:553))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (956:956:956))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (763:763:763))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (738:738:738))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (780:780:780))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (579:579:579))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~39)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (450:450:450))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (226:226:226) (256:256:256))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (774:774:774))
        (PORT datab (546:546:546) (606:606:606))
        (PORT datac (472:472:472) (539:539:539))
        (PORT datad (497:497:497) (556:556:556))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (822:822:822))
        (PORT datad (749:749:749) (778:778:778))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (818:818:818))
        (PORT datab (710:710:710) (692:692:692))
        (PORT datac (413:413:413) (425:425:425))
        (PORT datad (642:642:642) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (480:480:480))
        (PORT datab (964:964:964) (942:942:942))
        (PORT datac (706:706:706) (714:714:714))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2192:2192:2192))
        (PORT asdata (3167:3167:3167) (3101:3101:3101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (834:834:834) (876:876:876))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2308:2308:2308) (2454:2454:2454))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2190:2190:2190))
        (PORT asdata (1794:1794:1794) (1802:1802:1802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (6877:6877:6877) (6877:6877:6877))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[6\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[7\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE KEY\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (4757:4757:4757) (5172:5172:5172))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1133:1133:1133) (1144:1144:1144))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (929:929:929))
        (PORT datab (1241:1241:1241) (1285:1285:1285))
        (PORT datac (1303:1303:1303) (1316:1316:1316))
        (PORT datad (751:751:751) (794:794:794))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (430:430:430))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (433:433:433))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[5\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (4806:4806:4806) (5216:5216:5216))
        (PORT datac (280:280:280) (374:374:374))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1256:1256:1256) (1275:1275:1275))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[7\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1255:1255:1255) (1275:1275:1275))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (417:417:417))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (825:825:825))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (308:308:308) (393:393:393))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (857:857:857))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (447:447:447))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1257:1257:1257) (1276:1276:1276))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1256:1256:1256) (1276:1276:1276))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1067:1067:1067))
        (PORT datab (974:974:974) (1064:1064:1064))
        (PORT datac (892:892:892) (984:984:984))
        (PORT datad (923:923:923) (979:979:979))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1182:1182:1182))
        (PORT datab (1115:1115:1115) (1166:1166:1166))
        (PORT datac (1158:1158:1158) (1191:1191:1191))
        (PORT datad (1294:1294:1294) (1313:1313:1313))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (753:753:753) (766:766:766))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (448:448:448))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (279:279:279) (373:373:373))
        (PORT datad (4756:4756:4756) (5170:5170:5170))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.compute_pixel_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1295:1295:1295))
        (PORT datab (256:256:256) (289:289:289))
        (PORT datac (4622:4622:4622) (5005:5005:5005))
        (PORT datad (1021:1021:1021) (1020:1020:1020))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[2\]\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1692:1692:1692))
        (PORT datac (1650:1650:1650) (1665:1665:1665))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1133:1133:1133) (1144:1144:1144))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1726:1726:1726))
        (PORT datab (1381:1381:1381) (1415:1415:1415))
        (PORT datac (1630:1630:1630) (1648:1648:1648))
        (PORT datad (1397:1397:1397) (1402:1402:1402))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[29\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1168:1168:1168))
        (PORT datab (951:951:951) (1036:1036:1036))
        (PORT datac (1124:1124:1124) (1182:1182:1182))
        (PORT datad (918:918:918) (995:995:995))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[28\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1165:1165:1165))
        (PORT datab (948:948:948) (1032:1032:1032))
        (PORT datac (1121:1121:1121) (1178:1178:1178))
        (PORT datad (916:916:916) (993:993:993))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1161:1161:1161))
        (PORT datab (942:942:942) (1025:1025:1025))
        (PORT datac (1116:1116:1116) (1172:1172:1172))
        (PORT datad (912:912:912) (988:988:988))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1157:1157:1157))
        (PORT datab (937:937:937) (1019:1019:1019))
        (PORT datac (1111:1111:1111) (1166:1166:1166))
        (PORT datad (908:908:908) (984:984:984))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1156:1156:1156))
        (PORT datab (935:935:935) (1017:1017:1017))
        (PORT datac (1110:1110:1110) (1165:1165:1165))
        (PORT datad (907:907:907) (983:983:983))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1726:1726:1726))
        (PORT datab (1380:1380:1380) (1414:1414:1414))
        (PORT datac (1631:1631:1631) (1649:1649:1649))
        (PORT datad (1397:1397:1397) (1402:1402:1402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1726:1726:1726))
        (PORT datab (1382:1382:1382) (1416:1416:1416))
        (PORT datac (1630:1630:1630) (1647:1647:1647))
        (PORT datad (1397:1397:1397) (1402:1402:1402))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1300:1300:1300) (1308:1308:1308))
        (PORT datad (1070:1070:1070) (1092:1092:1092))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1027:1027:1027))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1006:1006:1006))
        (PORT datab (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1024:1024:1024))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1025:1025:1025))
        (PORT datab (1059:1059:1059) (1058:1058:1058))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1024:1024:1024))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1027:1027:1027))
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (973:973:973))
        (PORT datab (1388:1388:1388) (1388:1388:1388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1040:1040:1040))
        (PORT datab (1271:1271:1271) (1262:1262:1262))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (973:973:973))
        (PORT datab (1387:1387:1387) (1387:1387:1387))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1037:1037:1037))
        (PORT datab (983:983:983) (959:959:959))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1386:1386:1386) (1386:1386:1386))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1756:1756:1756) (1755:1755:1755))
        (PORT datac (1665:1665:1665) (1690:1690:1690))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (770:770:770))
        (PORT datab (684:684:684) (671:671:671))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (864:864:864))
        (PORT datab (273:273:273) (316:316:316))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (772:772:772))
        (PORT datab (733:733:733) (712:712:712))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (628:628:628))
        (PORT datab (1263:1263:1263) (1240:1240:1240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (669:669:669))
        (PORT datab (1686:1686:1686) (1703:1703:1703))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (498:498:498))
        (PORT datab (677:677:677) (659:659:659))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (774:774:774))
        (PORT datab (665:665:665) (654:654:654))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (705:705:705))
        (PORT datab (1264:1264:1264) (1241:1241:1241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1006:1006:1006))
        (PORT datab (278:278:278) (321:321:321))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (623:623:623))
        (PORT datab (278:278:278) (322:322:322))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1561:1561:1561))
        (PORT datab (666:666:666) (646:646:646))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1741:1741:1741))
        (PORT datab (718:718:718) (694:694:694))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (645:645:645))
        (PORT datab (276:276:276) (320:320:320))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1561:1561:1561))
        (PORT datab (692:692:692) (677:677:677))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1739:1739:1739))
        (PORT datab (641:641:641) (628:628:628))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (629:629:629))
        (PORT datab (792:792:792) (811:811:811))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (676:676:676))
        (PORT datab (273:273:273) (317:317:317))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1736:1736:1736))
        (PORT datab (633:633:633) (630:630:630))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (678:678:678))
        (PORT datab (789:789:789) (809:809:809))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1050:1050:1050))
        (PORT datab (940:940:940) (1045:1045:1045))
        (PORT datac (897:897:897) (981:981:981))
        (PORT datad (908:908:908) (978:978:978))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1064:1064:1064))
        (PORT datab (972:972:972) (1062:1062:1062))
        (PORT datac (892:892:892) (983:983:983))
        (PORT datad (925:925:925) (981:981:981))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1066:1066:1066))
        (PORT datab (973:973:973) (1063:1063:1063))
        (PORT datac (892:892:892) (983:983:983))
        (PORT datad (924:924:924) (980:980:980))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1062:1062:1062))
        (PORT datab (971:971:971) (1060:1060:1060))
        (PORT datac (892:892:892) (982:982:982))
        (PORT datad (926:926:926) (983:983:983))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1058:1058:1058))
        (PORT datab (968:968:968) (1056:1056:1056))
        (PORT datac (891:891:891) (981:981:981))
        (PORT datad (931:931:931) (988:988:988))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1069:1069:1069))
        (PORT datab (975:975:975) (1065:1065:1065))
        (PORT datac (893:893:893) (984:984:984))
        (PORT datad (920:920:920) (976:976:976))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1257:1257:1257) (1277:1277:1277))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (316:316:316) (406:406:406))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1060:1060:1060))
        (PORT datab (969:969:969) (1058:1058:1058))
        (PORT datac (891:891:891) (982:982:982))
        (PORT datad (929:929:929) (986:986:986))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1197:1197:1197))
        (PORT datab (418:418:418) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (774:774:774))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (672:672:672))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (939:939:939))
        (PORT datab (1085:1085:1085) (1130:1130:1130))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (798:798:798))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (451:451:451))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (756:756:756))
        (PORT datab (462:462:462) (472:472:472))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (443:443:443))
        (PORT datab (711:711:711) (691:691:691))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1252:1252:1252))
        (PORT datab (1566:1566:1566) (1531:1531:1531))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1251:1251:1251))
        (PORT datab (1001:1001:1001) (989:989:989))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1013:1013:1013))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1310:1310:1310) (1261:1261:1261))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1319:1319:1319) (1267:1267:1267))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1497:1497:1497))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1013:1013:1013) (992:992:992))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (970:970:970))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1247:1247:1247))
        (PORT datab (1290:1290:1290) (1243:1243:1243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1057:1057:1057))
        (PORT datab (967:967:967) (1056:1056:1056))
        (PORT datac (890:890:890) (981:981:981))
        (PORT datad (932:932:932) (989:989:989))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (706:706:706))
        (PORT datab (454:454:454) (461:461:461))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1247:1247:1247))
        (PORT datab (1542:1542:1542) (1484:1484:1484))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (424:424:424))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2303:2303:2303) (2336:2336:2336))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[19\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5411:5411:5411) (5793:5793:5793))
        (PORT datad (962:962:962) (950:950:950))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1068:1068:1068))
        (PORT datab (974:974:974) (1064:1064:1064))
        (PORT datac (893:893:893) (984:984:984))
        (PORT datad (921:921:921) (978:978:978))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (452:452:452))
        (PORT datab (1059:1059:1059) (1047:1047:1047))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (996:996:996))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1255:1255:1255) (1275:1275:1275))
        (PORT sload (6123:6123:6123) (5791:5791:5791))
        (PORT ena (1465:1465:1465) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1069:1069:1069))
        (PORT datab (975:975:975) (1065:1065:1065))
        (PORT datac (893:893:893) (984:984:984))
        (PORT datad (919:919:919) (975:975:975))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1059:1059:1059))
        (PORT datab (969:969:969) (1057:1057:1057))
        (PORT datac (891:891:891) (982:982:982))
        (PORT datad (930:930:930) (987:987:987))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (825:825:825) (833:833:833))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1007:1007:1007))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1311:1311:1311))
        (PORT datab (1516:1516:1516) (1576:1576:1576))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (413:413:413))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (413:413:413))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (957:957:957))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (1822:1822:1822) (1898:1898:1898))
        (PORT datac (1200:1200:1200) (1148:1148:1148))
        (PORT datad (641:641:641) (623:623:623))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[24\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5406:5406:5406) (5788:5788:5788))
        (PORT datad (974:974:974) (945:945:945))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1021:1021:1021))
        (PORT datab (1515:1515:1515) (1575:1575:1575))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1311:1311:1311))
        (PORT datab (1515:1515:1515) (1575:1575:1575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (711:711:711))
        (PORT datab (1821:1821:1821) (1897:1897:1897))
        (PORT datad (653:653:653) (623:623:623))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[26\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5400:5400:5400) (5780:5780:5780))
        (PORT datad (990:990:990) (963:963:963))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[24\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1038:1038:1038))
        (PORT datab (926:926:926) (1027:1027:1027))
        (PORT datac (884:884:884) (966:966:966))
        (PORT datad (902:902:902) (972:972:972))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[27\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (586:586:586))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (316:316:316) (406:406:406))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[26\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (587:587:587))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (316:316:316) (406:406:406))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[25\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1064:1064:1064))
        (PORT datab (971:971:971) (1061:1061:1061))
        (PORT datac (892:892:892) (983:983:983))
        (PORT datad (926:926:926) (982:982:982))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[0\]\[24\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1053:1053:1053))
        (PORT datab (965:965:965) (1053:1053:1053))
        (PORT datac (890:890:890) (980:980:980))
        (PORT datad (936:936:936) (994:994:994))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1047:1047:1047))
        (PORT datab (937:937:937) (1041:1041:1041))
        (PORT datac (894:894:894) (977:977:977))
        (PORT datad (906:906:906) (977:977:977))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (398:398:398) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1019:1019:1019))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1282:1282:1282) (1252:1252:1252))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (1826:1826:1826) (1904:1904:1904))
        (PORT datac (621:621:621) (605:605:605))
        (PORT datad (650:650:650) (632:632:632))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[28\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5410:5410:5410) (5792:5792:5792))
        (PORT datac (774:774:774) (784:784:784))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[31\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (636:636:636))
        (PORT datac (5029:5029:5029) (5418:5418:5418))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|romout\[1\]\[27\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1035:1035:1035))
        (PORT datab (922:922:922) (1023:1023:1023))
        (PORT datac (880:880:880) (962:962:962))
        (PORT datad (901:901:901) (971:971:971))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (426:426:426))
        (PORT datab (796:796:796) (803:803:803))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1004:1004:1004) (983:983:983))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (994:994:994))
        (PORT datab (1513:1513:1513) (1573:1573:1573))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (959:959:959))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2084:2084:2084))
        (PORT datac (370:370:370) (383:383:383))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[32\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5027:5027:5027) (5417:5417:5417))
        (PORT datad (656:656:656) (632:632:632))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (428:428:428))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (1187:1187:1187) (1159:1159:1159))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2082:2082:2082))
        (PORT datab (445:445:445) (448:448:448))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[33\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5028:5028:5028) (5418:5418:5418))
        (PORT datad (666:666:666) (645:645:645))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (742:742:742))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1625:1625:1625))
        (PORT datab (960:960:960) (952:952:952))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2083:2083:2083))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (422:422:422) (425:425:425))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[34\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5303:5303:5303) (5685:5685:5685))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (265:265:265) (302:302:302))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (1949:1949:1949) (1987:1987:1987))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[35\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5129:5129:5129) (5522:5522:5522))
        (PORT datad (946:946:946) (925:925:925))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1029:1029:1029))
        (PORT datab (766:766:766) (768:768:768))
        (PORT datad (2339:2339:2339) (2382:2382:2382))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[18\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4934:4934:4934) (5307:5307:5307))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[20\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (732:732:732))
        (PORT datac (4943:4943:4943) (5318:5318:5318))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2273:2273:2273) (2267:2267:2267))
        (PORT data[1] (2173:2173:2173) (2166:2166:2166))
        (PORT data[2] (3747:3747:3747) (3564:3564:3564))
        (PORT data[3] (3551:3551:3551) (3514:3514:3514))
        (PORT data[4] (3394:3394:3394) (3336:3336:3336))
        (PORT data[5] (3450:3450:3450) (3325:3325:3325))
        (PORT data[6] (3400:3400:3400) (3352:3352:3352))
        (PORT data[7] (3557:3557:3557) (3390:3390:3390))
        (PORT data[8] (3689:3689:3689) (3618:3618:3618))
        (PORT data[9] (3650:3650:3650) (3486:3486:3486))
        (PORT data[10] (2513:2513:2513) (2494:2494:2494))
        (PORT data[11] (3128:3128:3128) (3091:3091:3091))
        (PORT data[12] (3657:3657:3657) (3731:3731:3731))
        (PORT data[13] (3007:3007:3007) (3082:3082:3082))
        (PORT data[14] (2800:2800:2800) (2898:2898:2898))
        (PORT data[15] (3446:3446:3446) (3398:3398:3398))
        (PORT data[16] (2024:2024:2024) (2053:2053:2053))
        (PORT data[17] (3008:3008:3008) (3020:3020:3020))
        (PORT clk (2059:2059:2059) (2105:2105:2105))
        (PORT ena (3153:3153:3153) (3143:3143:3143))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1504:1504:1504) (1577:1577:1577))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1399:1399:1399))
        (PORT datac (395:395:395) (398:398:398))
        (PORT datad (2261:2261:2261) (2284:2284:2284))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[22\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4940:4940:4940) (5314:5314:5314))
        (PORT datad (706:706:706) (708:708:708))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2638:2638:2638) (2626:2626:2626))
        (PORT data[1] (2502:2502:2502) (2474:2474:2474))
        (PORT data[2] (3518:3518:3518) (3357:3357:3357))
        (PORT data[3] (3241:3241:3241) (3232:3232:3232))
        (PORT data[4] (3028:3028:3028) (2972:2972:2972))
        (PORT data[5] (3430:3430:3430) (3299:3299:3299))
        (PORT data[6] (3196:3196:3196) (3161:3161:3161))
        (PORT data[7] (3040:3040:3040) (2906:2906:2906))
        (PORT data[8] (3301:3301:3301) (3243:3243:3243))
        (PORT data[9] (3154:3154:3154) (3022:3022:3022))
        (PORT data[10] (2438:2438:2438) (2428:2428:2428))
        (PORT data[11] (2945:2945:2945) (2931:2931:2931))
        (PORT data[12] (3731:3731:3731) (3798:3798:3798))
        (PORT data[13] (3095:3095:3095) (3187:3187:3187))
        (PORT data[14] (2838:2838:2838) (2952:2952:2952))
        (PORT data[15] (3432:3432:3432) (3400:3400:3400))
        (PORT data[16] (2904:2904:2904) (2881:2881:2881))
        (PORT data[17] (2671:2671:2671) (2693:2693:2693))
        (PORT clk (2053:2053:2053) (2098:2098:2098))
        (PORT ena (2774:2774:2774) (2778:2778:2778))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2638:2638:2638) (2626:2626:2626))
        (PORT data[1] (2502:2502:2502) (2474:2474:2474))
        (PORT data[2] (3518:3518:3518) (3357:3357:3357))
        (PORT data[3] (3241:3241:3241) (3232:3232:3232))
        (PORT data[4] (3028:3028:3028) (2972:2972:2972))
        (PORT data[5] (3430:3430:3430) (3299:3299:3299))
        (PORT data[6] (3196:3196:3196) (3161:3161:3161))
        (PORT data[7] (3040:3040:3040) (2906:2906:2906))
        (PORT data[8] (3301:3301:3301) (3243:3243:3243))
        (PORT data[9] (3154:3154:3154) (3022:3022:3022))
        (PORT data[10] (2438:2438:2438) (2428:2428:2428))
        (PORT data[11] (2945:2945:2945) (2931:2931:2931))
        (PORT data[12] (3731:3731:3731) (3798:3798:3798))
        (PORT data[13] (3095:3095:3095) (3187:3187:3187))
        (PORT data[14] (2838:2838:2838) (2952:2952:2952))
        (PORT data[15] (3432:3432:3432) (3400:3400:3400))
        (PORT data[16] (2904:2904:2904) (2881:2881:2881))
        (PORT data[17] (2671:2671:2671) (2693:2693:2693))
        (PORT clk (2053:2053:2053) (2098:2098:2098))
        (PORT ena (2774:2774:2774) (2778:2778:2778))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (2376:2376:2376) (2431:2431:2431))
        (PORT datac (673:673:673) (653:653:653))
        (PORT datad (615:615:615) (604:604:604))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[17\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5077:5077:5077) (5474:5474:5474))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1486:1486:1486))
        (PORT datab (2432:2432:2432) (2479:2479:2479))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1370:1370:1370) (1392:1392:1392))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[2\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4636:4636:4636) (5011:5011:5011))
        (PORT datad (962:962:962) (934:934:934))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[3\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (964:964:964))
        (PORT datad (4597:4597:4597) (4953:4953:4953))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[4\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (887:887:887))
        (PORT datad (4598:4598:4598) (4954:4954:4954))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1233:1233:1233))
        (PORT datad (919:919:919) (995:995:995))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (763:763:763))
        (PORT datab (2431:2431:2431) (2478:2478:2478))
        (PORT datac (627:627:627) (621:621:621))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[24\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4938:4938:4938) (5311:5311:5311))
        (PORT datad (938:938:938) (917:917:917))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[25\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1503:1503:1503))
        (PORT datac (4939:4939:4939) (5313:5313:5313))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2593:2593:2593) (2577:2577:2577))
        (PORT data[1] (2187:2187:2187) (2167:2167:2167))
        (PORT data[2] (3740:3740:3740) (3564:3564:3564))
        (PORT data[3] (3209:3209:3209) (3195:3195:3195))
        (PORT data[4] (3311:3311:3311) (3255:3255:3255))
        (PORT data[5] (3483:3483:3483) (3343:3343:3343))
        (PORT data[6] (3111:3111:3111) (3048:3048:3048))
        (PORT data[7] (3596:3596:3596) (3412:3412:3412))
        (PORT data[8] (3968:3968:3968) (3889:3889:3889))
        (PORT data[9] (3966:3966:3966) (3796:3796:3796))
        (PORT data[10] (2806:2806:2806) (2775:2775:2775))
        (PORT data[11] (2929:2929:2929) (2912:2912:2912))
        (PORT data[12] (3403:3403:3403) (3474:3474:3474))
        (PORT data[13] (3336:3336:3336) (3408:3408:3408))
        (PORT data[14] (2817:2817:2817) (2931:2931:2931))
        (PORT data[15] (3432:3432:3432) (3399:3399:3399))
        (PORT data[16] (2592:2592:2592) (2597:2597:2597))
        (PORT data[17] (2629:2629:2629) (2646:2646:2646))
        (PORT clk (2055:2055:2055) (2099:2099:2099))
        (PORT ena (3141:3141:3141) (3133:3133:3133))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2526:2526:2526) (2597:2597:2597))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[6\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (783:783:783))
        (PORT datad (4593:4593:4593) (4948:4948:4948))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (2485:2485:2485) (2404:2404:2404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2274:2274:2274) (2268:2268:2268))
        (PORT data[1] (1932:1932:1932) (1938:1938:1938))
        (PORT data[2] (3770:3770:3770) (3593:3593:3593))
        (PORT data[3] (3243:3243:3243) (3218:3218:3218))
        (PORT data[4] (3625:3625:3625) (3541:3541:3541))
        (PORT data[5] (3798:3798:3798) (3653:3653:3653))
        (PORT data[6] (3187:3187:3187) (3151:3151:3151))
        (PORT data[7] (3588:3588:3588) (3414:3414:3414))
        (PORT data[8] (3656:3656:3656) (3597:3597:3597))
        (PORT data[9] (3992:3992:3992) (3820:3820:3820))
        (PORT data[10] (2817:2817:2817) (2788:2788:2788))
        (PORT data[11] (2911:2911:2911) (2893:2893:2893))
        (PORT data[12] (3723:3723:3723) (3789:3789:3789))
        (PORT data[13] (3077:3077:3077) (3168:3168:3168))
        (PORT data[14] (3154:3154:3154) (3250:3250:3250))
        (PORT data[15] (3419:3419:3419) (3369:3369:3369))
        (PORT data[16] (2293:2293:2293) (2322:2322:2322))
        (PORT data[17] (3162:3162:3162) (3157:3157:3157))
        (PORT clk (2057:2057:2057) (2101:2101:2101))
        (PORT ena (3187:3187:3187) (3187:3187:3187))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2761:2761:2761) (2831:2831:2831))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (2110:2110:2110))
        (PORT datab (2666:2666:2666) (2694:2694:2694))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (987:987:987) (973:973:973))
        (PORT datac (2387:2387:2387) (2443:2443:2443))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[8\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4641:4641:4641) (5017:5017:5017))
        (PORT datad (945:945:945) (921:921:921))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1221:1221:1221))
        (PORT datab (945:945:945) (1029:1029:1029))
        (PORT datad (914:914:914) (991:991:991))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1169:1169:1169))
        (PORT datab (952:952:952) (1038:1038:1038))
        (PORT datac (1125:1125:1125) (1183:1183:1183))
        (PORT datad (919:919:919) (997:997:997))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (773:773:773))
        (PORT datac (381:381:381) (387:387:387))
        (PORT datad (2689:2689:2689) (2733:2733:2733))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5604:5604:5604) (5273:5273:5273))
        (PORT ena (1364:1364:1364) (1323:1323:1323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (771:771:771) (778:778:778))
        (PORT datac (2388:2388:2388) (2444:2444:2444))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[10\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (982:982:982))
        (PORT datad (4601:4601:4601) (4958:4958:4958))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (436:436:436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (444:444:444))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (2375:2375:2375) (2430:2430:2430))
        (PORT datac (650:650:650) (629:629:629))
        (PORT datad (668:668:668) (646:646:646))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[12\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (783:783:783))
        (PORT datad (4591:4591:4591) (4946:4946:4946))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (730:730:730))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1823:1823:1823) (1900:1900:1900))
        (PORT datac (1520:1520:1520) (1461:1461:1461))
        (PORT datad (720:720:720) (722:722:722))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[28\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4941:4941:4941) (5315:5315:5315))
        (PORT datad (702:702:702) (700:700:700))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2383:2383:2383))
        (PORT datac (986:986:986) (963:963:963))
        (PORT datad (726:726:726) (728:728:728))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[29\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4941:4941:4941) (5316:5316:5316))
        (PORT datad (630:630:630) (613:613:613))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (578:578:578))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (646:646:646))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (719:719:719))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (729:729:729) (724:724:724))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (2606:2606:2606) (2513:2513:2513))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (2568:2568:2568) (2492:2492:2492))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (2052:2052:2052))
        (PORT datab (629:629:629) (632:632:632))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (662:662:662))
        (PORT datab (2782:2782:2782) (2693:2693:2693))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (2078:2078:2078))
        (PORT datab (677:677:677) (665:665:665))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (640:640:640))
        (PORT datab (2854:2854:2854) (2751:2751:2751))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (986:986:986))
        (PORT datab (2735:2735:2735) (2635:2635:2635))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (644:644:644))
        (PORT datab (2089:2089:2089) (2087:2087:2087))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2818:2818:2818) (2731:2731:2731))
        (PORT datab (637:637:637) (629:629:629))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (406:406:406))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (667:667:667))
        (PORT datab (855:855:855) (821:821:821))
        (PORT datad (2337:2337:2337) (2380:2380:2380))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[14\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4640:4640:4640) (5015:5015:5015))
        (PORT datad (730:730:730) (736:736:736))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (414:414:414))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~102)
    (DELAY
      (ABSOLUTE
        (PORT datab (2374:2374:2374) (2429:2429:2429))
        (PORT datac (636:636:636) (623:623:623))
        (PORT datad (605:605:605) (594:594:594))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[15\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5080:5080:5080) (5477:5477:5477))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (680:680:680))
        (PORT datab (668:668:668) (651:651:651))
        (PORT datad (2338:2338:2338) (2381:2381:2381))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[16\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (5076:5076:5076) (5472:5472:5472))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1392:1392:1392) (1352:1352:1352))
        (PORT data[1] (1546:1546:1546) (1502:1502:1502))
        (PORT data[2] (1784:1784:1784) (1742:1742:1742))
        (PORT data[3] (1788:1788:1788) (1739:1739:1739))
        (PORT data[4] (1806:1806:1806) (1763:1763:1763))
        (PORT data[5] (1302:1302:1302) (1294:1294:1294))
        (PORT data[6] (1803:1803:1803) (1760:1760:1760))
        (PORT data[7] (1245:1245:1245) (1247:1247:1247))
        (PORT data[8] (1786:1786:1786) (1751:1751:1751))
        (PORT data[9] (1724:1724:1724) (1693:1693:1693))
        (PORT data[10] (1736:1736:1736) (1692:1692:1692))
        (PORT data[11] (1748:1748:1748) (1701:1701:1701))
        (PORT data[12] (1891:1891:1891) (1878:1878:1878))
        (PORT data[13] (1904:1904:1904) (1886:1886:1886))
        (PORT data[14] (1962:1962:1962) (1959:1959:1959))
        (PORT data[15] (1919:1919:1919) (1911:1911:1911))
        (PORT data[16] (1928:1928:1928) (1890:1890:1890))
        (PORT data[17] (1554:1554:1554) (1546:1546:1546))
        (PORT clk (2054:2054:2054) (2102:2102:2102))
        (PORT ena (1780:1780:1780) (1757:1757:1757))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1556:1556:1556) (1548:1548:1548))
        (PORT data[2] (1894:1894:1894) (1877:1877:1877))
        (PORT data[3] (1840:1840:1840) (1799:1799:1799))
        (PORT data[4] (1901:1901:1901) (1890:1890:1890))
        (PORT data[5] (1775:1775:1775) (1745:1745:1745))
        (PORT data[6] (1229:1229:1229) (1226:1226:1226))
        (PORT data[7] (2415:2415:2415) (2376:2376:2376))
        (PORT data[8] (1238:1238:1238) (1237:1237:1237))
        (PORT data[9] (2323:2323:2323) (2295:2295:2295))
        (PORT data[10] (1731:1731:1731) (1697:1697:1697))
        (PORT data[11] (1866:1866:1866) (1841:1841:1841))
        (PORT data[12] (1857:1857:1857) (1836:1836:1836))
        (PORT data[13] (1905:1905:1905) (1896:1896:1896))
        (PORT data[14] (1221:1221:1221) (1225:1225:1225))
        (PORT data[15] (2115:2115:2115) (2078:2078:2078))
        (PORT data[16] (1754:1754:1754) (1719:1719:1719))
        (PORT data[17] (1895:1895:1895) (1919:1919:1919))
        (PORT clk (2054:2054:2054) (2102:2102:2102))
        (PORT ena (1780:1780:1780) (1757:1757:1757))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult13.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1508:1508:1508) (1498:1498:1498))
        (PORT data[2] (1543:1543:1543) (1522:1522:1522))
        (PORT data[3] (1853:1853:1853) (1814:1814:1814))
        (PORT data[4] (1912:1912:1912) (1890:1890:1890))
        (PORT data[5] (1783:1783:1783) (1753:1753:1753))
        (PORT data[6] (1497:1497:1497) (1481:1481:1481))
        (PORT data[7] (1903:1903:1903) (1886:1886:1886))
        (PORT data[8] (1555:1555:1555) (1546:1546:1546))
        (PORT data[9] (1747:1747:1747) (1756:1756:1756))
        (PORT data[10] (1764:1764:1764) (1733:1733:1733))
        (PORT data[11] (1515:1515:1515) (1492:1492:1492))
        (PORT data[12] (1588:1588:1588) (1588:1588:1588))
        (PORT data[13] (1891:1891:1891) (1866:1866:1866))
        (PORT data[14] (1506:1506:1506) (1501:1501:1501))
        (PORT data[15] (2354:2354:2354) (2305:2305:2305))
        (PORT data[16] (1893:1893:1893) (1872:1872:1872))
        (PORT data[17] (1855:1855:1855) (1867:1867:1867))
        (PORT clk (2036:2036:2036) (2081:2081:2081))
        (PORT ena (2069:2069:2069) (2037:2037:2037))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1529:1529:1529) (1560:1560:1560))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult5.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1550:1550:1550) (1542:1542:1542))
        (PORT data[2] (1259:1259:1259) (1252:1252:1252))
        (PORT data[3] (1732:1732:1732) (1679:1679:1679))
        (PORT data[4] (1901:1901:1901) (1876:1876:1876))
        (PORT data[5] (1415:1415:1415) (1383:1383:1383))
        (PORT data[6] (1235:1235:1235) (1215:1215:1215))
        (PORT data[7] (1856:1856:1856) (1835:1835:1835))
        (PORT data[8] (1269:1269:1269) (1270:1270:1270))
        (PORT data[9] (1441:1441:1441) (1416:1416:1416))
        (PORT data[10] (1718:1718:1718) (1682:1682:1682))
        (PORT data[11] (1905:1905:1905) (1867:1867:1867))
        (PORT data[12] (1868:1868:1868) (1849:1849:1849))
        (PORT data[13] (1866:1866:1866) (1853:1853:1853))
        (PORT data[14] (1184:1184:1184) (1186:1186:1186))
        (PORT data[15] (2077:2077:2077) (2034:2034:2034))
        (PORT data[16] (1531:1531:1531) (1515:1515:1515))
        (PORT data[17] (1931:1931:1931) (1959:1959:1959))
        (PORT clk (2056:2056:2056) (2105:2105:2105))
        (PORT ena (1433:1433:1433) (1421:1421:1421))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1180:1180:1180) (1220:1220:1220))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (685:685:685))
        (PORT datab (705:705:705) (691:691:691))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (667:667:667))
        (PORT datab (675:675:675) (663:663:663))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (842:842:842))
        (PORT datab (688:688:688) (678:678:678))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (990:990:990))
        (PORT datab (663:663:663) (662:662:662))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (659:659:659))
        (PORT datab (653:653:653) (647:647:647))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (670:670:670))
        (PORT datab (943:943:943) (921:921:921))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (615:615:615))
        (PORT datab (987:987:987) (973:973:973))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (592:592:592))
        (PORT datab (942:942:942) (934:934:934))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (632:632:632))
        (PORT datab (969:969:969) (939:939:939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2590:2590:2590) (2574:2574:2574))
        (PORT data[1] (2250:2250:2250) (2247:2247:2247))
        (PORT data[2] (3244:3244:3244) (3099:3099:3099))
        (PORT data[3] (3448:3448:3448) (3395:3395:3395))
        (PORT data[4] (3567:3567:3567) (3489:3489:3489))
        (PORT data[5] (2903:2903:2903) (2803:2803:2803))
        (PORT data[6] (3194:3194:3194) (3159:3159:3159))
        (PORT data[7] (3602:3602:3602) (3420:3420:3420))
        (PORT data[8] (3329:3329:3329) (3268:3268:3268))
        (PORT data[9] (3642:3642:3642) (3478:3478:3478))
        (PORT data[10] (2738:2738:2738) (2712:2712:2712))
        (PORT data[11] (3176:3176:3176) (3128:3128:3128))
        (PORT data[12] (3378:3378:3378) (3460:3460:3460))
        (PORT data[13] (3085:3085:3085) (3176:3176:3176))
        (PORT data[14] (3157:3157:3157) (3260:3260:3260))
        (PORT data[15] (3361:3361:3361) (3328:3328:3328))
        (PORT data[16] (2348:2348:2348) (2370:2370:2370))
        (PORT data[17] (2840:2840:2840) (2823:2823:2823))
        (PORT clk (2051:2051:2051) (2095:2095:2095))
        (PORT ena (3049:3049:3049) (3035:3035:3035))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (2523:2523:2523) (2425:2425:2425))
        (PORT data[2] (1860:1860:1860) (1876:1876:1876))
        (PORT data[3] (2825:2825:2825) (2698:2698:2698))
        (PORT data[4] (2772:2772:2772) (2637:2637:2637))
        (PORT data[5] (2755:2755:2755) (2634:2634:2634))
        (PORT data[6] (2801:2801:2801) (2674:2674:2674))
        (PORT data[7] (2196:2196:2196) (2181:2181:2181))
        (PORT data[8] (2806:2806:2806) (2668:2668:2668))
        (PORT data[9] (2840:2840:2840) (2703:2703:2703))
        (PORT data[10] (2154:2154:2154) (2144:2144:2144))
        (PORT data[11] (2760:2760:2760) (2638:2638:2638))
        (PORT data[12] (1878:1878:1878) (1900:1900:1900))
        (PORT data[13] (2493:2493:2493) (2465:2465:2465))
        (PORT data[14] (2490:2490:2490) (2468:2468:2468))
        (PORT data[15] (3248:3248:3248) (3158:3158:3158))
        (PORT data[16] (3090:3090:3090) (2963:2963:2963))
        (PORT data[17] (3070:3070:3070) (2930:2930:2930))
        (PORT clk (2051:2051:2051) (2095:2095:2095))
        (PORT ena (3049:3049:3049) (3035:3035:3035))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (739:739:739))
        (PORT datab (2415:2415:2415) (2426:2426:2426))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (707:707:707))
        (PORT datab (2418:2418:2418) (2354:2354:2354))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1884:1884:1884))
        (PORT datab (699:699:699) (696:696:696))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2067:2067:2067))
        (PORT datab (656:656:656) (668:668:668))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (899:899:899))
        (PORT datab (2306:2306:2306) (2316:2316:2316))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2804:2804:2804) (2696:2696:2696))
        (PORT datab (916:916:916) (907:907:907))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2758:2758:2758) (2657:2657:2657))
        (PORT datab (949:949:949) (921:921:921))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (900:900:900))
        (PORT datab (2754:2754:2754) (2664:2664:2664))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2565:2565:2565) (2473:2473:2473))
        (PORT datab (617:617:617) (594:594:594))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (573:573:573))
        (PORT datab (2091:2091:2091) (2081:2081:2081))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (610:610:610))
        (PORT datab (2303:2303:2303) (2337:2337:2337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (644:644:644))
        (PORT datab (620:620:620) (603:603:603))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (693:693:693))
        (PORT datab (608:608:608) (597:597:597))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (578:578:578))
        (PORT datab (639:639:639) (639:639:639))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (667:667:667))
        (PORT datab (626:626:626) (607:607:607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (611:611:611))
        (PORT datab (684:684:684) (675:675:675))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (600:600:600))
        (PORT datab (663:663:663) (659:659:659))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1554:1554:1554))
        (PORT datab (674:674:674) (663:663:663))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (983:983:983))
        (PORT datab (737:737:737) (734:734:734))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (719:719:719))
        (PORT datab (631:631:631) (630:630:630))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (654:654:654))
        (PORT datab (706:706:706) (704:704:704))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (675:675:675))
        (PORT datab (952:952:952) (924:924:924))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (664:664:664))
        (PORT datab (702:702:702) (702:702:702))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (886:886:886))
        (PORT datab (611:611:611) (592:592:592))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (626:626:626))
        (PORT datab (730:730:730) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (849:849:849))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (633:633:633))
        (PORT datab (1155:1155:1155) (1113:1113:1113))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (595:595:595))
        (PORT datab (701:701:701) (698:698:698))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1046:1046:1046))
        (PORT datab (617:617:617) (598:598:598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult1.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1562:1562:1562) (1554:1554:1554))
        (PORT data[2] (1574:1574:1574) (1552:1552:1552))
        (PORT data[3] (1898:1898:1898) (1842:1842:1842))
        (PORT data[4] (1922:1922:1922) (1901:1901:1901))
        (PORT data[5] (1792:1792:1792) (1764:1764:1764))
        (PORT data[6] (2129:2129:2129) (2089:2089:2089))
        (PORT data[7] (1942:1942:1942) (1926:1926:1926))
        (PORT data[8] (1552:1552:1552) (1543:1543:1543))
        (PORT data[9] (2274:2274:2274) (2252:2252:2252))
        (PORT data[10] (1975:1975:1975) (1931:1931:1931))
        (PORT data[11] (1923:1923:1923) (1903:1903:1903))
        (PORT data[12] (1536:1536:1536) (1515:1515:1515))
        (PORT data[13] (1928:1928:1928) (1906:1906:1906))
        (PORT data[14] (1547:1547:1547) (1525:1525:1525))
        (PORT data[15] (2369:2369:2369) (2312:2312:2312))
        (PORT data[16] (1952:1952:1952) (1950:1950:1950))
        (PORT data[17] (2135:2135:2135) (2140:2140:2140))
        (PORT clk (2040:2040:2040) (2085:2085:2085))
        (PORT ena (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult1.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1562:1562:1562) (1554:1554:1554))
        (PORT data[2] (1574:1574:1574) (1552:1552:1552))
        (PORT data[3] (1898:1898:1898) (1842:1842:1842))
        (PORT data[4] (1922:1922:1922) (1901:1901:1901))
        (PORT data[5] (1792:1792:1792) (1764:1764:1764))
        (PORT data[6] (2129:2129:2129) (2089:2089:2089))
        (PORT data[7] (1942:1942:1942) (1926:1926:1926))
        (PORT data[8] (1552:1552:1552) (1543:1543:1543))
        (PORT data[9] (2274:2274:2274) (2252:2252:2252))
        (PORT data[10] (1975:1975:1975) (1931:1931:1931))
        (PORT data[11] (1923:1923:1923) (1903:1903:1903))
        (PORT data[12] (1536:1536:1536) (1515:1515:1515))
        (PORT data[13] (1928:1928:1928) (1906:1906:1906))
        (PORT data[14] (1547:1547:1547) (1525:1525:1525))
        (PORT data[15] (2369:2369:2369) (2312:2312:2312))
        (PORT data[16] (1952:1952:1952) (1950:1950:1950))
        (PORT data[17] (2135:2135:2135) (2140:2140:2140))
        (PORT clk (2040:2040:2040) (2085:2085:2085))
        (PORT ena (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (633:633:633))
        (PORT datab (619:619:619) (601:601:601))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (632:632:632))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (639:639:639))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (612:612:612))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (598:598:598))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (614:614:614))
        (PORT datab (580:580:580) (566:566:566))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (612:612:612) (599:599:599))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (580:580:580))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1070:1070:1070))
        (PORT datab (694:694:694) (670:670:670))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (586:586:586))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1409:1409:1409))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (460:460:460))
        (PORT datab (649:649:649) (628:628:628))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (918:918:918))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1394:1394:1394) (1329:1329:1329))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (PORT datab (864:864:864) (859:859:859))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1242:1242:1242) (1226:1226:1226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (891:891:891))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2153:2153:2153))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (2167:2167:2167) (2164:2164:2164))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2510:2510:2510) (2421:2421:2421))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (645:645:645))
        (PORT datab (2507:2507:2507) (2427:2427:2427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1716:1716:1716))
        (PORT datab (404:404:404) (421:421:421))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (PORT datab (2361:2361:2361) (2351:2351:2351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2490:2490:2490) (2391:2391:2391))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (2409:2409:2409) (2332:2332:2332))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (2411:2411:2411) (2336:2336:2336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2410:2410:2410))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2422:2422:2422))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2371:2371:2371))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1614:1614:1614))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (2567:2567:2567) (2465:2465:2465))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2144:2144:2144))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1693:1693:1693))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1390:1390:1390))
        (PORT datab (658:658:658) (640:640:640))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2418:2418:2418) (2343:2343:2343))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (PORT datab (1348:1348:1348) (1381:1381:1381))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (2461:2461:2461) (2385:2385:2385))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1877:1877:1877) (1872:1872:1872))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1189:1189:1189))
        (PORT datab (957:957:957) (938:938:938))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1015:1015:1015))
        (PORT datab (744:744:744) (757:757:757))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (427:427:427))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (455:455:455))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (1012:1012:1012) (995:995:995))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2660:2660:2660) (2700:2700:2700))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[32\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4935:4935:4935) (5308:5308:5308))
        (PORT datad (1231:1231:1231) (1183:1183:1183))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2181:2181:2181))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (670:670:670))
        (PORT datab (2726:2726:2726) (2633:2633:2633))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (643:643:643))
        (PORT datab (1637:1637:1637) (1656:1656:1656))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2152:2152:2152))
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2417:2417:2417))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1708:1708:1708))
        (PORT datab (1023:1023:1023) (1001:1001:1001))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1050:1050:1050))
        (PORT datab (995:995:995) (971:971:971))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2749:2749:2749))
        (PORT datab (987:987:987) (991:991:991))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[34\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4994:4994:4994) (5389:5389:5389))
        (PORT datac (200:200:200) (231:231:231))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1136:1136:1136) (1117:1117:1117))
        (PORT data[1] (1542:1542:1542) (1531:1531:1531))
        (PORT data[2] (895:895:895) (869:869:869))
        (PORT data[3] (1204:1204:1204) (1196:1196:1196))
        (PORT data[4] (1551:1551:1551) (1529:1529:1529))
        (PORT data[5] (1579:1579:1579) (1572:1572:1572))
        (PORT data[6] (1372:1372:1372) (1351:1351:1351))
        (PORT data[7] (1178:1178:1178) (1171:1171:1171))
        (PORT data[8] (1165:1165:1165) (1146:1146:1146))
        (PORT data[9] (1163:1163:1163) (1142:1142:1142))
        (PORT data[10] (1158:1158:1158) (1145:1145:1145))
        (PORT data[11] (1162:1162:1162) (1159:1159:1159))
        (PORT data[12] (1271:1271:1271) (1272:1272:1272))
        (PORT data[13] (1213:1213:1213) (1221:1221:1221))
        (PORT data[14] (1144:1144:1144) (1140:1140:1140))
        (PORT data[15] (1294:1294:1294) (1286:1286:1286))
        (PORT data[16] (1920:1920:1920) (1930:1930:1930))
        (PORT data[17] (1460:1460:1460) (1426:1426:1426))
        (PORT clk (2077:2077:2077) (2125:2125:2125))
        (PORT ena (1820:1820:1820) (1817:1817:1817))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1257:1257:1257) (1269:1269:1269))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (3081:3081:3081) (2958:2958:2958))
        (PORT data[1] (2619:2619:2619) (2516:2516:2516))
        (PORT data[2] (2761:2761:2761) (2634:2634:2634))
        (PORT data[3] (1928:1928:1928) (1949:1949:1949))
        (PORT data[4] (3145:3145:3145) (3017:3017:3017))
        (PORT data[5] (2499:2499:2499) (2489:2489:2489))
        (PORT data[6] (1910:1910:1910) (1950:1950:1950))
        (PORT data[7] (3081:3081:3081) (3023:3023:3023))
        (PORT data[8] (2169:2169:2169) (2173:2173:2173))
        (PORT data[9] (2791:2791:2791) (2763:2763:2763))
        (PORT data[10] (2548:2548:2548) (2553:2553:2553))
        (PORT data[11] (2258:2258:2258) (2278:2278:2278))
        (PORT data[12] (2601:2601:2601) (2603:2603:2603))
        (PORT data[13] (2006:2006:2006) (2071:2071:2071))
        (PORT data[14] (1865:1865:1865) (1872:1872:1872))
        (PORT data[15] (3415:3415:3415) (3360:3360:3360))
        (PORT data[16] (2276:2276:2276) (2347:2347:2347))
        (PORT data[17] (2099:2099:2099) (2097:2097:2097))
        (PORT clk (2061:2061:2061) (2106:2106:2106))
        (PORT ena (3483:3483:3483) (3473:3473:3473))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1432:1432:1432) (1492:1492:1492))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (644:644:644))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1276:1276:1276))
        (PORT datab (2808:2808:2808) (2857:2857:2857))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (605:605:605))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (747:747:747) (762:762:762))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (989:989:989))
        (PORT datab (403:403:403) (421:421:421))
        (PORT datac (2764:2764:2764) (2822:2822:2822))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (752:752:752))
        (PORT datab (1195:1195:1195) (1168:1168:1168))
        (PORT datac (2764:2764:2764) (2822:2822:2822))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2581:2581:2581) (2486:2486:2486))
        (PORT data[1] (2867:2867:2867) (2742:2742:2742))
        (PORT data[2] (2778:2778:2778) (2653:2653:2653))
        (PORT data[3] (1973:1973:1973) (2000:2000:2000))
        (PORT data[4] (2631:2631:2631) (2536:2536:2536))
        (PORT data[5] (2526:2526:2526) (2507:2507:2507))
        (PORT data[6] (2227:2227:2227) (2257:2257:2257))
        (PORT data[7] (2776:2776:2776) (2735:2735:2735))
        (PORT data[8] (2407:2407:2407) (2397:2397:2397))
        (PORT data[9] (2457:2457:2457) (2466:2466:2466))
        (PORT data[10] (2519:2519:2519) (2527:2527:2527))
        (PORT data[11] (2289:2289:2289) (2289:2289:2289))
        (PORT data[12] (2492:2492:2492) (2486:2486:2486))
        (PORT data[13] (2325:2325:2325) (2379:2379:2379))
        (PORT data[14] (1915:1915:1915) (1928:1928:1928))
        (PORT data[15] (3746:3746:3746) (3689:3689:3689))
        (PORT data[16] (2067:2067:2067) (2148:2148:2148))
        (PORT data[17] (1760:1760:1760) (1765:1765:1765))
        (PORT clk (2071:2071:2071) (2123:2123:2123))
        (PORT ena (3165:3165:3165) (3161:3161:3161))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2581:2581:2581) (2486:2486:2486))
        (PORT data[1] (2867:2867:2867) (2742:2742:2742))
        (PORT data[2] (2778:2778:2778) (2653:2653:2653))
        (PORT data[3] (1973:1973:1973) (2000:2000:2000))
        (PORT data[4] (2631:2631:2631) (2536:2536:2536))
        (PORT data[5] (2526:2526:2526) (2507:2507:2507))
        (PORT data[6] (2227:2227:2227) (2257:2257:2257))
        (PORT data[7] (2776:2776:2776) (2735:2735:2735))
        (PORT data[8] (2407:2407:2407) (2397:2397:2397))
        (PORT data[9] (2457:2457:2457) (2466:2466:2466))
        (PORT data[10] (2519:2519:2519) (2527:2527:2527))
        (PORT data[11] (2289:2289:2289) (2289:2289:2289))
        (PORT data[12] (2492:2492:2492) (2486:2486:2486))
        (PORT data[13] (2325:2325:2325) (2379:2379:2379))
        (PORT data[14] (1915:1915:1915) (1928:1928:1928))
        (PORT data[15] (3746:3746:3746) (3689:3689:3689))
        (PORT data[16] (2067:2067:2067) (2148:2148:2148))
        (PORT data[17] (1760:1760:1760) (1765:1765:1765))
        (PORT clk (2071:2071:2071) (2123:2123:2123))
        (PORT ena (3165:3165:3165) (3161:3161:3161))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (2396:2396:2396) (2430:2430:2430))
        (PORT dataa[1] (1980:1980:1980) (1957:1957:1957))
        (PORT dataa[2] (2029:2029:2029) (1999:1999:1999))
        (PORT dataa[3] (2314:2314:2314) (2331:2331:2331))
        (PORT dataa[4] (2107:2107:2107) (2179:2179:2179))
        (PORT dataa[5] (2082:2082:2082) (2079:2079:2079))
        (PORT dataa[6] (2217:2217:2217) (2189:2189:2189))
        (PORT dataa[7] (2134:2134:2134) (2120:2120:2120))
        (PORT dataa[8] (2277:2277:2277) (2236:2236:2236))
        (PORT dataa[9] (2241:2241:2241) (2218:2218:2218))
        (PORT dataa[10] (2272:2272:2272) (2237:2237:2237))
        (PORT dataa[11] (2478:2478:2478) (2523:2523:2523))
        (PORT dataa[12] (2074:2074:2074) (2058:2058:2058))
        (PORT dataa[13] (1646:1646:1646) (1700:1700:1700))
        (PORT dataa[14] (2329:2329:2329) (2366:2366:2366))
        (PORT dataa[15] (2608:2608:2608) (2642:2642:2642))
        (PORT dataa[16] (2108:2108:2108) (2141:2141:2141))
        (PORT dataa[17] (2278:2278:2278) (2262:2262:2262))
        (PORT datab[17] (1447:1447:1447) (1527:1527:1527))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (2305:2305:2305) (2338:2338:2338))
        (PORT dataa[1] (2337:2337:2337) (2294:2294:2294))
        (PORT dataa[2] (2044:2044:2044) (2016:2016:2016))
        (PORT dataa[3] (2411:2411:2411) (2445:2445:2445))
        (PORT dataa[4] (2348:2348:2348) (2412:2412:2412))
        (PORT dataa[5] (2454:2454:2454) (2435:2435:2435))
        (PORT dataa[6] (2264:2264:2264) (2239:2239:2239))
        (PORT dataa[7] (2381:2381:2381) (2356:2356:2356))
        (PORT dataa[8] (2637:2637:2637) (2574:2574:2574))
        (PORT dataa[9] (2258:2258:2258) (2227:2227:2227))
        (PORT dataa[10] (2286:2286:2286) (2237:2237:2237))
        (PORT dataa[11] (2821:2821:2821) (2858:2858:2858))
        (PORT dataa[12] (2050:2050:2050) (2029:2029:2029))
        (PORT dataa[13] (1688:1688:1688) (1719:1719:1719))
        (PORT dataa[14] (2361:2361:2361) (2401:2401:2401))
        (PORT dataa[15] (2358:2358:2358) (2397:2397:2397))
        (PORT dataa[16] (2063:2063:2063) (2109:2109:2109))
        (PORT dataa[17] (2583:2583:2583) (2557:2557:2557))
        (PORT datab[17] (1494:1494:1494) (1568:1568:1568))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2029:2029:2029))
        (PORT datab (1908:1908:1908) (1920:1920:1920))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (1996:1996:1996))
        (PORT datab (2164:2164:2164) (2145:2145:2145))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1981:1981:1981))
        (PORT datab (2149:2149:2149) (2127:2127:2127))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2627:2627:2627))
        (PORT datab (1872:1872:1872) (1846:1846:1846))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2248:2248:2248))
        (PORT datab (2202:2202:2202) (2185:2185:2185))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2314:2314:2314))
        (PORT datab (1898:1898:1898) (1898:1898:1898))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2113:2113:2113))
        (PORT datab (1218:1218:1218) (1232:1232:1232))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2419:2419:2419))
        (PORT datab (2370:2370:2370) (2317:2317:2317))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1599:1599:1599))
        (PORT datab (2176:2176:2176) (2147:2147:2147))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1218:1218:1218) (1215:1215:1215))
        (PORT data[1] (1279:1279:1279) (1280:1280:1280))
        (PORT data[2] (1277:1277:1277) (1270:1270:1270))
        (PORT data[3] (1250:1250:1250) (1250:1250:1250))
        (PORT data[4] (1239:1239:1239) (1227:1227:1227))
        (PORT data[5] (1251:1251:1251) (1248:1248:1248))
        (PORT data[6] (1440:1440:1440) (1411:1411:1411))
        (PORT data[7] (1220:1220:1220) (1209:1209:1209))
        (PORT data[8] (1439:1439:1439) (1416:1416:1416))
        (PORT data[9] (1510:1510:1510) (1503:1503:1503))
        (PORT data[10] (1253:1253:1253) (1240:1240:1240))
        (PORT data[11] (1212:1212:1212) (1200:1200:1200))
        (PORT data[12] (1566:1566:1566) (1563:1563:1563))
        (PORT data[13] (1468:1468:1468) (1427:1427:1427))
        (PORT data[14] (1266:1266:1266) (1250:1250:1250))
        (PORT data[15] (871:871:871) (869:869:869))
        (PORT data[16] (855:855:855) (842:842:842))
        (PORT data[17] (1152:1152:1152) (1121:1121:1121))
        (PORT clk (2052:2052:2052) (2097:2097:2097))
        (PORT ena (1787:1787:1787) (1778:1778:1778))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[0] (1059:1059:1059) (1079:1079:1079))
        (PORT datab[1] (1674:1674:1674) (1678:1678:1678))
        (PORT datab[2] (1012:1012:1012) (1025:1025:1025))
        (PORT datab[3] (1094:1094:1094) (1108:1108:1108))
        (PORT datab[4] (1412:1412:1412) (1442:1442:1442))
        (PORT datab[5] (1120:1120:1120) (1140:1140:1140))
        (PORT datab[6] (809:809:809) (843:843:843))
        (PORT datab[7] (2230:2230:2230) (2192:2192:2192))
        (PORT datab[8] (1037:1037:1037) (1042:1042:1042))
        (PORT datab[9] (1027:1027:1027) (1057:1057:1057))
        (PORT datab[10] (1102:1102:1102) (1117:1117:1117))
        (PORT datab[11] (1324:1324:1324) (1319:1319:1319))
        (PORT datab[12] (1376:1376:1376) (1392:1392:1392))
        (PORT datab[13] (1010:1010:1010) (1023:1023:1023))
        (PORT datab[14] (994:994:994) (1021:1021:1021))
        (PORT datab[15] (1009:1009:1009) (1036:1036:1036))
        (PORT datab[16] (795:795:795) (838:838:838))
        (PORT datab[17] (1051:1051:1051) (1068:1068:1068))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1249:1249:1249) (1251:1251:1251))
        (PORT data[1] (1562:1562:1562) (1542:1542:1542))
        (PORT data[2] (1246:1246:1246) (1235:1235:1235))
        (PORT data[3] (1251:1251:1251) (1251:1251:1251))
        (PORT data[4] (1266:1266:1266) (1255:1255:1255))
        (PORT data[5] (1220:1220:1220) (1214:1214:1214))
        (PORT data[6] (1525:1525:1525) (1509:1509:1509))
        (PORT data[7] (1221:1221:1221) (1210:1210:1210))
        (PORT data[8] (1868:1868:1868) (1817:1817:1817))
        (PORT data[9] (1517:1517:1517) (1497:1497:1497))
        (PORT data[10] (1254:1254:1254) (1241:1241:1241))
        (PORT data[11] (1297:1297:1297) (1296:1296:1296))
        (PORT data[12] (1417:1417:1417) (1387:1387:1387))
        (PORT data[13] (1280:1280:1280) (1279:1279:1279))
        (PORT data[14] (1216:1216:1216) (1220:1220:1220))
        (PORT data[15] (1167:1167:1167) (1143:1143:1143))
        (PORT data[16] (1710:1710:1710) (1659:1659:1659))
        (PORT data[17] (1178:1178:1178) (1158:1158:1158))
        (PORT clk (2051:2051:2051) (2096:2096:2096))
        (PORT ena (1395:1395:1395) (1389:1389:1389))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (1237:1237:1237) (1247:1247:1247))
        (PORT dataa[1] (1675:1675:1675) (1662:1662:1662))
        (PORT dataa[2] (1003:1003:1003) (1029:1029:1029))
        (PORT dataa[3] (1049:1049:1049) (1058:1058:1058))
        (PORT dataa[4] (1011:1011:1011) (1042:1042:1042))
        (PORT dataa[5] (1079:1079:1079) (1097:1097:1097))
        (PORT dataa[6] (821:821:821) (868:868:868))
        (PORT dataa[7] (1838:1838:1838) (1810:1810:1810))
        (PORT dataa[8] (1614:1614:1614) (1600:1600:1600))
        (PORT dataa[9] (1027:1027:1027) (1049:1049:1049))
        (PORT dataa[10] (1059:1059:1059) (1069:1069:1069))
        (PORT dataa[11] (1344:1344:1344) (1340:1340:1340))
        (PORT dataa[12] (1347:1347:1347) (1361:1361:1361))
        (PORT dataa[13] (1581:1581:1581) (1576:1576:1576))
        (PORT dataa[14] (785:785:785) (819:819:819))
        (PORT dataa[15] (1087:1087:1087) (1120:1120:1120))
        (PORT dataa[16] (1413:1413:1413) (1426:1426:1426))
        (PORT dataa[17] (1064:1064:1064) (1083:1083:1083))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1150:1150:1150))
        (PORT datab (1182:1182:1182) (1133:1133:1133))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1123:1123:1123))
        (PORT datab (1227:1227:1227) (1176:1176:1176))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1166:1166:1166))
        (PORT datab (1300:1300:1300) (1247:1247:1247))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1124:1124:1124))
        (PORT datab (1168:1168:1168) (1120:1120:1120))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1108:1108:1108))
        (PORT datab (1149:1149:1149) (1100:1100:1100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (846:846:846))
        (PORT datab (1325:1325:1325) (1278:1278:1278))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (893:893:893))
        (PORT datab (898:898:898) (874:874:874))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (594:594:594))
        (PORT datab (1238:1238:1238) (1205:1205:1205))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1021:1021:1021))
        (PORT datab (1192:1192:1192) (1163:1163:1163))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (912:912:912))
        (PORT datab (614:614:614) (592:592:592))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1112:1112:1112))
        (PORT datab (644:644:644) (622:622:622))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1326:1326:1326))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (850:850:850))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (851:851:851))
        (PORT datab (627:627:627) (617:617:617))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (1229:1229:1229) (1194:1194:1194))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (646:646:646))
        (PORT datab (912:912:912) (883:883:883))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1756:1756:1756))
        (PORT datab (650:650:650) (643:643:643))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1444:1444:1444))
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (862:862:862))
        (PORT datab (796:796:796) (797:797:797))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (817:817:817))
        (PORT datab (2280:2280:2280) (2243:2243:2243))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2145:2145:2145))
        (PORT datab (883:883:883) (837:837:837))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (1712:1712:1712) (1717:1717:1717))
        (PORT dataa[1] (2345:2345:2345) (2324:2324:2324))
        (PORT dataa[2] (1665:1665:1665) (1682:1682:1682))
        (PORT dataa[3] (2024:2024:2024) (2011:2011:2011))
        (PORT dataa[4] (1394:1394:1394) (1445:1445:1445))
        (PORT dataa[5] (1770:1770:1770) (1775:1775:1775))
        (PORT dataa[6] (1223:1223:1223) (1274:1274:1274))
        (PORT dataa[7] (2027:2027:2027) (2021:2021:2021))
        (PORT dataa[8] (1386:1386:1386) (1404:1404:1404))
        (PORT dataa[9] (1361:1361:1361) (1377:1377:1377))
        (PORT dataa[10] (1712:1712:1712) (1693:1693:1693))
        (PORT dataa[11] (1673:1673:1673) (1678:1678:1678))
        (PORT dataa[12] (1722:1722:1722) (1737:1737:1737))
        (PORT dataa[13] (1727:1727:1727) (1744:1744:1744))
        (PORT dataa[14] (1367:1367:1367) (1362:1362:1362))
        (PORT dataa[15] (1129:1129:1129) (1164:1164:1164))
        (PORT dataa[16] (2074:2074:2074) (2072:2072:2072))
        (PORT dataa[17] (1325:1325:1325) (1343:1343:1343))
        (PORT datab[0] (1712:1712:1712) (1717:1717:1717))
        (PORT datab[1] (2345:2345:2345) (2324:2324:2324))
        (PORT datab[2] (1665:1665:1665) (1682:1682:1682))
        (PORT datab[3] (2024:2024:2024) (2011:2011:2011))
        (PORT datab[4] (1394:1394:1394) (1445:1445:1445))
        (PORT datab[5] (1770:1770:1770) (1775:1775:1775))
        (PORT datab[6] (1223:1223:1223) (1274:1274:1274))
        (PORT datab[7] (2027:2027:2027) (2021:2021:2021))
        (PORT datab[8] (1386:1386:1386) (1404:1404:1404))
        (PORT datab[9] (1361:1361:1361) (1377:1377:1377))
        (PORT datab[10] (1712:1712:1712) (1693:1693:1693))
        (PORT datab[11] (1673:1673:1673) (1678:1678:1678))
        (PORT datab[12] (1722:1722:1722) (1737:1737:1737))
        (PORT datab[13] (1727:1727:1727) (1744:1744:1744))
        (PORT datab[14] (1367:1367:1367) (1362:1362:1362))
        (PORT datab[15] (1129:1129:1129) (1164:1164:1164))
        (PORT datab[16] (2074:2074:2074) (2072:2072:2072))
        (PORT datab[17] (1325:1325:1325) (1343:1343:1343))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1866:1866:1866))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1664:1664:1664))
        (PORT datab (649:649:649) (629:629:629))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (628:628:628))
        (PORT datab (1255:1255:1255) (1230:1230:1230))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1223:1223:1223))
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (682:682:682))
        (PORT datab (1282:1282:1282) (1249:1249:1249))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1231:1231:1231))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (430:430:430))
        (PORT datab (1450:1450:1450) (1400:1400:1400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1492:1492:1492))
        (PORT datab (451:451:451) (457:457:457))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1306:1306:1306))
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (620:620:620))
        (PORT datab (1209:1209:1209) (1222:1222:1222))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1451:1451:1451))
        (PORT datab (408:408:408) (426:426:426))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (PORT datab (1307:1307:1307) (1275:1275:1275))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1317:1317:1317))
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (433:433:433))
        (PORT datab (1228:1228:1228) (1204:1204:1204))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (463:463:463))
        (PORT datab (1808:1808:1808) (1739:1739:1739))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (1946:1946:1946))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2212:2212:2212))
        (PORT datab (406:406:406) (427:427:427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (691:691:691))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (625:625:625))
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (647:647:647))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (640:640:640))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (435:435:435))
        (PORT datab (654:654:654) (648:648:648))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (632:632:632))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (637:637:637))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (618:618:618))
        (PORT datab (652:652:652) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (644:644:644))
        (PORT datab (401:401:401) (418:418:418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (460:460:460))
        (PORT datab (654:654:654) (647:647:647))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (678:678:678))
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (686:686:686))
        (PORT datab (765:765:765) (765:765:765))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1220:1220:1220))
        (PORT datab (949:949:949) (925:925:925))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (773:773:773))
        (PORT datab (1191:1191:1191) (1150:1150:1150))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (996:996:996))
        (PORT datab (940:940:940) (943:943:943))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (997:997:997))
        (PORT datab (778:778:778) (779:779:779))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (427:427:427))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (1001:1001:1001))
        (PORT datac (370:370:370) (384:384:384))
        (PORT datad (2378:2378:2378) (2415:2415:2415))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6308:6308:6308) (5979:5979:5979))
        (PORT ena (1697:1697:1697) (1653:1653:1653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1198:1198:1198))
        (PORT datab (1982:1982:1982) (1934:1934:1934))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1932:1932:1932))
        (PORT datab (1505:1505:1505) (1447:1447:1447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (634:634:634) (626:626:626))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (PORT datab (646:646:646) (637:637:637))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2433:2433:2433) (2467:2467:2467))
        (PORT datac (937:937:937) (917:917:917))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6308:6308:6308) (5979:5979:5979))
        (PORT ena (1697:1697:1697) (1653:1653:1653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2432:2432:2432) (2466:2466:2466))
        (PORT datac (1002:1002:1002) (978:978:978))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6308:6308:6308) (5979:5979:5979))
        (PORT ena (1697:1697:1697) (1653:1653:1653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (973:973:973))
        (PORT datab (2808:2808:2808) (2857:2857:2857))
        (PORT datac (204:204:204) (235:235:235))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1405:1405:1405))
        (PORT datab (716:716:716) (727:727:727))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (963:963:963))
        (PORT datab (969:969:969) (971:971:971))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (805:805:805))
        (PORT datab (1241:1241:1241) (1204:1204:1204))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (985:985:985))
        (PORT datab (1031:1031:1031) (1015:1015:1015))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (776:776:776))
        (PORT datab (994:994:994) (978:978:978))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1375:1375:1375))
        (PORT datab (991:991:991) (984:984:984))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1010:1010:1010))
        (PORT datab (1033:1033:1033) (1013:1013:1013))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (743:743:743))
        (PORT datab (939:939:939) (930:930:930))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (2808:2808:2808) (2857:2857:2857))
        (PORT datac (970:970:970) (952:952:952))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2207:2207:2207))
        (PORT datab (2575:2575:2575) (2572:2572:2572))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2540:2540:2540))
        (PORT datab (2004:2004:2004) (2011:2011:2011))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (2017:2017:2017))
        (PORT datab (2883:2883:2883) (2826:2826:2826))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2012:2012:2012))
        (PORT datab (2100:2100:2100) (2068:2068:2068))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1874:1874:1874))
        (PORT datab (1982:1982:1982) (1984:1984:1984))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1922:1922:1922) (1907:1907:1907))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (2309:2309:2309) (2238:2238:2238))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2237:2237:2237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2267:2267:2267) (2204:2204:2204))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (2258:2258:2258) (2188:2188:2188))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (1928:1928:1928))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1576:1576:1576) (1525:1525:1525))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (660:660:660))
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (848:848:848))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (651:651:651))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (916:916:916))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1216:1216:1216))
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (429:429:429))
        (PORT datab (934:934:934) (916:916:916))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (629:629:629))
        (PORT datab (1472:1472:1472) (1418:1418:1418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (941:941:941))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (947:947:947))
        (PORT datab (656:656:656) (640:640:640))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1465:1465:1465) (1417:1417:1417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1951:1951:1951))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2183:2183:2183))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1925:1925:1925))
        (PORT datab (1391:1391:1391) (1330:1330:1330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (1950:1950:1950))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (1979:1979:1979) (1925:1925:1925))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (624:624:624) (618:618:618))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (677:677:677))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (635:635:635))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (659:659:659))
        (PORT datab (625:625:625) (611:611:611))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (656:656:656))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (627:627:627))
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (643:643:643))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (708:708:708) (689:689:689))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (639:639:639))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (628:628:628))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (619:619:619))
        (PORT datab (404:404:404) (421:421:421))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (662:662:662))
        (PORT datab (619:619:619) (608:608:608))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (695:695:695) (675:675:675))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (441:441:441))
        (PORT datab (642:642:642) (633:633:633))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (628:628:628))
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2691:2691:2691) (2745:2745:2745))
        (PORT datac (968:968:968) (961:961:961))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[33\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4996:4996:4996) (5391:5391:5391))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1578:1578:1578) (1606:1606:1606))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (799:799:799))
        (PORT datab (998:998:998) (994:994:994))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1176:1176:1176))
        (PORT datab (1249:1249:1249) (1216:1216:1216))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (995:995:995) (978:978:978))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (763:763:763))
        (PORT datab (1572:1572:1572) (1541:1541:1541))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1198:1198:1198))
        (PORT datab (788:788:788) (789:789:789))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1228:1228:1228))
        (PORT datab (1303:1303:1303) (1277:1277:1277))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (697:697:697))
        (PORT datab (758:758:758) (758:758:758))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1040:1040:1040))
        (PORT datab (1267:1267:1267) (1225:1225:1225))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (763:763:763))
        (PORT datac (2243:2243:2243) (2256:2256:2256))
        (PORT datad (1213:1213:1213) (1147:1147:1147))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[31\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4940:4940:4940) (5314:5314:5314))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2152:2152:2152))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (946:946:946) (914:914:914))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[30\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (722:722:722))
        (PORT datac (4936:4936:4936) (5310:5310:5310))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1068:1068:1068))
        (PORT datac (2764:2764:2764) (2822:2822:2822))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (684:684:684) (715:715:715))
        (PORT dataa[1] (738:738:738) (763:763:763))
        (PORT dataa[2] (720:720:720) (753:753:753))
        (PORT dataa[3] (472:472:472) (514:514:514))
        (PORT dataa[4] (1392:1392:1392) (1419:1419:1419))
        (PORT dataa[5] (456:456:456) (490:490:490))
        (PORT dataa[6] (460:460:460) (508:508:508))
        (PORT dataa[7] (984:984:984) (986:986:986))
        (PORT dataa[8] (693:693:693) (716:716:716))
        (PORT dataa[9] (691:691:691) (728:728:728))
        (PORT dataa[10] (695:695:695) (719:719:719))
        (PORT dataa[11] (953:953:953) (948:948:948))
        (PORT dataa[12] (696:696:696) (729:729:729))
        (PORT dataa[13] (673:673:673) (703:703:703))
        (PORT dataa[14] (792:792:792) (827:827:827))
        (PORT dataa[15] (1035:1035:1035) (1048:1048:1048))
        (PORT dataa[16] (786:786:786) (827:827:827))
        (PORT dataa[17] (1044:1044:1044) (1060:1060:1060))
        (PORT datab[17] (1487:1487:1487) (1515:1515:1515))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult5.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1555:1555:1555) (1551:1551:1551))
        (PORT data[2] (1544:1544:1544) (1537:1537:1537))
        (PORT data[3] (1632:1632:1632) (1629:1629:1629))
        (PORT data[4] (1543:1543:1543) (1530:1530:1530))
        (PORT data[5] (2051:2051:2051) (1996:1996:1996))
        (PORT data[6] (1787:1787:1787) (1757:1757:1757))
        (PORT data[7] (1551:1551:1551) (1537:1537:1537))
        (PORT data[8] (1609:1609:1609) (1605:1605:1605))
        (PORT data[9] (1544:1544:1544) (1526:1526:1526))
        (PORT data[10] (1555:1555:1555) (1536:1536:1536))
        (PORT data[11] (1994:1994:1994) (1938:1938:1938))
        (PORT data[12] (1831:1831:1831) (1783:1783:1783))
        (PORT data[13] (1567:1567:1567) (1548:1548:1548))
        (PORT data[14] (1556:1556:1556) (1557:1557:1557))
        (PORT data[15] (1427:1427:1427) (1388:1388:1388))
        (PORT data[16] (1169:1169:1169) (1165:1165:1165))
        (PORT data[17] (1585:1585:1585) (1581:1581:1581))
        (PORT clk (2078:2078:2078) (2125:2125:2125))
        (PORT ena (1826:1826:1826) (1823:1823:1823))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1616:1616:1616) (1609:1609:1609))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1235:1235:1235))
        (PORT datab (634:634:634) (604:604:604))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1233:1233:1233))
        (PORT datab (386:386:386) (382:382:382))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (391:391:391))
        (PORT datab (984:984:984) (975:975:975))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1032:1032:1032))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (392:392:392))
        (PORT datab (1254:1254:1254) (1236:1236:1236))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (673:673:673))
        (PORT datab (1281:1281:1281) (1250:1250:1250))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1768:1768:1768))
        (PORT datab (903:903:903) (879:879:879))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1456:1456:1456) (1410:1410:1410))
        (PORT data[1] (1240:1240:1240) (1221:1221:1221))
        (PORT data[2] (1482:1482:1482) (1441:1441:1441))
        (PORT data[3] (1211:1211:1211) (1200:1200:1200))
        (PORT data[4] (1478:1478:1478) (1432:1432:1432))
        (PORT data[5] (1311:1311:1311) (1303:1303:1303))
        (PORT data[6] (1481:1481:1481) (1452:1452:1452))
        (PORT data[7] (938:938:938) (949:949:949))
        (PORT data[8] (1427:1427:1427) (1408:1408:1408))
        (PORT data[9] (1482:1482:1482) (1441:1441:1441))
        (PORT data[10] (989:989:989) (998:998:998))
        (PORT data[11] (1773:1773:1773) (1725:1725:1725))
        (PORT data[12] (1879:1879:1879) (1864:1864:1864))
        (PORT data[13] (2086:2086:2086) (2064:2064:2064))
        (PORT data[14] (1923:1923:1923) (1917:1917:1917))
        (PORT data[15] (1575:1575:1575) (1573:1573:1573))
        (PORT data[16] (1576:1576:1576) (1533:1533:1533))
        (PORT data[17] (1548:1548:1548) (1529:1529:1529))
        (PORT clk (2047:2047:2047) (2091:2091:2091))
        (PORT ena (1400:1400:1400) (1380:1380:1380))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[0] (1582:1582:1582) (1582:1582:1582))
        (PORT datab[1] (975:975:975) (995:995:995))
        (PORT datab[2] (994:994:994) (1018:1018:1018))
        (PORT datab[3] (1013:1013:1013) (1029:1029:1029))
        (PORT datab[4] (1244:1244:1244) (1231:1231:1231))
        (PORT datab[5] (790:790:790) (828:828:828))
        (PORT datab[6] (935:935:935) (949:949:949))
        (PORT datab[7] (1230:1230:1230) (1228:1228:1228))
        (PORT datab[8] (1289:1289:1289) (1286:1286:1286))
        (PORT datab[9] (1045:1045:1045) (1070:1070:1070))
        (PORT datab[10] (1000:1000:1000) (1015:1015:1015))
        (PORT datab[11] (1220:1220:1220) (1220:1220:1220))
        (PORT datab[12] (1348:1348:1348) (1359:1359:1359))
        (PORT datab[13] (1350:1350:1350) (1349:1349:1349))
        (PORT datab[14] (793:793:793) (828:828:828))
        (PORT datab[15] (1099:1099:1099) (1123:1123:1123))
        (PORT datab[16] (787:787:787) (828:828:828))
        (PORT datab[17] (1364:1364:1364) (1359:1359:1359))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1225:1225:1225) (1224:1224:1224))
        (PORT data[1] (1191:1191:1191) (1196:1196:1196))
        (PORT data[2] (1208:1208:1208) (1179:1179:1179))
        (PORT data[3] (1263:1263:1263) (1265:1265:1265))
        (PORT data[4] (1282:1282:1282) (1282:1282:1282))
        (PORT data[5] (1218:1218:1218) (1220:1220:1220))
        (PORT data[6] (1449:1449:1449) (1421:1421:1421))
        (PORT data[7] (1455:1455:1455) (1412:1412:1412))
        (PORT data[8] (1439:1439:1439) (1416:1416:1416))
        (PORT data[9] (1204:1204:1204) (1212:1212:1212))
        (PORT data[10] (1184:1184:1184) (1181:1181:1181))
        (PORT data[11] (1534:1534:1534) (1518:1518:1518))
        (PORT data[12] (1190:1190:1190) (1175:1175:1175))
        (PORT data[13] (1510:1510:1510) (1504:1504:1504))
        (PORT data[14] (1175:1175:1175) (1175:1175:1175))
        (PORT data[15] (1227:1227:1227) (1211:1211:1211))
        (PORT data[16] (1507:1507:1507) (1484:1484:1484))
        (PORT data[17] (1442:1442:1442) (1414:1414:1414))
        (PORT clk (2052:2052:2052) (2098:2098:2098))
        (PORT ena (1471:1471:1471) (1476:1476:1476))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1195:1195:1195) (1195:1195:1195))
        (PORT data[2] (1608:1608:1608) (1599:1599:1599))
        (PORT data[3] (1932:1932:1932) (1909:1909:1909))
        (PORT data[4] (1194:1194:1194) (1180:1180:1180))
        (PORT data[5] (2119:2119:2119) (2073:2073:2073))
        (PORT data[6] (1455:1455:1455) (1433:1433:1433))
        (PORT data[7] (1534:1534:1534) (1525:1525:1525))
        (PORT data[8] (1718:1718:1718) (1677:1677:1677))
        (PORT data[9] (1400:1400:1400) (1372:1372:1372))
        (PORT data[10] (1432:1432:1432) (1399:1399:1399))
        (PORT data[11] (2144:2144:2144) (2054:2054:2054))
        (PORT data[12] (1460:1460:1460) (1442:1442:1442))
        (PORT data[13] (1184:1184:1184) (1181:1181:1181))
        (PORT data[14] (1841:1841:1841) (1826:1826:1826))
        (PORT data[15] (1260:1260:1260) (1257:1257:1257))
        (PORT data[16] (1212:1212:1212) (1194:1194:1194))
        (PORT data[17] (1940:1940:1940) (1850:1850:1850))
        (PORT clk (2052:2052:2052) (2098:2098:2098))
        (PORT ena (1471:1471:1471) (1476:1476:1476))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (591:591:591))
        (PORT datab (1341:1341:1341) (1305:1305:1305))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (590:590:590))
        (PORT datab (1259:1259:1259) (1237:1237:1237))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (639:639:639))
        (PORT datab (1252:1252:1252) (1229:1229:1229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (642:642:642))
        (PORT datab (1291:1291:1291) (1265:1265:1265))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (617:617:617))
        (PORT datab (1264:1264:1264) (1237:1237:1237))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (599:599:599))
        (PORT datab (1272:1272:1272) (1246:1246:1246))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (616:616:616))
        (PORT datab (1245:1245:1245) (1231:1231:1231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (626:626:626))
        (PORT datab (1245:1245:1245) (1233:1233:1233))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (925:925:925))
        (PORT datab (919:919:919) (912:912:912))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (928:928:928))
        (PORT datab (900:900:900) (891:891:891))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1121:1121:1121))
        (PORT datab (1276:1276:1276) (1258:1258:1258))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (928:928:928))
        (PORT datab (958:958:958) (928:928:928))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (644:644:644))
        (PORT datab (1201:1201:1201) (1148:1148:1148))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (935:935:935))
        (PORT datab (729:729:729) (714:714:714))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (908:908:908))
        (PORT datab (714:714:714) (697:697:697))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1469:1469:1469))
        (PORT datab (701:701:701) (683:683:683))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (705:705:705))
        (PORT datab (899:899:899) (884:884:884))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (938:938:938))
        (PORT datab (648:648:648) (643:643:643))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1522:1522:1522) (1502:1502:1502))
        (PORT data[1] (1556:1556:1556) (1525:1525:1525))
        (PORT data[2] (1524:1524:1524) (1507:1507:1507))
        (PORT data[3] (1248:1248:1248) (1249:1249:1249))
        (PORT data[4] (1182:1182:1182) (1158:1158:1158))
        (PORT data[5] (1493:1493:1493) (1448:1448:1448))
        (PORT data[6] (1187:1187:1187) (1162:1162:1162))
        (PORT data[7] (1169:1169:1169) (1167:1167:1167))
        (PORT data[8] (1193:1193:1193) (1188:1188:1188))
        (PORT data[9] (1003:1003:1003) (1013:1013:1013))
        (PORT data[10] (970:970:970) (978:978:978))
        (PORT data[11] (1731:1731:1731) (1672:1672:1672))
        (PORT data[12] (1194:1194:1194) (1193:1193:1193))
        (PORT data[13] (1213:1213:1213) (1220:1220:1220))
        (PORT data[14] (1527:1527:1527) (1519:1519:1519))
        (PORT data[15] (1202:1202:1202) (1192:1192:1192))
        (PORT data[16] (1200:1200:1200) (1176:1176:1176))
        (PORT data[17] (894:894:894) (870:870:870))
        (PORT clk (2077:2077:2077) (2125:2125:2125))
        (PORT ena (1814:1814:1814) (1798:1798:1798))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (888:888:888) (895:895:895))
        (PORT data[1] (860:860:860) (847:847:847))
        (PORT data[2] (935:935:935) (926:926:926))
        (PORT data[3] (868:868:868) (873:873:873))
        (PORT data[4] (930:930:930) (919:919:919))
        (PORT data[5] (1118:1118:1118) (1087:1087:1087))
        (PORT data[6] (1103:1103:1103) (1090:1090:1090))
        (PORT data[7] (876:876:876) (858:858:858))
        (PORT data[8] (1080:1080:1080) (1064:1064:1064))
        (PORT data[9] (884:884:884) (894:894:894))
        (PORT data[10] (867:867:867) (857:857:857))
        (PORT data[11] (858:858:858) (862:862:862))
        (PORT data[12] (926:926:926) (933:933:933))
        (PORT data[13] (1555:1555:1555) (1553:1553:1553))
        (PORT data[14] (932:932:932) (934:934:934))
        (PORT data[15] (1225:1225:1225) (1218:1218:1218))
        (PORT data[16] (1486:1486:1486) (1463:1463:1463))
        (PORT data[17] (1491:1491:1491) (1460:1460:1460))
        (PORT clk (2077:2077:2077) (2125:2125:2125))
        (PORT ena (1814:1814:1814) (1798:1798:1798))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (594:594:594))
        (PORT datab (954:954:954) (943:943:943))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (390:390:390))
        (PORT datab (956:956:956) (939:939:939))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (370:370:370))
        (PORT datab (949:949:949) (929:929:929))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (358:358:358))
        (PORT datab (910:910:910) (889:889:889))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult1.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (230:230:230) (241:241:241))
        (PORT data[1] (1255:1255:1255) (1248:1248:1248))
        (PORT data[2] (1242:1242:1242) (1239:1239:1239))
        (PORT data[3] (1239:1239:1239) (1229:1229:1229))
        (PORT data[4] (1233:1233:1233) (1228:1228:1228))
        (PORT data[5] (1487:1487:1487) (1472:1472:1472))
        (PORT data[6] (1469:1469:1469) (1432:1432:1432))
        (PORT data[7] (1202:1202:1202) (1203:1203:1203))
        (PORT data[8] (1221:1221:1221) (1221:1221:1221))
        (PORT data[9] (1225:1225:1225) (1214:1214:1214))
        (PORT data[10] (1714:1714:1714) (1671:1671:1671))
        (PORT data[11] (1484:1484:1484) (1457:1457:1457))
        (PORT data[12] (2170:2170:2170) (2128:2128:2128))
        (PORT data[13] (1281:1281:1281) (1281:1281:1281))
        (PORT data[14] (1882:1882:1882) (1871:1871:1871))
        (PORT data[15] (1204:1204:1204) (1191:1191:1191))
        (PORT data[16] (1514:1514:1514) (1482:1482:1482))
        (PORT data[17] (1200:1200:1200) (1202:1202:1202))
        (PORT clk (2063:2063:2063) (2115:2115:2115))
        (PORT ena (1427:1427:1427) (1424:1424:1424))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (1277:1277:1277) (1280:1280:1280))
        (PORT dataa[1] (1967:1967:1967) (1949:1949:1949))
        (PORT dataa[2] (1308:1308:1308) (1318:1318:1318))
        (PORT dataa[3] (1347:1347:1347) (1347:1347:1347))
        (PORT dataa[4] (1400:1400:1400) (1428:1428:1428))
        (PORT dataa[5] (1098:1098:1098) (1119:1119:1119))
        (PORT dataa[6] (868:868:868) (921:921:921))
        (PORT dataa[7] (2443:2443:2443) (2388:2388:2388))
        (PORT dataa[8] (1593:1593:1593) (1568:1568:1568))
        (PORT dataa[9] (1052:1052:1052) (1080:1080:1080))
        (PORT dataa[10] (1276:1276:1276) (1268:1268:1268))
        (PORT dataa[11] (1303:1303:1303) (1296:1296:1296))
        (PORT dataa[12] (1359:1359:1359) (1374:1374:1374))
        (PORT dataa[13] (1749:1749:1749) (1773:1773:1773))
        (PORT dataa[14] (699:699:699) (730:730:730))
        (PORT dataa[15] (488:488:488) (540:540:540))
        (PORT dataa[16] (431:431:431) (477:477:477))
        (PORT dataa[17] (669:669:669) (701:701:701))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (577:577:577))
        (PORT datab (763:763:763) (777:777:777))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (637:637:637))
        (PORT datab (759:759:759) (761:761:761))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (587:587:587))
        (PORT datab (736:736:736) (747:747:747))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (615:615:615))
        (PORT datab (766:766:766) (768:768:768))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (651:651:651))
        (PORT datab (785:785:785) (781:781:781))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1146:1146:1146))
        (PORT datab (589:589:589) (576:576:576))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (818:818:818))
        (PORT datab (1414:1414:1414) (1428:1428:1428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (586:586:586))
        (PORT datab (748:748:748) (746:746:746))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (578:578:578))
        (PORT datab (706:706:706) (718:718:718))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (938:938:938))
        (PORT datab (731:731:731) (736:736:736))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (942:942:942))
        (PORT datab (755:755:755) (753:753:753))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (960:960:960))
        (PORT datab (1079:1079:1079) (1070:1070:1070))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (735:735:735))
        (PORT datab (1195:1195:1195) (1150:1150:1150))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (769:769:769))
        (PORT datab (911:911:911) (903:903:903))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (770:770:770))
        (PORT datab (919:919:919) (914:914:914))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1009:1009:1009))
        (PORT datab (882:882:882) (870:870:870))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (765:765:765))
        (PORT datab (647:647:647) (639:639:639))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (648:648:648))
        (PORT datab (767:767:767) (769:769:769))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (652:652:652))
        (PORT datab (716:716:716) (729:729:729))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1006:1006:1006))
        (PORT datab (730:730:730) (713:713:713))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (641:641:641))
        (PORT datab (1086:1086:1086) (1082:1082:1082))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (716:716:716))
        (PORT datab (1025:1025:1025) (1032:1032:1032))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (684:684:684))
        (PORT datab (731:731:731) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (2373:2373:2373) (2428:2428:2428))
        (PORT datac (607:607:607) (588:588:588))
        (PORT datad (613:613:613) (587:587:587))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[13\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4639:4639:4639) (5014:5014:5014))
        (PORT datad (745:745:745) (754:754:754))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (749:749:749))
        (PORT datab (2808:2808:2808) (2858:2858:2858))
        (PORT datac (204:204:204) (236:236:236))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5886:5886:5886) (5583:5583:5583))
        (PORT ena (1602:1602:1602) (1551:1551:1551))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (443:443:443))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (439:439:439) (440:440:440))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (2375:2375:2375) (2430:2430:2430))
        (PORT datac (605:605:605) (598:598:598))
        (PORT datad (637:637:637) (615:615:615))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[11\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (757:757:757))
        (PORT datad (4593:4593:4593) (4948:4948:4948))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2722:2722:2722) (2781:2781:2781))
        (PORT datac (963:963:963) (939:939:939))
        (PORT datad (393:393:393) (395:395:395))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5604:5604:5604) (5273:5273:5273))
        (PORT ena (1364:1364:1364) (1323:1323:1323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2780:2780:2780))
        (PORT datac (704:704:704) (706:706:706))
        (PORT datad (368:368:368) (371:371:371))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5604:5604:5604) (5273:5273:5273))
        (PORT ena (1364:1364:1364) (1323:1323:1323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2781:2781:2781))
        (PORT datac (632:632:632) (624:624:624))
        (PORT datad (387:387:387) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5604:5604:5604) (5273:5273:5273))
        (PORT ena (1364:1364:1364) (1323:1323:1323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1075:1075:1075) (1055:1055:1055))
        (PORT sclr (5750:5750:5750) (5390:5390:5390))
        (PORT sload (3662:3662:3662) (3729:3729:3729))
        (PORT ena (1638:1638:1638) (1583:1583:1583))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (806:806:806))
        (PORT datac (2386:2386:2386) (2442:2442:2442))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[9\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4642:4642:4642) (5018:5018:5018))
        (PORT datad (1132:1132:1132) (1088:1088:1088))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (449:449:449))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (452:452:452))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (450:450:450))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (628:628:628))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3053:3053:3053) (3060:3060:3060))
        (PORT datab (754:754:754) (752:752:752))
        (PORT datad (1187:1187:1187) (1141:1141:1141))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[27\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (733:733:733))
        (PORT datac (4935:4935:4935) (5307:5307:5307))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (969:969:969))
        (PORT datac (2389:2389:2389) (2445:2445:2445))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[7\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4640:4640:4640) (5016:5016:5016))
        (PORT datad (988:988:988) (969:969:969))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2083:2083:2083))
        (PORT datab (1016:1016:1016) (1003:1003:1003))
        (PORT datad (1032:1032:1032) (1029:1029:1029))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[26\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4942:4942:4942) (5317:5317:5317))
        (PORT datad (1244:1244:1244) (1188:1188:1188))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1028:1028:1028) (1013:1013:1013))
        (PORT sclr (5750:5750:5750) (5390:5390:5390))
        (PORT sload (3662:3662:3662) (3729:3729:3729))
        (PORT ena (1638:1638:1638) (1583:1583:1583))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (1578:1578:1578) (1550:1550:1550))
        (PORT datac (950:950:950) (935:935:935))
        (PORT datad (2337:2337:2337) (2380:2380:2380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[5\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4636:4636:4636) (5010:5010:5010))
        (PORT datad (706:706:706) (714:714:714))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2780:2780:2780))
        (PORT datac (1106:1106:1106) (1135:1135:1135))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5604:5604:5604) (5273:5273:5273))
        (PORT ena (1364:1364:1364) (1323:1323:1323))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3052:3052:3052) (3059:3059:3059))
        (PORT datab (1636:1636:1636) (1636:1636:1636))
        (PORT datad (1224:1224:1224) (1175:1175:1175))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[1\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4633:4633:4633) (5007:5007:5007))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (2373:2373:2373) (2427:2427:2427))
        (PORT datac (966:966:966) (938:938:938))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[23\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4937:4937:4937) (5310:5310:5310))
        (PORT datad (363:363:363) (365:365:365))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (3133:3133:3133) (2993:2993:2993))
        (PORT data[1] (2283:2283:2283) (2179:2179:2179))
        (PORT data[2] (2149:2149:2149) (2052:2052:2052))
        (PORT data[3] (1781:1781:1781) (1791:1791:1791))
        (PORT data[4] (3389:3389:3389) (3249:3249:3249))
        (PORT data[5] (2539:2539:2539) (2536:2536:2536))
        (PORT data[6] (2222:2222:2222) (2247:2247:2247))
        (PORT data[7] (3026:3026:3026) (2962:2962:2962))
        (PORT data[8] (2437:2437:2437) (2416:2416:2416))
        (PORT data[9] (2807:2807:2807) (2799:2799:2799))
        (PORT data[10] (3149:3149:3149) (3119:3119:3119))
        (PORT data[11] (2268:2268:2268) (2282:2282:2282))
        (PORT data[12] (2598:2598:2598) (2600:2600:2600))
        (PORT data[13] (2091:2091:2091) (2176:2176:2176))
        (PORT data[14] (1608:1608:1608) (1625:1625:1625))
        (PORT data[15] (3208:3208:3208) (3188:3188:3188))
        (PORT data[16] (2292:2292:2292) (2363:2363:2363))
        (PORT data[17] (2088:2088:2088) (2089:2089:2089))
        (PORT clk (2075:2075:2075) (2117:2117:2117))
        (PORT ena (3497:3497:3497) (3490:3490:3490))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2420:2420:2420) (2456:2456:2456))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1329:1329:1329))
        (PORT datab (928:928:928) (914:914:914))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1539:1539:1539))
        (PORT datab (925:925:925) (900:900:900))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2219:2219:2219) (2215:2215:2215))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (1753:1753:1753) (1779:1779:1779))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (2544:2544:2544) (2470:2470:2470))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (659:659:659))
        (PORT datab (957:957:957) (934:934:934))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (682:682:682))
        (PORT datab (930:930:930) (927:927:927))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (694:694:694))
        (PORT datab (958:958:958) (939:939:939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (676:676:676))
        (PORT datab (1290:1290:1290) (1270:1270:1270))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (695:695:695))
        (PORT datab (1255:1255:1255) (1228:1228:1228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (661:661:661))
        (PORT datab (897:897:897) (895:895:895))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (892:892:892))
        (PORT datab (2449:2449:2449) (2349:2349:2349))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (716:716:716))
        (PORT datab (2101:2101:2101) (2093:2093:2093))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (885:885:885))
        (PORT datab (1863:1863:1863) (1866:1866:1866))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1073:1073:1073))
        (PORT datab (2184:2184:2184) (2177:2177:2177))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (682:682:682))
        (PORT datab (2963:2963:2963) (2913:2913:2913))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (674:674:674))
        (PORT datab (2744:2744:2744) (2662:2662:2662))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (683:683:683))
        (PORT datab (1886:1886:1886) (1898:1898:1898))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (647:647:647))
        (PORT datab (2949:2949:2949) (2893:2893:2893))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (707:707:707))
        (PORT datab (2777:2777:2777) (2676:2676:2676))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (2747:2747:2747) (2655:2655:2655))
        (PORT datad (613:613:613) (595:595:595))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (376:376:376))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (916:916:916) (900:900:900))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (884:884:884))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (887:887:887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (582:582:582))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (939:939:939))
        (PORT datab (341:341:341) (349:349:349))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (393:393:393))
        (PORT datab (945:945:945) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (755:755:755))
        (PORT datab (643:643:643) (639:639:639))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (700:700:700))
        (PORT datab (755:755:755) (769:769:769))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (796:796:796) (795:795:795))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (640:640:640))
        (PORT datab (732:732:732) (748:748:748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (861:861:861))
        (PORT datab (771:771:771) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (774:774:774))
        (PORT datab (718:718:718) (700:700:700))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1321:1321:1321))
        (PORT datab (937:937:937) (906:906:906))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (683:683:683))
        (PORT datab (1058:1058:1058) (1064:1064:1064))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (748:748:748))
        (PORT datab (685:685:685) (673:673:673))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (791:791:791) (790:790:790))
        (PORT datad (613:613:613) (595:595:595))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~105)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (367:367:367))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (2035:2035:2035))
        (PORT datab (395:395:395) (409:409:409))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (235:235:235) (263:263:263))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6555:6555:6555) (6248:6248:6248))
        (PORT ena (2119:2119:2119) (2095:2095:2095))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (673:673:673))
        (PORT datab (2800:2800:2800) (2707:2707:2707))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1628:1628:1628))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (1934:1934:1934) (1873:1873:1873))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[33\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (1961:1961:1961))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1182:1182:1182))
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (625:625:625))
        (PORT datab (1254:1254:1254) (1210:1210:1210))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1166:1166:1166))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (639:639:639))
        (PORT datab (410:410:410) (431:431:431))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (662:662:662))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (680:680:680))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (992:992:992))
        (PORT datab (949:949:949) (938:938:938))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (998:998:998) (975:975:975))
        (PORT datad (1493:1493:1493) (1457:1457:1457))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (448:448:448))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~100)
    (DELAY
      (ABSOLUTE
        (PORT datad (622:622:622) (602:602:602))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1188:1188:1188))
        (PORT datab (1052:1052:1052) (1024:1024:1024))
        (PORT datac (997:997:997) (1002:1002:1002))
        (PORT datad (2376:2376:2376) (2412:2412:2412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6308:6308:6308) (5979:5979:5979))
        (PORT ena (1697:1697:1697) (1653:1653:1653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (2293:2293:2293) (2325:2325:2325))
        (PORT datac (1181:1181:1181) (1131:1131:1131))
        (PORT datad (594:594:594) (580:580:580))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[21\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4936:4936:4936) (5309:5309:5309))
        (PORT datad (712:712:712) (711:711:711))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2433:2433:2433) (2467:2467:2467))
        (PORT datac (953:953:953) (932:932:932))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6308:6308:6308) (5979:5979:5979))
        (PORT ena (1697:1697:1697) (1653:1653:1653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (977:977:977) (957:957:957))
        (PORT datac (696:696:696) (696:696:696))
        (PORT datad (2337:2337:2337) (2380:2380:2380))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[19\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4943:4943:4943) (5317:5317:5317))
        (PORT datad (397:397:397) (401:401:401))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (1823:1823:1823) (1900:1900:1900))
        (PORT datac (861:861:861) (827:827:827))
        (PORT datad (679:679:679) (659:659:659))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[30\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (5028:5028:5028) (5417:5417:5417))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (1820:1820:1820) (1896:1896:1896))
        (PORT datac (917:917:917) (874:874:874))
        (PORT datad (594:594:594) (577:577:577))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[29\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5409:5409:5409) (5791:5791:5791))
        (PORT datad (745:745:745) (752:752:752))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (1819:1819:1819) (1895:1895:1895))
        (PORT datac (599:599:599) (580:580:580))
        (PORT datad (606:606:606) (591:591:591))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[27\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5407:5407:5407) (5789:5789:5789))
        (PORT datac (782:782:782) (793:793:793))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1823:1823:1823) (1901:1901:1901))
        (PORT datac (605:605:605) (597:597:597))
        (PORT datad (939:939:939) (918:918:918))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[25\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5405:5405:5405) (5786:5786:5786))
        (PORT datac (737:737:737) (748:748:748))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1824:1824:1824) (1902:1902:1902))
        (PORT datac (594:594:594) (573:573:573))
        (PORT datad (912:912:912) (892:892:892))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[23\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5399:5399:5399) (5778:5778:5778))
        (PORT datad (768:768:768) (777:777:777))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1825:1825:1825) (1902:1902:1902))
        (PORT datac (1185:1185:1185) (1143:1143:1143))
        (PORT datad (899:899:899) (847:847:847))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[22\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5408:5408:5408) (5790:5790:5790))
        (PORT datad (957:957:957) (939:939:939))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1221:1221:1221))
        (PORT datab (1825:1825:1825) (1903:1903:1903))
        (PORT datad (990:990:990) (957:957:957))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[21\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5397:5397:5397) (5776:5776:5776))
        (PORT datad (735:735:735) (743:743:743))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1824:1824:1824) (1901:1901:1901))
        (PORT datac (1616:1616:1616) (1581:1581:1581))
        (PORT datad (917:917:917) (892:892:892))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[20\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (5398:5398:5398) (5777:5777:5777))
        (PORT datac (756:756:756) (768:768:768))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2382:2382:2382))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (380:380:380) (375:375:375))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[18\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4761:4761:4761) (5172:5172:5172))
        (PORT datad (1282:1282:1282) (1257:1257:1257))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1017:1017:1017))
        (PORT datab (987:987:987) (991:991:991))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2659:2659:2659) (2700:2700:2700))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[35\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4995:4995:4995) (5390:5390:5390))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[34\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1900:1900:1900))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1163:1163:1163))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (666:666:666))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (781:781:781))
        (PORT datab (980:980:980) (957:957:957))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1034:1034:1034))
        (PORT datab (1219:1219:1219) (1191:1191:1191))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1006:1006:1006))
        (PORT datab (980:980:980) (962:962:962))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1207:1207:1207))
        (PORT datab (721:721:721) (739:739:739))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (989:989:989))
        (PORT datab (1318:1318:1318) (1264:1264:1264))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1005:1005:1005))
        (PORT datab (729:729:729) (746:746:746))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1174:1174:1174))
        (PORT datab (772:772:772) (775:775:775))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1174:1174:1174))
        (PORT datab (960:960:960) (956:956:956))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (949:949:949))
        (PORT datab (762:762:762) (763:763:763))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (954:954:954))
        (PORT datab (769:769:769) (771:771:771))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1018:1018:1018))
        (PORT datab (724:724:724) (741:741:741))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (997:997:997))
        (PORT datab (970:970:970) (957:957:957))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (990:990:990))
        (PORT datab (980:980:980) (972:972:972))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (779:779:779))
        (PORT datab (1188:1188:1188) (1151:1151:1151))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1272:1272:1272))
        (PORT datab (952:952:952) (940:940:940))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (783:783:783))
        (PORT datab (1255:1255:1255) (1202:1202:1202))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (931:931:931))
        (PORT datab (775:775:775) (783:783:783))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (969:969:969))
        (PORT datab (738:738:738) (758:758:758))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1195:1195:1195))
        (PORT datab (962:962:962) (957:957:957))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (971:971:971))
        (PORT datab (1247:1247:1247) (1208:1208:1208))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1272:1272:1272))
        (PORT datab (1000:1000:1000) (980:980:980))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2127:2127:2127))
        (PORT datab (995:995:995) (979:979:979))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (979:979:979))
        (PORT datab (1502:1502:1502) (1421:1421:1421))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1006:1006:1006))
        (PORT datab (1030:1030:1030) (1006:1006:1006))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (984:984:984))
        (PORT datab (765:765:765) (768:768:768))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (981:981:981))
        (PORT datab (759:759:759) (760:760:760))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1035:1035:1035))
        (PORT datab (947:947:947) (930:930:930))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1182:1182:1182))
        (PORT datab (730:730:730) (747:747:747))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (969:969:969))
        (PORT datab (1066:1066:1066) (1041:1041:1041))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1136:1136:1136))
        (PORT datab (765:765:765) (770:770:770))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1235:1235:1235))
        (PORT datab (974:974:974) (952:952:952))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (787:787:787))
        (PORT datab (1413:1413:1413) (1362:1362:1362))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (989:989:989))
        (PORT datab (770:770:770) (774:774:774))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (986:986:986))
        (PORT datab (981:981:981) (956:956:956))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1000:1000:1000))
        (PORT datab (767:767:767) (771:771:771))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (988:988:988))
        (PORT datab (730:730:730) (749:749:749))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (977:977:977))
        (PORT datab (1185:1185:1185) (1145:1145:1145))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (424:424:424))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1841:1841:1841))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (519:519:519) (583:583:583))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5151:5151:5151) (4866:4866:4866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1841:1841:1841))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (520:520:520) (585:585:585))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5151:5151:5151) (4866:4866:4866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (424:424:424))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (738:738:738))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1662:1662:1662))
        (PORT datab (345:345:345) (450:450:450))
        (PORT datad (637:637:637) (633:633:633))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (573:573:573))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (738:738:738))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1660:1660:1660))
        (PORT datab (343:343:343) (447:447:447))
        (PORT datad (398:398:398) (402:402:402))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1475:1475:1475))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3005:3005:3005) (3016:3016:3016))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (1412:1412:1412) (1368:1368:1368))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5745:5745:5745) (5384:5384:5384))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (545:545:545))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1661:1661:1661))
        (PORT datab (343:343:343) (447:447:447))
        (PORT datad (376:376:376) (383:383:383))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1841:1841:1841))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (518:518:518) (583:583:583))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5151:5151:5151) (4866:4866:4866))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (522:522:522))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1664:1664:1664))
        (PORT datab (349:349:349) (454:454:454))
        (PORT datad (701:701:701) (691:691:691))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (752:752:752))
        (PORT datab (793:793:793) (819:819:819))
        (PORT datac (452:452:452) (502:502:502))
        (PORT datad (692:692:692) (723:723:723))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (770:770:770))
        (PORT datab (754:754:754) (783:783:783))
        (PORT datac (1501:1501:1501) (1488:1488:1488))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (978:978:978) (966:966:966))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector84\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1659:1659:1659))
        (PORT datad (970:970:970) (939:939:939))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.compute_pixel_loop)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (4761:4761:4761) (5171:5171:5171))
        (PORT datad (2947:2947:2947) (2957:2957:2957))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (922:922:922) (887:887:887))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (978:978:978) (966:966:966))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (4706:4706:4706) (5098:5098:5098))
        (PORT datad (1304:1304:1304) (1309:1309:1309))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (4808:4808:4808) (5218:5218:5218))
        (PORT datac (1037:1037:1037) (1065:1065:1065))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (4808:4808:4808) (5218:5218:5218))
        (PORT datac (276:276:276) (369:369:369))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (723:723:723))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1133:1133:1133) (1144:1144:1144))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[9\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (722:722:722))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (785:785:785) (843:843:843))
        (PORT datac (796:796:796) (836:836:836))
        (PORT datad (847:847:847) (898:898:898))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (4806:4806:4806) (5216:5216:5216))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (686:686:686) (726:726:726))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1132:1132:1132) (1144:1144:1144))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1132:1132:1132) (1144:1144:1144))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1133:1133:1133) (1144:1144:1144))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (723:723:723))
        (PORT sload (1431:1431:1431) (1478:1478:1478))
        (PORT ena (1428:1428:1428) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1390:1390:1390) (1427:1427:1427))
        (PORT datac (4753:4753:4753) (5172:5172:5172))
        (PORT datad (1723:1723:1723) (1729:1729:1729))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\[8\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (4318:4318:4318) (4676:4676:4676))
        (PORT datad (993:993:993) (1010:1010:1010))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4809:4809:4809) (5222:5222:5222))
        (PORT datac (1913:1913:1913) (1935:1935:1935))
        (PORT datad (1399:1399:1399) (1404:1404:1404))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (1320:1320:1320) (1345:1345:1345))
        (PORT datac (4752:4752:4752) (5170:5170:5170))
        (PORT datad (1694:1694:1694) (1701:1701:1701))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2555w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1430:1430:1430))
        (PORT datac (1363:1363:1363) (1380:1380:1380))
        (PORT datad (1317:1317:1317) (1344:1344:1344))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6127:6127:6127) (5691:5691:5691))
        (PORT ena (1394:1394:1394) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (1416:1416:1416) (1437:1437:1437))
        (PORT datac (4760:4760:4760) (5181:5181:5181))
        (PORT datad (1668:1668:1668) (1675:1675:1675))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1521:1521:1521))
        (PORT datab (2084:2084:2084) (2156:2156:2156))
        (PORT datac (729:729:729) (760:760:760))
        (PORT datad (1643:1643:1643) (1660:1660:1660))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (728:728:728))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3130w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2225:2225:2225) (2231:2231:2231))
        (PORT datac (1849:1849:1849) (1974:1974:1974))
        (PORT datad (2854:2854:2854) (2812:2812:2812))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2359:2359:2359) (2425:2425:2425))
        (PORT datab (2283:2283:2283) (2428:2428:2428))
        (PORT datac (1948:1948:1948) (2096:2096:2096))
        (PORT datad (435:435:435) (451:451:451))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1533:1533:1533))
        (PORT datab (798:798:798) (826:826:826))
        (PORT datac (676:676:676) (708:708:708))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1289:1289:1289) (1283:1283:1283))
        (PORT datad (683:683:683) (659:659:659))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5334:5334:5334) (5030:5030:5030))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6089:6089:6089) (5677:5677:5677))
        (PORT sclr (1229:1229:1229) (1249:1249:1249))
        (PORT ena (1359:1359:1359) (1306:1306:1306))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datad (732:732:732) (774:774:774))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (4318:4318:4318) (4676:4676:4676))
        (PORT datac (2453:2453:2453) (2404:2404:2404))
        (PORT datad (2126:2126:2126) (2236:2236:2236))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (803:803:803))
        (PORT datab (756:756:756) (787:787:787))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1894:1894:1894))
        (PORT datab (4318:4318:4318) (4676:4676:4676))
        (PORT datac (2828:2828:2828) (2931:2931:2931))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (590:590:590))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (2311:2311:2311) (2313:2313:2313))
        (PORT datac (1793:1793:1793) (1757:1757:1757))
        (PORT datad (4284:4284:4284) (4630:4630:4630))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1907:1907:1907))
        (PORT datab (4319:4319:4319) (4677:4677:4677))
        (PORT datad (1812:1812:1812) (1766:1766:1766))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2314:2314:2314))
        (PORT datab (4319:4319:4319) (4676:4676:4676))
        (PORT datac (2178:2178:2178) (2128:2128:2128))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (621:621:621))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[4\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (580:580:580))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (552:552:552))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2180:2180:2180))
        (PORT datab (4319:4319:4319) (4676:4676:4676))
        (PORT datac (2122:2122:2122) (2219:2219:2219))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (610:610:610))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1746:1746:1746) (1769:1769:1769))
        (PORT datac (4755:4755:4755) (5174:5174:5174))
        (PORT datad (944:944:944) (944:944:944))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (585:585:585))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4812:4812:4812) (5226:5226:5226))
        (PORT datac (1652:1652:1652) (1666:1666:1666))
        (PORT datad (1661:1661:1661) (1667:1667:1667))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[8\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datad (501:501:501) (560:560:560))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1017:1017:1017))
        (PORT datab (1775:1775:1775) (1789:1789:1789))
        (PORT datac (4757:4757:4757) (5177:5177:5177))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (839:839:839))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (950:950:950) (1035:1035:1035))
        (PORT datac (4761:4761:4761) (5171:5171:5171))
        (PORT datad (2236:2236:2236) (2250:2250:2250))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2202:2202:2202) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6127:6127:6127) (5691:5691:5691))
        (PORT ena (1394:1394:1394) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1219:1219:1219))
        (PORT datac (4761:4761:4761) (5171:5171:5171))
        (PORT datad (1635:1635:1635) (1642:1642:1642))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2202:2202:2202) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6127:6127:6127) (5691:5691:5691))
        (PORT ena (1394:1394:1394) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (961:961:961) (1034:1034:1034))
        (PORT datac (4761:4761:4761) (5171:5171:5171))
        (PORT datad (1313:1313:1313) (1353:1353:1353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2202:2202:2202) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6127:6127:6127) (5691:5691:5691))
        (PORT ena (1394:1394:1394) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1169:1169:1169))
        (PORT datac (4761:4761:4761) (5171:5171:5171))
        (PORT datad (1619:1619:1619) (1625:1625:1625))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2202:2202:2202) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6061:6061:6061) (5650:5650:5650))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1766:1766:1766))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1278:1278:1278))
        (PORT d[1] (1529:1529:1529) (1582:1582:1582))
        (PORT d[2] (1918:1918:1918) (1972:1972:1972))
        (PORT d[3] (1213:1213:1213) (1270:1270:1270))
        (PORT d[4] (1198:1198:1198) (1256:1256:1256))
        (PORT d[5] (3278:3278:3278) (3476:3476:3476))
        (PORT d[6] (2795:2795:2795) (2785:2785:2785))
        (PORT d[7] (2566:2566:2566) (2581:2581:2581))
        (PORT d[8] (2686:2686:2686) (2677:2677:2677))
        (PORT d[9] (3088:3088:3088) (3053:3053:3053))
        (PORT d[10] (3970:3970:3970) (3912:3912:3912))
        (PORT d[11] (3723:3723:3723) (3879:3879:3879))
        (PORT d[12] (2963:2963:2963) (2934:2934:2934))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1021:1021:1021))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (1687:1687:1687) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2816:2816:2816))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3236:3236:3236))
        (PORT d[1] (3181:3181:3181) (3260:3260:3260))
        (PORT d[2] (2893:2893:2893) (3106:3106:3106))
        (PORT d[3] (2463:2463:2463) (2467:2467:2467))
        (PORT d[4] (2190:2190:2190) (2210:2210:2210))
        (PORT d[5] (3458:3458:3458) (3606:3606:3606))
        (PORT d[6] (3001:3001:3001) (2976:2976:2976))
        (PORT d[7] (3063:3063:3063) (3056:3056:3056))
        (PORT d[8] (2739:2739:2739) (2717:2717:2717))
        (PORT d[9] (3104:3104:3104) (3096:3096:3096))
        (PORT d[10] (3096:3096:3096) (3067:3067:3067))
        (PORT d[11] (3571:3571:3571) (3834:3834:3834))
        (PORT d[12] (3198:3198:3198) (3146:3146:3146))
        (PORT clk (2502:2502:2502) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1765:1765:1765))
        (PORT clk (2502:2502:2502) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (PORT d[0] (1976:1976:1976) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2524:2524:2524) (2523:2523:2523))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (1495:1495:1495) (1546:1546:1546))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1517:1517:1517))
        (PORT datab (2089:2089:2089) (2162:2162:2162))
        (PORT datac (723:723:723) (754:754:754))
        (PORT datad (1644:1644:1644) (1661:1661:1661))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2428:2428:2428))
        (PORT datab (2286:2286:2286) (2432:2432:2432))
        (PORT datac (1950:1950:1950) (2098:2098:2098))
        (PORT datad (435:435:435) (451:451:451))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2122:2122:2122))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1965:1965:1965))
        (PORT d[1] (1505:1505:1505) (1556:1556:1556))
        (PORT d[2] (2338:2338:2338) (2396:2396:2396))
        (PORT d[3] (1496:1496:1496) (1549:1549:1549))
        (PORT d[4] (1528:1528:1528) (1582:1582:1582))
        (PORT d[5] (2887:2887:2887) (3086:3086:3086))
        (PORT d[6] (1730:1730:1730) (1758:1758:1758))
        (PORT d[7] (2889:2889:2889) (2903:2903:2903))
        (PORT d[8] (2698:2698:2698) (2687:2687:2687))
        (PORT d[9] (3099:3099:3099) (3065:3065:3065))
        (PORT d[10] (4059:4059:4059) (4014:4014:4014))
        (PORT d[11] (3723:3723:3723) (3885:3885:3885))
        (PORT d[12] (3308:3308:3308) (3275:3275:3275))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1301:1301:1301))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT d[0] (1983:1983:1983) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2523:2523:2523))
        (PORT clk (2531:2531:2531) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2981:2981:2981))
        (PORT d[1] (2887:2887:2887) (2984:2984:2984))
        (PORT d[2] (2885:2885:2885) (3098:3098:3098))
        (PORT d[3] (2405:2405:2405) (2412:2412:2412))
        (PORT d[4] (2168:2168:2168) (2185:2185:2185))
        (PORT d[5] (2961:2961:2961) (3046:3046:3046))
        (PORT d[6] (2168:2168:2168) (2184:2184:2184))
        (PORT d[7] (3074:3074:3074) (3069:3069:3069))
        (PORT d[8] (3130:3130:3130) (3108:3108:3108))
        (PORT d[9] (3121:3121:3121) (3119:3119:3119))
        (PORT d[10] (3120:3120:3120) (3094:3094:3094))
        (PORT d[11] (3581:3581:3581) (3845:3845:3845))
        (PORT d[12] (3083:3083:3083) (3077:3077:3077))
        (PORT clk (2526:2526:2526) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1512:1512:1512))
        (PORT clk (2526:2526:2526) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2522:2522:2522))
        (PORT d[0] (1645:1645:1645) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2515:2515:2515))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1945:1945:1945))
        (PORT datab (1560:1560:1560) (1512:1512:1512))
        (PORT datac (1484:1484:1484) (1588:1588:1588))
        (PORT datad (1587:1587:1587) (1512:1512:1512))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (2052:2052:2052) (2087:2087:2087))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1514:1514:1514))
        (PORT datab (2090:2090:2090) (2163:2163:2163))
        (PORT datac (721:721:721) (751:751:751))
        (PORT datad (1644:1644:1644) (1660:1660:1660))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2427:2427:2427))
        (PORT datab (2284:2284:2284) (2430:2430:2430))
        (PORT datac (1949:1949:1949) (2097:2097:2097))
        (PORT datad (435:435:435) (451:451:451))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2077:2077:2077))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3124:3124:3124))
        (PORT d[1] (3070:3070:3070) (3139:3139:3139))
        (PORT d[2] (2275:2275:2275) (2302:2302:2302))
        (PORT d[3] (4134:4134:4134) (4184:4184:4184))
        (PORT d[4] (5801:5801:5801) (5995:5995:5995))
        (PORT d[5] (1973:1973:1973) (2064:2064:2064))
        (PORT d[6] (4166:4166:4166) (4354:4354:4354))
        (PORT d[7] (4051:4051:4051) (4183:4183:4183))
        (PORT d[8] (3020:3020:3020) (3023:3023:3023))
        (PORT d[9] (3614:3614:3614) (3795:3795:3795))
        (PORT d[10] (4322:4322:4322) (4292:4292:4292))
        (PORT d[11] (3084:3084:3084) (3254:3254:3254))
        (PORT d[12] (3284:3284:3284) (3295:3295:3295))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3301:3301:3301))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (3230:3230:3230) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5070:5070:5070) (4795:4795:4795))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3612:3612:3612))
        (PORT d[1] (3420:3420:3420) (3611:3611:3611))
        (PORT d[2] (3959:3959:3959) (4155:4155:4155))
        (PORT d[3] (4802:4802:4802) (4869:4869:4869))
        (PORT d[4] (4108:4108:4108) (4180:4180:4180))
        (PORT d[5] (3035:3035:3035) (3147:3147:3147))
        (PORT d[6] (4375:4375:4375) (4317:4317:4317))
        (PORT d[7] (4861:4861:4861) (4876:4876:4876))
        (PORT d[8] (4974:4974:4974) (4819:4819:4819))
        (PORT d[9] (3719:3719:3719) (3728:3728:3728))
        (PORT d[10] (3347:3347:3347) (3341:3341:3341))
        (PORT d[11] (3516:3516:3516) (3698:3698:3698))
        (PORT d[12] (4908:4908:4908) (4896:4896:4896))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2477:2477:2477))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (PORT d[0] (3562:3562:3562) (3375:3375:3375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4804:4804:4804) (5216:5216:5216))
        (PORT datab (1494:1494:1494) (1553:1553:1553))
        (PORT datad (1337:1337:1337) (1340:1340:1340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1946:1946:1946))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2615:2615:2615) (2584:2584:2584))
        (PORT datab (1669:1669:1669) (1678:1678:1678))
        (PORT datac (1009:1009:1009) (1013:1013:1013))
        (PORT datad (1468:1468:1468) (1550:1550:1550))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2427:2427:2427))
        (PORT datab (2285:2285:2285) (2431:2431:2431))
        (PORT datac (1949:1949:1949) (2097:2097:2097))
        (PORT datad (435:435:435) (451:451:451))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5759:5759:5759) (5915:5915:5915))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3796:3796:3796))
        (PORT d[1] (4406:4406:4406) (4557:4557:4557))
        (PORT d[2] (3763:3763:3763) (3813:3813:3813))
        (PORT d[3] (4900:4900:4900) (5059:5059:5059))
        (PORT d[4] (6212:6212:6212) (6473:6473:6473))
        (PORT d[5] (3476:3476:3476) (3702:3702:3702))
        (PORT d[6] (4193:4193:4193) (4393:4393:4393))
        (PORT d[7] (3729:3729:3729) (3895:3895:3895))
        (PORT d[8] (4488:4488:4488) (4595:4595:4595))
        (PORT d[9] (3209:3209:3209) (3415:3415:3415))
        (PORT d[10] (5571:5571:5571) (5703:5703:5703))
        (PORT d[11] (4557:4557:4557) (4859:4859:4859))
        (PORT d[12] (4058:4058:4058) (4132:4132:4132))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3436:3436:3436))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3614:3614:3614) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5379:5379:5379) (5650:5650:5650))
        (PORT clk (2515:2515:2515) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3309:3309:3309))
        (PORT d[1] (4566:4566:4566) (4855:4855:4855))
        (PORT d[2] (4983:4983:4983) (5288:5288:5288))
        (PORT d[3] (5730:5730:5730) (5806:5806:5806))
        (PORT d[4] (6736:6736:6736) (6979:6979:6979))
        (PORT d[5] (4003:4003:4003) (4176:4176:4176))
        (PORT d[6] (4312:4312:4312) (4376:4376:4376))
        (PORT d[7] (5804:5804:5804) (5801:5801:5801))
        (PORT d[8] (9231:9231:9231) (9243:9243:9243))
        (PORT d[9] (4582:4582:4582) (4705:4705:4705))
        (PORT d[10] (4580:4580:4580) (4678:4678:4678))
        (PORT d[11] (3181:3181:3181) (3408:3408:3408))
        (PORT d[12] (5321:5321:5321) (5384:5384:5384))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (1989:1989:1989))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (PORT d[0] (3421:3421:3421) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1831:1831:1831) (1928:1928:1928))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (860:860:860) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1629:1629:1629))
        (PORT datab (2895:2895:2895) (2892:2892:2892))
        (PORT datac (2675:2675:2675) (2711:2711:2711))
        (PORT datad (1806:1806:1806) (1901:1901:1901))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (419:419:419))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2053:2053:2053) (2087:2087:2087))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1824:1824:1824) (1916:1916:1916))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT asdata (1097:1097:1097) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1815:1815:1815) (1848:1848:1848))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2804:2804:2804) (2848:2848:2848))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2263w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1434:1434:1434))
        (PORT datac (1365:1365:1365) (1382:1382:1382))
        (PORT datad (1321:1321:1321) (1349:1349:1349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2536:2536:2536))
        (PORT datab (2004:2004:2004) (2038:2038:2038))
        (PORT datac (1487:1487:1487) (1543:1543:1543))
        (PORT datad (853:853:853) (873:873:873))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3058w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2243:2243:2243) (2272:2272:2272))
        (PORT datab (2230:2230:2230) (2237:2237:2237))
        (PORT datac (1846:1846:1846) (1971:1971:1971))
        (PORT datad (2856:2856:2856) (2814:2814:2814))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2501:2501:2501))
        (PORT datac (1940:1940:1940) (2087:2087:2087))
        (PORT datad (412:412:412) (418:418:418))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4389:4389:4389))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2744:2744:2744))
        (PORT d[1] (2238:2238:2238) (2286:2286:2286))
        (PORT d[2] (3034:3034:3034) (3089:3089:3089))
        (PORT d[3] (2250:2250:2250) (2306:2306:2306))
        (PORT d[4] (2265:2265:2265) (2328:2328:2328))
        (PORT d[5] (3570:3570:3570) (3761:3761:3761))
        (PORT d[6] (2450:2450:2450) (2479:2479:2479))
        (PORT d[7] (3623:3623:3623) (3640:3640:3640))
        (PORT d[8] (3778:3778:3778) (3769:3769:3769))
        (PORT d[9] (3069:3069:3069) (3183:3183:3183))
        (PORT d[10] (4759:4759:4759) (4712:4712:4712))
        (PORT d[11] (2998:2998:2998) (3158:3158:3158))
        (PORT d[12] (4019:4019:4019) (3988:3988:3988))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2186:2186:2186))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (2649:2649:2649) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4630:4630:4630))
        (PORT clk (2516:2516:2516) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3589:3589:3589))
        (PORT d[1] (3714:3714:3714) (3736:3736:3736))
        (PORT d[2] (2495:2495:2495) (2677:2677:2677))
        (PORT d[3] (3439:3439:3439) (3446:3446:3446))
        (PORT d[4] (3531:3531:3531) (3537:3537:3537))
        (PORT d[5] (3356:3356:3356) (3495:3495:3495))
        (PORT d[6] (3358:3358:3358) (3332:3332:3332))
        (PORT d[7] (4161:4161:4161) (4146:4146:4146))
        (PORT d[8] (3892:3892:3892) (3873:3873:3873))
        (PORT d[9] (3306:3306:3306) (3438:3438:3438))
        (PORT d[10] (3894:3894:3894) (3870:3870:3870))
        (PORT d[11] (2943:2943:2943) (3071:3071:3071))
        (PORT d[12] (3984:3984:3984) (3947:3947:3947))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1650:1650:1650))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (PORT d[0] (3103:3103:3103) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2452:2452:2452) (2531:2531:2531))
        (PORT datab (2004:2004:2004) (2038:2038:2038))
        (PORT datac (1492:1492:1492) (1548:1548:1548))
        (PORT datad (847:847:847) (867:867:867))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3088w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2247:2247:2247) (2278:2278:2278))
        (PORT datab (2224:2224:2224) (2229:2229:2229))
        (PORT datac (1849:1849:1849) (1974:1974:1974))
        (PORT datad (2854:2854:2854) (2812:2812:2812))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1958:1958:1958) (2097:2097:2097))
        (PORT datac (2180:2180:2180) (2292:2292:2292))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2394:2394:2394))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2841:2841:2841))
        (PORT d[1] (3504:3504:3504) (3565:3565:3565))
        (PORT d[2] (2314:2314:2314) (2346:2346:2346))
        (PORT d[3] (3774:3774:3774) (3820:3820:3820))
        (PORT d[4] (5860:5860:5860) (6052:6052:6052))
        (PORT d[5] (1639:1639:1639) (1735:1735:1735))
        (PORT d[6] (4207:4207:4207) (4404:4404:4404))
        (PORT d[7] (3430:3430:3430) (3433:3433:3433))
        (PORT d[8] (2628:2628:2628) (2647:2647:2647))
        (PORT d[9] (3971:3971:3971) (4166:4166:4166))
        (PORT d[10] (4021:4021:4021) (3997:3997:3997))
        (PORT d[11] (3815:3815:3815) (4025:4025:4025))
        (PORT d[12] (3249:3249:3249) (3258:3258:3258))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2681:2681:2681))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3346:3346:3346) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (4859:4859:4859))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3923:3923:3923))
        (PORT d[1] (3748:3748:3748) (3926:3926:3926))
        (PORT d[2] (4349:4349:4349) (4545:4545:4545))
        (PORT d[3] (4421:4421:4421) (4503:4503:4503))
        (PORT d[4] (4031:4031:4031) (4057:4057:4057))
        (PORT d[5] (2651:2651:2651) (2778:2778:2778))
        (PORT d[6] (4049:4049:4049) (4010:4010:4010))
        (PORT d[7] (4073:4073:4073) (4030:4030:4030))
        (PORT d[8] (4870:4870:4870) (4719:4719:4719))
        (PORT d[9] (3668:3668:3668) (3671:3671:3671))
        (PORT d[10] (3339:3339:3339) (3331:3331:3331))
        (PORT d[11] (3220:3220:3220) (3440:3440:3440))
        (PORT d[12] (5281:5281:5281) (5268:5268:5268))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1526:1526:1526))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (4199:4199:4199) (3983:3983:3983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2450:2450:2450) (2530:2530:2530))
        (PORT datab (2003:2003:2003) (2038:2038:2038))
        (PORT datac (1493:1493:1493) (1550:1550:1550))
        (PORT datad (845:845:845) (864:864:864))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis)
    (DELAY
      (ABSOLUTE
        (PORT datab (1957:1957:1957) (2096:2096:2096))
        (PORT datac (2178:2178:2178) (2289:2289:2289))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2318:2318:2318))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2573:2573:2573))
        (PORT d[1] (3369:3369:3369) (3380:3380:3380))
        (PORT d[2] (2334:2334:2334) (2326:2326:2326))
        (PORT d[3] (3351:3351:3351) (3370:3370:3370))
        (PORT d[4] (2722:2722:2722) (2723:2723:2723))
        (PORT d[5] (1920:1920:1920) (2008:2008:2008))
        (PORT d[6] (3974:3974:3974) (3911:3911:3911))
        (PORT d[7] (4173:4173:4173) (4224:4224:4224))
        (PORT d[8] (3170:3170:3170) (3095:3095:3095))
        (PORT d[9] (3252:3252:3252) (3190:3190:3190))
        (PORT d[10] (3599:3599:3599) (3586:3586:3586))
        (PORT d[11] (3002:3002:3002) (3127:3127:3127))
        (PORT d[12] (3835:3835:3835) (3828:3828:3828))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2738:2738:2738))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3788:3788:3788) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3343:3343:3343))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2315:2315:2315))
        (PORT d[1] (3004:3004:3004) (3116:3116:3116))
        (PORT d[2] (2666:2666:2666) (2626:2626:2626))
        (PORT d[3] (3521:3521:3521) (3449:3449:3449))
        (PORT d[4] (3892:3892:3892) (3807:3807:3807))
        (PORT d[5] (1802:1802:1802) (1865:1865:1865))
        (PORT d[6] (2780:2780:2780) (2711:2711:2711))
        (PORT d[7] (3557:3557:3557) (3502:3502:3502))
        (PORT d[8] (3598:3598:3598) (3530:3530:3530))
        (PORT d[9] (3086:3086:3086) (3118:3118:3118))
        (PORT d[10] (3426:3426:3426) (3443:3443:3443))
        (PORT d[11] (3106:3106:3106) (3284:3284:3284))
        (PORT d[12] (4367:4367:4367) (4260:4260:4260))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1698:1698:1698))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (PORT d[0] (4338:4338:4338) (4270:4270:4270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1863:1863:1863))
        (PORT datab (2081:2081:2081) (2138:2138:2138))
        (PORT datac (1816:1816:1816) (1930:1930:1930))
        (PORT datad (2446:2446:2446) (2476:2476:2476))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2418:2418:2418) (2442:2442:2442))
        (PORT datab (428:428:428) (440:440:440))
        (PORT datac (1815:1815:1815) (1928:1928:1928))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2528:2528:2528))
        (PORT datab (2003:2003:2003) (2038:2038:2038))
        (PORT datac (1495:1495:1495) (1552:1552:1552))
        (PORT datad (843:843:843) (862:862:862))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2502:2502:2502))
        (PORT datac (1940:1940:1940) (2087:2087:2087))
        (PORT datad (412:412:412) (419:419:419))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4677:4677:4677))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3899:3899:3899))
        (PORT d[1] (2950:2950:2950) (3004:3004:3004))
        (PORT d[2] (3812:3812:3812) (3869:3869:3869))
        (PORT d[3] (3813:3813:3813) (4006:4006:4006))
        (PORT d[4] (3011:3011:3011) (3075:3075:3075))
        (PORT d[5] (3732:3732:3732) (3922:3922:3922))
        (PORT d[6] (3122:3122:3122) (3148:3148:3148))
        (PORT d[7] (3199:3199:3199) (3383:3383:3383))
        (PORT d[8] (4539:4539:4539) (4535:4535:4535))
        (PORT d[9] (3775:3775:3775) (3883:3883:3883))
        (PORT d[10] (5451:5451:5451) (5399:5399:5399))
        (PORT d[11] (4040:4040:4040) (4191:4191:4191))
        (PORT d[12] (4718:4718:4718) (4683:4683:4683))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (3816:3816:3816))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (3119:3119:3119) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4227:4227:4227))
        (PORT clk (2469:2469:2469) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3998:3998:3998))
        (PORT d[1] (3214:3214:3214) (3333:3333:3333))
        (PORT d[2] (3516:3516:3516) (3699:3699:3699))
        (PORT d[3] (3831:3831:3831) (3831:3831:3831))
        (PORT d[4] (3935:3935:3935) (3951:3951:3951))
        (PORT d[5] (3063:3063:3063) (3174:3174:3174))
        (PORT d[6] (3526:3526:3526) (3531:3531:3531))
        (PORT d[7] (4905:4905:4905) (4882:4882:4882))
        (PORT d[8] (4660:4660:4660) (4647:4647:4647))
        (PORT d[9] (4911:4911:4911) (4899:4899:4899))
        (PORT d[10] (4663:4663:4663) (4639:4639:4639))
        (PORT d[11] (2692:2692:2692) (2820:2820:2820))
        (PORT d[12] (3777:3777:3777) (3794:3794:3794))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3884:3884:3884))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (PORT d[0] (3206:3206:3206) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2453:2453:2453) (2533:2533:2533))
        (PORT datab (2004:2004:2004) (2038:2038:2038))
        (PORT datac (1490:1490:1490) (1547:1547:1547))
        (PORT datad (850:850:850) (869:869:869))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1956:1956:1956) (2095:2095:2095))
        (PORT datac (2176:2176:2176) (2287:2287:2287))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4349:4349:4349))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (5082:5082:5082))
        (PORT d[1] (3320:3320:3320) (3418:3418:3418))
        (PORT d[2] (3944:3944:3944) (4110:4110:4110))
        (PORT d[3] (3693:3693:3693) (3804:3804:3804))
        (PORT d[4] (4291:4291:4291) (4423:4423:4423))
        (PORT d[5] (3317:3317:3317) (3594:3594:3594))
        (PORT d[6] (2947:2947:2947) (2956:2956:2956))
        (PORT d[7] (3100:3100:3100) (3190:3190:3190))
        (PORT d[8] (2904:2904:2904) (2935:2935:2935))
        (PORT d[9] (2005:2005:2005) (2113:2113:2113))
        (PORT d[10] (2913:2913:2913) (2947:2947:2947))
        (PORT d[11] (3039:3039:3039) (3082:3082:3082))
        (PORT d[12] (2642:2642:2642) (2683:2683:2683))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2864:2864:2864))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (3446:3446:3446) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3005:3005:3005))
        (PORT clk (2484:2484:2484) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3749:3749:3749))
        (PORT d[1] (2846:2846:2846) (2912:2912:2912))
        (PORT d[2] (2777:2777:2777) (2944:2944:2944))
        (PORT d[3] (3988:3988:3988) (3983:3983:3983))
        (PORT d[4] (3124:3124:3124) (3159:3159:3159))
        (PORT d[5] (2728:2728:2728) (2893:2893:2893))
        (PORT d[6] (3125:3125:3125) (3147:3147:3147))
        (PORT d[7] (5010:5010:5010) (4979:4979:4979))
        (PORT d[8] (3641:3641:3641) (3646:3646:3646))
        (PORT d[9] (2185:2185:2185) (2265:2265:2265))
        (PORT d[10] (3491:3491:3491) (3483:3483:3483))
        (PORT d[11] (2911:2911:2911) (2988:2988:2988))
        (PORT d[12] (3639:3639:3639) (3624:3624:3624))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4723:4723:4723))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2469:2469:2469))
        (PORT d[0] (3556:3556:3556) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2540:2540:2540))
        (PORT datab (2005:2005:2005) (2039:2039:2039))
        (PORT datac (1485:1485:1485) (1540:1540:1540))
        (PORT datad (858:858:858) (878:878:878))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1962:1962:1962) (2103:2103:2103))
        (PORT datac (2189:2189:2189) (2302:2302:2302))
        (PORT datad (226:226:226) (258:258:258))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (4007:4007:4007))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2790:2790:2790))
        (PORT d[1] (2527:2527:2527) (2573:2573:2573))
        (PORT d[2] (3463:3463:3463) (3524:3524:3524))
        (PORT d[3] (3290:3290:3290) (3338:3338:3338))
        (PORT d[4] (2582:2582:2582) (2626:2626:2626))
        (PORT d[5] (3615:3615:3615) (3810:3810:3810))
        (PORT d[6] (2764:2764:2764) (2788:2788:2788))
        (PORT d[7] (3533:3533:3533) (3711:3711:3711))
        (PORT d[8] (4174:4174:4174) (4171:4171:4171))
        (PORT d[9] (3424:3424:3424) (3536:3536:3536))
        (PORT d[10] (5104:5104:5104) (5054:5054:5054))
        (PORT d[11] (3717:3717:3717) (3881:3881:3881))
        (PORT d[12] (4361:4361:4361) (4328:4328:4328))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2965:2965:2965))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (2779:2779:2779) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4268:4268:4268))
        (PORT clk (2493:2493:2493) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3660:3660:3660))
        (PORT d[1] (3432:3432:3432) (3463:3463:3463))
        (PORT d[2] (3149:3149:3149) (3327:3327:3327))
        (PORT d[3] (3496:3496:3496) (3505:3505:3505))
        (PORT d[4] (3888:3888:3888) (3889:3889:3889))
        (PORT d[5] (2871:2871:2871) (3013:3013:3013))
        (PORT d[6] (4067:4067:4067) (4041:4041:4041))
        (PORT d[7] (4524:4524:4524) (4506:4506:4506))
        (PORT d[8] (4293:4293:4293) (4277:4277:4277))
        (PORT d[9] (4203:4203:4203) (4197:4197:4197))
        (PORT d[10] (4291:4291:4291) (4267:4267:4267))
        (PORT d[11] (3291:3291:3291) (3414:3414:3414))
        (PORT d[12] (3788:3788:3788) (3804:3804:3804))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1523:1523:1523))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (PORT d[0] (2682:2682:2682) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1863:1863:1863))
        (PORT datab (1765:1765:1765) (1688:1688:1688))
        (PORT datac (1815:1815:1815) (1929:1929:1929))
        (PORT datad (774:774:774) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2475:2475:2475) (2368:2368:2368))
        (PORT datab (1857:1857:1857) (1976:1976:1976))
        (PORT datac (1297:1297:1297) (1264:1264:1264))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2837:2837:2837) (2894:2894:2894))
        (PORT datab (2095:2095:2095) (2120:2120:2120))
        (PORT datac (927:927:927) (906:906:906))
        (PORT datad (978:978:978) (944:944:944))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1815:1815:1815) (1849:1849:1849))
        (PORT datac (404:404:404) (413:413:413))
        (PORT datad (2804:2804:2804) (2847:2847:2847))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2084:2084:2084) (2051:2051:2051))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT asdata (1079:1079:1079) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (599:599:599))
        (PORT datad (1322:1322:1322) (1329:1329:1329))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2648w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1435:1435:1435))
        (PORT datac (1365:1365:1365) (1383:1383:1383))
        (PORT datad (1322:1322:1322) (1350:1350:1350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1637:1637:1637))
        (PORT datab (336:336:336) (410:410:410))
        (PORT datac (1756:1756:1756) (1826:1826:1826))
        (PORT datad (1399:1399:1399) (1438:1438:1438))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3412w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2222:2222:2222) (2228:2228:2228))
        (PORT datac (1850:1850:1850) (1974:1974:1974))
        (PORT datad (2853:2853:2853) (2811:2811:2811))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2247:2247:2247) (2278:2278:2278))
        (PORT datab (1960:1960:1960) (2100:2100:2100))
        (PORT datac (2184:2184:2184) (2296:2296:2296))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2801:2801:2801))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3533:3533:3533))
        (PORT d[1] (3626:3626:3626) (3692:3692:3692))
        (PORT d[2] (2772:2772:2772) (2783:2783:2783))
        (PORT d[3] (4542:4542:4542) (4781:4781:4781))
        (PORT d[4] (5206:5206:5206) (5217:5217:5217))
        (PORT d[5] (3461:3461:3461) (3670:3670:3670))
        (PORT d[6] (3754:3754:3754) (3878:3878:3878))
        (PORT d[7] (4335:4335:4335) (4548:4548:4548))
        (PORT d[8] (4928:4928:4928) (5042:5042:5042))
        (PORT d[9] (3129:3129:3129) (3303:3303:3303))
        (PORT d[10] (4875:4875:4875) (4979:4979:4979))
        (PORT d[11] (4138:4138:4138) (4310:4310:4310))
        (PORT d[12] (4325:4325:4325) (4362:4362:4362))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2751:2751:2751))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (2898:2898:2898) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6004:6004:6004) (5812:5812:5812))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2897:2897:2897))
        (PORT d[1] (4158:4158:4158) (4418:4418:4418))
        (PORT d[2] (3279:3279:3279) (3499:3499:3499))
        (PORT d[3] (4299:4299:4299) (4307:4307:4307))
        (PORT d[4] (5616:5616:5616) (5792:5792:5792))
        (PORT d[5] (3049:3049:3049) (3239:3239:3239))
        (PORT d[6] (4307:4307:4307) (4382:4382:4382))
        (PORT d[7] (4660:4660:4660) (4717:4717:4717))
        (PORT d[8] (7754:7754:7754) (7656:7656:7656))
        (PORT d[9] (4232:4232:4232) (4374:4374:4374))
        (PORT d[10] (4449:4449:4449) (4639:4639:4639))
        (PORT d[11] (2382:2382:2382) (2517:2517:2517))
        (PORT d[12] (4763:4763:4763) (4697:4697:4697))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3389:3389:3389))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (5182:5182:5182) (5251:5251:5251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1512:1512:1512))
        (PORT datab (2092:2092:2092) (2165:2165:2165))
        (PORT datac (1417:1417:1417) (1476:1476:1476))
        (PORT datad (456:456:456) (476:476:476))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2423:2423:2423))
        (PORT datab (2281:2281:2281) (2425:2425:2425))
        (PORT datac (1947:1947:1947) (2095:2095:2095))
        (PORT datad (433:433:433) (441:441:441))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4810:4810:4810))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4244:4244:4244))
        (PORT d[1] (3970:3970:3970) (4032:4032:4032))
        (PORT d[2] (3475:3475:3475) (3525:3525:3525))
        (PORT d[3] (3906:3906:3906) (4162:4162:4162))
        (PORT d[4] (5111:5111:5111) (5120:5120:5120))
        (PORT d[5] (3573:3573:3573) (3705:3705:3705))
        (PORT d[6] (4089:4089:4089) (4233:4233:4233))
        (PORT d[7] (3673:3673:3673) (3900:3900:3900))
        (PORT d[8] (4199:4199:4199) (4346:4346:4346))
        (PORT d[9] (2773:2773:2773) (2950:2950:2950))
        (PORT d[10] (5448:5448:5448) (5537:5537:5537))
        (PORT d[11] (5019:5019:5019) (5293:5293:5293))
        (PORT d[12] (5093:5093:5093) (5127:5127:5127))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2467:2467:2467))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (3180:3180:3180) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7026:7026:7026) (6819:6819:6819))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3308:3308:3308))
        (PORT d[1] (4490:4490:4490) (4743:4743:4743))
        (PORT d[2] (4000:4000:4000) (4270:4270:4270))
        (PORT d[3] (4302:4302:4302) (4309:4309:4309))
        (PORT d[4] (5285:5285:5285) (5475:5475:5475))
        (PORT d[5] (3443:3443:3443) (3631:3631:3631))
        (PORT d[6] (4678:4678:4678) (4774:4774:4774))
        (PORT d[7] (5025:5025:5025) (5120:5120:5120))
        (PORT d[8] (5623:5623:5623) (5541:5541:5541))
        (PORT d[9] (4256:4256:4256) (4401:4401:4401))
        (PORT d[10] (4433:4433:4433) (4625:4625:4625))
        (PORT d[11] (2760:2760:2760) (2928:2928:2928))
        (PORT d[12] (4834:4834:4834) (4806:4806:4806))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2123:2123:2123))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (PORT d[0] (3112:3112:3112) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1530:1530:1530) (1456:1456:1456))
        (PORT datac (2197:2197:2197) (2315:2315:2315))
        (PORT datad (1300:1300:1300) (1256:1256:1256))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1924:1924:1924))
        (PORT datab (1747:1747:1747) (1751:1751:1751))
        (PORT datac (2053:2053:2053) (2088:2088:2088))
        (PORT datad (2204:2204:2204) (2150:2150:2150))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2467:2467:2467) (2463:2463:2463))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2542:2542:2542))
        (PORT datab (2004:2004:2004) (2039:2039:2039))
        (PORT datac (1483:1483:1483) (1538:1538:1538))
        (PORT datad (860:860:860) (880:880:880))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2354:2354:2354) (2502:2502:2502))
        (PORT datac (1940:1940:1940) (2087:2087:2087))
        (PORT datad (412:412:412) (418:418:418))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (793:793:793) (819:819:819))
        (PORT datac (1501:1501:1501) (1488:1488:1488))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1295:1295:1295))
        (PORT datab (712:712:712) (745:745:745))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2849:2849:2849))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3578:3578:3578))
        (PORT d[1] (1955:1955:1955) (2047:2047:2047))
        (PORT d[2] (2618:2618:2618) (2633:2633:2633))
        (PORT d[3] (2287:2287:2287) (2373:2373:2373))
        (PORT d[4] (2615:2615:2615) (2637:2637:2637))
        (PORT d[5] (2284:2284:2284) (2291:2291:2291))
        (PORT d[6] (2631:2631:2631) (2695:2695:2695))
        (PORT d[7] (2061:2061:2061) (2084:2084:2084))
        (PORT d[8] (1824:1824:1824) (1854:1854:1854))
        (PORT d[9] (1523:1523:1523) (1571:1571:1571))
        (PORT d[10] (1530:1530:1530) (1570:1570:1570))
        (PORT d[11] (1608:1608:1608) (1657:1657:1657))
        (PORT d[12] (1781:1781:1781) (1797:1797:1797))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2752:2752:2752))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (3838:3838:3838) (3745:3745:3745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1245:1245:1245))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1475:1475:1475))
        (PORT d[1] (1740:1740:1740) (1757:1757:1757))
        (PORT d[2] (1636:1636:1636) (1711:1711:1711))
        (PORT d[3] (1643:1643:1643) (1648:1648:1648))
        (PORT d[4] (1456:1456:1456) (1499:1499:1499))
        (PORT d[5] (1750:1750:1750) (1775:1775:1775))
        (PORT d[6] (1772:1772:1772) (1798:1798:1798))
        (PORT d[7] (1320:1320:1320) (1343:1343:1343))
        (PORT d[8] (1414:1414:1414) (1459:1459:1459))
        (PORT d[9] (1416:1416:1416) (1446:1446:1446))
        (PORT d[10] (1313:1313:1313) (1324:1324:1324))
        (PORT d[11] (3473:3473:3473) (3699:3699:3699))
        (PORT d[12] (1642:1642:1642) (1645:1645:1645))
        (PORT clk (2469:2469:2469) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3270:3270:3270))
        (PORT clk (2469:2469:2469) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (PORT d[0] (3682:3682:3682) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2231:2231:2231))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3379:3379:3379))
        (PORT d[1] (2255:2255:2255) (2341:2341:2341))
        (PORT d[2] (3229:3229:3229) (3233:3233:3233))
        (PORT d[3] (2620:2620:2620) (2695:2695:2695))
        (PORT d[4] (2991:2991:2991) (3016:3016:3016))
        (PORT d[5] (3547:3547:3547) (3760:3760:3760))
        (PORT d[6] (2018:2018:2018) (2111:2111:2111))
        (PORT d[7] (2783:2783:2783) (2890:2890:2890))
        (PORT d[8] (1447:1447:1447) (1480:1480:1480))
        (PORT d[9] (1232:1232:1232) (1292:1292:1292))
        (PORT d[10] (1169:1169:1169) (1211:1211:1211))
        (PORT d[11] (1189:1189:1189) (1239:1239:1239))
        (PORT d[12] (1712:1712:1712) (1733:1733:1733))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3842:3842:3842))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3447:3447:3447) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (820:820:820))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1782:1782:1782))
        (PORT d[1] (1812:1812:1812) (1880:1880:1880))
        (PORT d[2] (1960:1960:1960) (2038:2038:2038))
        (PORT d[3] (4330:4330:4330) (4323:4323:4323))
        (PORT d[4] (1844:1844:1844) (1887:1887:1887))
        (PORT d[5] (1742:1742:1742) (1769:1769:1769))
        (PORT d[6] (2086:2086:2086) (2103:2103:2103))
        (PORT d[7] (3005:3005:3005) (3008:3008:3008))
        (PORT d[8] (1775:1775:1775) (1815:1815:1815))
        (PORT d[9] (1776:1776:1776) (1811:1811:1811))
        (PORT d[10] (1753:1753:1753) (1754:1754:1754))
        (PORT d[11] (2102:2102:2102) (2137:2137:2137))
        (PORT d[12] (1767:1767:1767) (1774:1774:1774))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (3943:3943:3943))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (3333:3333:3333) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2564:2564:2564))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4382:4382:4382))
        (PORT d[1] (2548:2548:2548) (2653:2653:2653))
        (PORT d[2] (3273:3273:3273) (3281:3281:3281))
        (PORT d[3] (2652:2652:2652) (2773:2773:2773))
        (PORT d[4] (4697:4697:4697) (4829:4829:4829))
        (PORT d[5] (3232:3232:3232) (3453:3453:3453))
        (PORT d[6] (2349:2349:2349) (2425:2425:2425))
        (PORT d[7] (1043:1043:1043) (1078:1078:1078))
        (PORT d[8] (1059:1059:1059) (1092:1092:1092))
        (PORT d[9] (1571:1571:1571) (1632:1632:1632))
        (PORT d[10] (1205:1205:1205) (1251:1251:1251))
        (PORT d[11] (1479:1479:1479) (1520:1520:1520))
        (PORT d[12] (1460:1460:1460) (1505:1505:1505))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2082:2082:2082))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (3163:3163:3163) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1211:1211:1211))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2190:2190:2190))
        (PORT d[1] (3361:3361:3361) (3355:3355:3355))
        (PORT d[2] (2312:2312:2312) (2392:2392:2392))
        (PORT d[3] (3993:3993:3993) (3996:3996:3996))
        (PORT d[4] (2216:2216:2216) (2256:2256:2256))
        (PORT d[5] (2104:2104:2104) (2119:2119:2119))
        (PORT d[6] (3359:3359:3359) (3369:3369:3369))
        (PORT d[7] (3308:3308:3308) (3305:3305:3305))
        (PORT d[8] (2444:2444:2444) (2469:2469:2469))
        (PORT d[9] (2112:2112:2112) (2145:2145:2145))
        (PORT d[10] (2077:2077:2077) (2086:2086:2086))
        (PORT d[11] (1742:1742:1742) (1785:1785:1785))
        (PORT d[12] (2065:2065:2065) (2068:2068:2068))
        (PORT clk (2484:2484:2484) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4905:4905:4905))
        (PORT clk (2484:2484:2484) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (PORT d[0] (3994:3994:3994) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2399:2399:2399))
        (PORT clk (2557:2557:2557) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2057:2057:2057))
        (PORT d[1] (1872:1872:1872) (1925:1925:1925))
        (PORT d[2] (2720:2720:2720) (2765:2765:2765))
        (PORT d[3] (1900:1900:1900) (1956:1956:1956))
        (PORT d[4] (1906:1906:1906) (1969:1969:1969))
        (PORT d[5] (2913:2913:2913) (3115:3115:3115))
        (PORT d[6] (2081:2081:2081) (2110:2110:2110))
        (PORT d[7] (3294:3294:3294) (3314:3314:3314))
        (PORT d[8] (3406:3406:3406) (3396:3396:3396))
        (PORT d[9] (2057:2057:2057) (2200:2200:2200))
        (PORT d[10] (4400:4400:4400) (4355:4355:4355))
        (PORT d[11] (3345:3345:3345) (3500:3500:3500))
        (PORT d[12] (3652:3652:3652) (3620:3620:3620))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1657:1657:1657))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (PORT d[0] (2049:2049:2049) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4563:4563:4563))
        (PORT clk (2516:2516:2516) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2964:2964:2964))
        (PORT d[1] (3553:3553:3553) (3617:3617:3617))
        (PORT d[2] (2480:2480:2480) (2655:2655:2655))
        (PORT d[3] (3089:3089:3089) (3097:3097:3097))
        (PORT d[4] (2849:2849:2849) (2865:2865:2865))
        (PORT d[5] (2678:2678:2678) (2824:2824:2824))
        (PORT d[6] (3007:3007:3007) (2982:2982:2982))
        (PORT d[7] (3798:3798:3798) (3784:3784:3784))
        (PORT d[8] (3520:3520:3520) (3499:3499:3499))
        (PORT d[9] (3456:3456:3456) (3448:3448:3448))
        (PORT d[10] (3523:3523:3523) (3498:3498:3498))
        (PORT d[11] (2613:2613:2613) (2747:2747:2747))
        (PORT d[12] (3627:3627:3627) (3591:3591:3591))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2438:2438:2438))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (PORT d[0] (2274:2274:2274) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2221:2221:2221))
        (PORT datab (995:995:995) (964:964:964))
        (PORT datac (2134:2134:2134) (2171:2171:2171))
        (PORT datad (2372:2372:2372) (2399:2399:2399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2219:2219:2219))
        (PORT datab (1107:1107:1107) (1092:1092:1092))
        (PORT datac (984:984:984) (950:950:950))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2898:2898:2898))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3679:3679:3679))
        (PORT d[1] (1974:1974:1974) (2069:2069:2069))
        (PORT d[2] (2583:2583:2583) (2596:2596:2596))
        (PORT d[3] (2282:2282:2282) (2370:2370:2370))
        (PORT d[4] (2647:2647:2647) (2681:2681:2681))
        (PORT d[5] (2304:2304:2304) (2314:2314:2314))
        (PORT d[6] (2939:2939:2939) (2993:2993:2993))
        (PORT d[7] (2083:2083:2083) (2107:2107:2107))
        (PORT d[8] (2075:2075:2075) (2098:2098:2098))
        (PORT d[9] (1567:1567:1567) (1619:1619:1619))
        (PORT d[10] (1578:1578:1578) (1621:1621:1621))
        (PORT d[11] (1647:1647:1647) (1701:1701:1701))
        (PORT d[12] (1493:1493:1493) (1533:1533:1533))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3060:3060:3060))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (4802:4802:4802) (4646:4646:4646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1598:1598:1598))
        (PORT clk (2467:2467:2467) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1755:1755:1755))
        (PORT d[1] (1416:1416:1416) (1432:1432:1432))
        (PORT d[2] (1945:1945:1945) (2008:2008:2008))
        (PORT d[3] (1968:1968:1968) (1979:1979:1979))
        (PORT d[4] (2481:2481:2481) (2500:2500:2500))
        (PORT d[5] (1115:1115:1115) (1157:1157:1157))
        (PORT d[6] (1729:1729:1729) (1744:1744:1744))
        (PORT d[7] (2275:2275:2275) (2275:2275:2275))
        (PORT d[8] (1764:1764:1764) (1805:1805:1805))
        (PORT d[9] (1080:1080:1080) (1109:1109:1109))
        (PORT d[10] (3524:3524:3524) (3566:3566:3566))
        (PORT d[11] (2749:2749:2749) (2772:2772:2772))
        (PORT d[12] (1307:1307:1307) (1320:1320:1320))
        (PORT clk (2462:2462:2462) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2949:2949:2949))
        (PORT clk (2462:2462:2462) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (PORT d[0] (3705:3705:3705) (3620:3620:3620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (6112:6112:6112))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4892:4892:4892))
        (PORT d[1] (2747:2747:2747) (2904:2904:2904))
        (PORT d[2] (5019:5019:5019) (5216:5216:5216))
        (PORT d[3] (3339:3339:3339) (3495:3495:3495))
        (PORT d[4] (5476:5476:5476) (5639:5639:5639))
        (PORT d[5] (3555:3555:3555) (3808:3808:3808))
        (PORT d[6] (1899:1899:1899) (1993:1993:1993))
        (PORT d[7] (3116:3116:3116) (3228:3228:3228))
        (PORT d[8] (3400:3400:3400) (3435:3435:3435))
        (PORT d[9] (2378:2378:2378) (2435:2435:2435))
        (PORT d[10] (4094:4094:4094) (4054:4054:4054))
        (PORT d[11] (4028:4028:4028) (4160:4160:4160))
        (PORT d[12] (3828:3828:3828) (3812:3812:3812))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2897:2897:2897))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (4126:4126:4126) (4067:4067:4067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4282:4282:4282))
        (PORT clk (2508:2508:2508) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3981:3981:3981))
        (PORT d[1] (3605:3605:3605) (3680:3680:3680))
        (PORT d[2] (3431:3431:3431) (3588:3588:3588))
        (PORT d[3] (5827:5827:5827) (5867:5867:5867))
        (PORT d[4] (5525:5525:5525) (5642:5642:5642))
        (PORT d[5] (3547:3547:3547) (3747:3747:3747))
        (PORT d[6] (4889:4889:4889) (4842:4842:4842))
        (PORT d[7] (6789:6789:6789) (6912:6912:6912))
        (PORT d[8] (9115:9115:9115) (9157:9157:9157))
        (PORT d[9] (2539:2539:2539) (2650:2650:2650))
        (PORT d[10] (4412:4412:4412) (4544:4544:4544))
        (PORT d[11] (4329:4329:4329) (4578:4578:4578))
        (PORT d[12] (5592:5592:5592) (5613:5613:5613))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4405:4405:4405))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (PORT d[0] (3963:3963:3963) (3933:3933:3933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2220:2220:2220))
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (2137:2137:2137) (2174:2174:2174))
        (PORT datad (1917:1917:1917) (1785:1785:1785))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2548:2548:2548))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3380:3380:3380))
        (PORT d[1] (2289:2289:2289) (2375:2375:2375))
        (PORT d[2] (2619:2619:2619) (2629:2629:2629))
        (PORT d[3] (2236:2236:2236) (2322:2322:2322))
        (PORT d[4] (2606:2606:2606) (2630:2630:2630))
        (PORT d[5] (2546:2546:2546) (2543:2543:2543))
        (PORT d[6] (2565:2565:2565) (2623:2623:2623))
        (PORT d[7] (1682:1682:1682) (1702:1702:1702))
        (PORT d[8] (1810:1810:1810) (1838:1838:1838))
        (PORT d[9] (1571:1571:1571) (1621:1621:1621))
        (PORT d[10] (1219:1219:1219) (1264:1264:1264))
        (PORT d[11] (1213:1213:1213) (1265:1265:1265))
        (PORT d[12] (1148:1148:1148) (1193:1193:1193))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2464:2464:2464))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (4489:4489:4489) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1217:1217:1217))
        (PORT clk (2492:2492:2492) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1831:1831:1831))
        (PORT d[1] (1773:1773:1773) (1788:1788:1788))
        (PORT d[2] (1951:1951:1951) (2027:2027:2027))
        (PORT d[3] (1982:1982:1982) (1995:1995:1995))
        (PORT d[4] (2130:2130:2130) (2164:2164:2164))
        (PORT d[5] (1723:1723:1723) (1749:1749:1749))
        (PORT d[6] (1437:1437:1437) (1466:1466:1466))
        (PORT d[7] (2619:2619:2619) (2618:2618:2618))
        (PORT d[8] (2028:2028:2028) (2065:2065:2065))
        (PORT d[9] (1737:1737:1737) (1766:1766:1766))
        (PORT d[10] (3163:3163:3163) (3212:3212:3212))
        (PORT d[11] (3512:3512:3512) (3741:3741:3741))
        (PORT d[12] (1348:1348:1348) (1367:1367:1367))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2530:2530:2530))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (PORT d[0] (3396:3396:3396) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (790:790:790))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (997:997:997) (962:962:962))
        (PORT datad (2051:2051:2051) (2061:2061:2061))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (910:910:910))
        (PORT datab (509:509:509) (592:592:592))
        (PORT datac (1536:1536:1536) (1537:1537:1537))
        (PORT datad (1641:1641:1641) (1535:1535:1535))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1292:1292:1292) (1306:1306:1306))
        (PORT datad (480:480:480) (555:555:555))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1641:1641:1641))
        (PORT datab (328:328:328) (401:401:401))
        (PORT datac (1750:1750:1750) (1819:1819:1819))
        (PORT datad (1397:1397:1397) (1436:1436:1436))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2280:2280:2280))
        (PORT datab (1961:1961:1961) (2102:2102:2102))
        (PORT datac (2188:2188:2188) (2300:2300:2300))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2592:2592:2592))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3789:3789:3789))
        (PORT d[1] (2608:2608:2608) (2693:2693:2693))
        (PORT d[2] (3585:3585:3585) (3572:3572:3572))
        (PORT d[3] (2964:2964:2964) (3079:3079:3079))
        (PORT d[4] (4727:4727:4727) (4858:4858:4858))
        (PORT d[5] (3558:3558:3558) (3772:3772:3772))
        (PORT d[6] (2358:2358:2358) (2435:2435:2435))
        (PORT d[7] (2718:2718:2718) (2819:2819:2819))
        (PORT d[8] (1421:1421:1421) (1463:1463:1463))
        (PORT d[9] (2004:2004:2004) (2056:2056:2056))
        (PORT d[10] (1471:1471:1471) (1513:1513:1513))
        (PORT d[11] (1867:1867:1867) (1908:1908:1908))
        (PORT d[12] (1156:1156:1156) (1201:1201:1201))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2092:2092:2092))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3041:3041:3041) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1259:1259:1259))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2836:2836:2836))
        (PORT d[1] (3052:3052:3052) (3057:3057:3057))
        (PORT d[2] (2659:2659:2659) (2733:2733:2733))
        (PORT d[3] (4000:4000:4000) (4003:4003:4003))
        (PORT d[4] (2177:2177:2177) (2216:2216:2216))
        (PORT d[5] (2710:2710:2710) (2874:2874:2874))
        (PORT d[6] (2377:2377:2377) (2386:2386:2386))
        (PORT d[7] (3312:3312:3312) (3311:3311:3311))
        (PORT d[8] (2479:2479:2479) (2506:2506:2506))
        (PORT d[9] (2426:2426:2426) (2454:2454:2454))
        (PORT d[10] (2111:2111:2111) (2122:2122:2122))
        (PORT d[11] (2864:2864:2864) (2940:2940:2940))
        (PORT d[12] (2376:2376:2376) (2387:2387:2387))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3554:3554:3554))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (2823:2823:2823) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1638:1638:1638))
        (PORT datab (335:335:335) (408:408:408))
        (PORT datac (1755:1755:1755) (1825:1825:1825))
        (PORT datad (1399:1399:1399) (1438:1438:1438))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2275:2275:2275))
        (PORT datab (1958:1958:1958) (2097:2097:2097))
        (PORT datac (2179:2179:2179) (2291:2291:2291))
        (PORT datad (268:268:268) (307:307:307))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2652:2652:2652))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3290:3290:3290))
        (PORT d[1] (3362:3362:3362) (3365:3365:3365))
        (PORT d[2] (2328:2328:2328) (2303:2303:2303))
        (PORT d[3] (3331:3331:3331) (3355:3355:3355))
        (PORT d[4] (2059:2059:2059) (2065:2065:2065))
        (PORT d[5] (1863:1863:1863) (1937:1937:1937))
        (PORT d[6] (4172:4172:4172) (4342:4342:4342))
        (PORT d[7] (3539:3539:3539) (3607:3607:3607))
        (PORT d[8] (3253:3253:3253) (3189:3189:3189))
        (PORT d[9] (3207:3207:3207) (3140:3140:3140))
        (PORT d[10] (4000:4000:4000) (3985:3985:3985))
        (PORT d[11] (2973:2973:2973) (3078:3078:3078))
        (PORT d[12] (4213:4213:4213) (4208:4208:4208))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2456:2456:2456))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (2927:2927:2927) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2364:2364:2364))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2712:2712:2712))
        (PORT d[1] (2236:2236:2236) (2365:2365:2365))
        (PORT d[2] (2633:2633:2633) (2593:2593:2593))
        (PORT d[3] (2497:2497:2497) (2454:2454:2454))
        (PORT d[4] (2523:2523:2523) (2478:2478:2478))
        (PORT d[5] (2228:2228:2228) (2298:2298:2298))
        (PORT d[6] (2528:2528:2528) (2498:2498:2498))
        (PORT d[7] (2539:2539:2539) (2501:2501:2501))
        (PORT d[8] (2822:2822:2822) (2761:2761:2761))
        (PORT d[9] (3058:3058:3058) (3087:3087:3087))
        (PORT d[10] (2752:2752:2752) (2779:2779:2779))
        (PORT d[11] (2791:2791:2791) (2969:2969:2969))
        (PORT d[12] (3366:3366:3366) (3271:3271:3271))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3331:3331:3331))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2868:2868:2868) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1640:1640:1640))
        (PORT datab (330:330:330) (403:403:403))
        (PORT datac (1751:1751:1751) (1820:1820:1820))
        (PORT datad (1397:1397:1397) (1436:1436:1436))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2276:2276:2276))
        (PORT datab (1958:1958:1958) (2098:2098:2098))
        (PORT datac (2181:2181:2181) (2292:2292:2292))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4562:4562:4562))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4775:4775:4775))
        (PORT d[1] (2923:2923:2923) (3021:3021:3021))
        (PORT d[2] (3521:3521:3521) (3684:3684:3684))
        (PORT d[3] (2963:2963:2963) (3075:3075:3075))
        (PORT d[4] (4351:4351:4351) (4484:4484:4484))
        (PORT d[5] (3281:3281:3281) (3552:3552:3552))
        (PORT d[6] (2549:2549:2549) (2633:2633:2633))
        (PORT d[7] (2388:2388:2388) (2486:2486:2486))
        (PORT d[8] (1804:1804:1804) (1841:1841:1841))
        (PORT d[9] (2345:2345:2345) (2436:2436:2436))
        (PORT d[10] (1885:1885:1885) (1929:1929:1929))
        (PORT d[11] (2352:2352:2352) (2402:2402:2402))
        (PORT d[12] (1551:1551:1551) (1601:1601:1601))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2454:2454:2454))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (2975:2975:2975) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1999:1999:1999))
        (PORT clk (2512:2512:2512) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2468:2468:2468))
        (PORT d[1] (2082:2082:2082) (2139:2139:2139))
        (PORT d[2] (2145:2145:2145) (2236:2236:2236))
        (PORT d[3] (3242:3242:3242) (3241:3241:3241))
        (PORT d[4] (2409:2409:2409) (2439:2439:2439))
        (PORT d[5] (2449:2449:2449) (2469:2469:2469))
        (PORT d[6] (2434:2434:2434) (2458:2458:2458))
        (PORT d[7] (3695:3695:3695) (3694:3694:3694))
        (PORT d[8] (2363:2363:2363) (2375:2375:2375))
        (PORT d[9] (1803:1803:1803) (1883:1883:1883))
        (PORT d[10] (2520:2520:2520) (2547:2547:2547))
        (PORT d[11] (2239:2239:2239) (2323:2323:2323))
        (PORT d[12] (2369:2369:2369) (2379:2379:2379))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1696:1696:1696))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT d[0] (3798:3798:3798) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1635:1635:1635))
        (PORT datab (339:339:339) (414:414:414))
        (PORT datac (1759:1759:1759) (1829:1829:1829))
        (PORT datad (1400:1400:1400) (1439:1439:1439))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2276:2276:2276))
        (PORT datab (1959:1959:1959) (2098:2098:2098))
        (PORT datac (2182:2182:2182) (2293:2293:2293))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2284:2284:2284))
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2992:2992:2992))
        (PORT d[1] (1945:1945:1945) (2026:2026:2026))
        (PORT d[2] (2240:2240:2240) (2259:2259:2259))
        (PORT d[3] (2154:2154:2154) (2232:2232:2232))
        (PORT d[4] (1975:1975:1975) (2018:2018:2018))
        (PORT d[5] (1954:1954:1954) (1963:1963:1963))
        (PORT d[6] (2008:2008:2008) (2098:2098:2098))
        (PORT d[7] (1760:1760:1760) (1788:1788:1788))
        (PORT d[8] (1817:1817:1817) (1846:1846:1846))
        (PORT d[9] (1265:1265:1265) (1327:1327:1327))
        (PORT d[10] (1225:1225:1225) (1274:1274:1274))
        (PORT d[11] (1245:1245:1245) (1303:1303:1303))
        (PORT d[12] (1149:1149:1149) (1194:1194:1194))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2438:2438:2438))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (PORT d[0] (3509:3509:3509) (3460:3460:3460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1189:1189:1189))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1784:1784:1784))
        (PORT d[1] (1716:1716:1716) (1732:1732:1732))
        (PORT d[2] (1867:1867:1867) (1945:1945:1945))
        (PORT d[3] (1995:1995:1995) (2009:2009:2009))
        (PORT d[4] (2462:2462:2462) (2478:2478:2478))
        (PORT d[5] (2028:2028:2028) (2045:2045:2045))
        (PORT d[6] (1764:1764:1764) (1791:1791:1791))
        (PORT d[7] (2298:2298:2298) (2300:2300:2300))
        (PORT d[8] (1751:1751:1751) (1789:1789:1789))
        (PORT d[9] (1722:1722:1722) (1749:1749:1749))
        (PORT d[10] (3475:3475:3475) (3514:3514:3514))
        (PORT d[11] (2421:2421:2421) (2455:2455:2455))
        (PORT d[12] (1345:1345:1345) (1361:1361:1361))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2774:2774:2774))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT d[0] (4037:4037:4037) (3910:3910:3910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2219:2219:2219))
        (PORT datab (1360:1360:1360) (1320:1320:1320))
        (PORT datac (755:755:755) (744:744:744))
        (PORT datad (2143:2143:2143) (2168:2168:2168))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2220:2220:2220))
        (PORT datab (789:789:789) (781:781:781))
        (PORT datac (2014:2014:2014) (2009:2009:2009))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (5069:5069:5069))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4987:4987:4987))
        (PORT d[1] (3680:3680:3680) (3796:3796:3796))
        (PORT d[2] (4324:4324:4324) (4447:4447:4447))
        (PORT d[3] (3356:3356:3356) (3503:3503:3503))
        (PORT d[4] (4915:4915:4915) (4969:4969:4969))
        (PORT d[5] (4049:4049:4049) (4307:4307:4307))
        (PORT d[6] (3732:3732:3732) (3730:3730:3730))
        (PORT d[7] (3148:3148:3148) (3329:3329:3329))
        (PORT d[8] (3588:3588:3588) (3615:3615:3615))
        (PORT d[9] (2690:2690:2690) (2789:2789:2789))
        (PORT d[10] (3283:3283:3283) (3324:3324:3324))
        (PORT d[11] (4420:4420:4420) (4520:4520:4520))
        (PORT d[12] (3711:3711:3711) (3742:3742:3742))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3523:3523:3523))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (3553:3553:3553) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4354:4354:4354))
        (PORT clk (2453:2453:2453) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4371:4371:4371))
        (PORT d[1] (2516:2516:2516) (2608:2608:2608))
        (PORT d[2] (3242:3242:3242) (3483:3483:3483))
        (PORT d[3] (4708:4708:4708) (4769:4769:4769))
        (PORT d[4] (4148:4148:4148) (4175:4175:4175))
        (PORT d[5] (2769:2769:2769) (2967:2967:2967))
        (PORT d[6] (4176:4176:4176) (4191:4191:4191))
        (PORT d[7] (5876:5876:5876) (6023:6023:6023))
        (PORT d[8] (7923:7923:7923) (7883:7883:7883))
        (PORT d[9] (2190:2190:2190) (2298:2298:2298))
        (PORT d[10] (4518:4518:4518) (4505:4505:4505))
        (PORT d[11] (3020:3020:3020) (3173:3173:3173))
        (PORT d[12] (5258:5258:5258) (5268:5268:5268))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5314:5314:5314))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (PORT d[0] (3874:3874:3874) (3922:3922:3922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1515:1515:1515))
        (PORT datab (2090:2090:2090) (2163:2163:2163))
        (PORT datac (1416:1416:1416) (1475:1475:1475))
        (PORT datad (453:453:453) (473:473:473))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2280:2280:2280))
        (PORT datab (1961:1961:1961) (2102:2102:2102))
        (PORT datac (2188:2188:2188) (2300:2300:2300))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3587:3587:3587))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (3024:3024:3024))
        (PORT d[1] (3593:3593:3593) (3654:3654:3654))
        (PORT d[2] (3178:3178:3178) (3283:3283:3283))
        (PORT d[3] (4230:4230:4230) (4374:4374:4374))
        (PORT d[4] (4471:4471:4471) (4389:4389:4389))
        (PORT d[5] (2790:2790:2790) (2953:2953:2953))
        (PORT d[6] (4158:4158:4158) (4317:4317:4317))
        (PORT d[7] (3930:3930:3930) (3990:3990:3990))
        (PORT d[8] (3437:3437:3437) (3535:3535:3535))
        (PORT d[9] (6128:6128:6128) (6026:6026:6026))
        (PORT d[10] (4439:4439:4439) (4487:4487:4487))
        (PORT d[11] (3802:3802:3802) (4038:4038:4038))
        (PORT d[12] (4020:4020:4020) (4103:4103:4103))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2168:2168:2168))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (3480:3480:3480) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5237:5237:5237) (5441:5441:5441))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3005:3005:3005))
        (PORT d[1] (3837:3837:3837) (4107:4107:4107))
        (PORT d[2] (4033:4033:4033) (4333:4333:4333))
        (PORT d[3] (4387:4387:4387) (4405:4405:4405))
        (PORT d[4] (5686:5686:5686) (5893:5893:5893))
        (PORT d[5] (3501:3501:3501) (3771:3771:3771))
        (PORT d[6] (4741:4741:4741) (4728:4728:4728))
        (PORT d[7] (4751:4751:4751) (4748:4748:4748))
        (PORT d[8] (6721:6721:6721) (6604:6604:6604))
        (PORT d[9] (4325:4325:4325) (4349:4349:4349))
        (PORT d[10] (3980:3980:3980) (4135:4135:4135))
        (PORT d[11] (2800:2800:2800) (2977:2977:2977))
        (PORT d[12] (4960:4960:4960) (4950:4950:4950))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2883:2883:2883))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (5149:5149:5149) (5152:5152:5152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1513:1513:1513))
        (PORT datab (2090:2090:2090) (2164:2164:2164))
        (PORT datac (1416:1416:1416) (1475:1475:1475))
        (PORT datad (454:454:454) (474:474:474))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2349:2349:2349) (2413:2413:2413))
        (PORT datab (2269:2269:2269) (2411:2411:2411))
        (PORT datac (1942:1942:1942) (2089:2089:2089))
        (PORT datad (437:437:437) (445:445:445))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4422:4422:4422))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4331:4331:4331))
        (PORT d[1] (2991:2991:2991) (3119:3119:3119))
        (PORT d[2] (4037:4037:4037) (4180:4180:4180))
        (PORT d[3] (3046:3046:3046) (3206:3206:3206))
        (PORT d[4] (3933:3933:3933) (4008:4008:4008))
        (PORT d[5] (3327:3327:3327) (3601:3601:3601))
        (PORT d[6] (3083:3083:3083) (3095:3095:3095))
        (PORT d[7] (2853:2853:2853) (3030:3030:3030))
        (PORT d[8] (2916:2916:2916) (2958:2958:2958))
        (PORT d[9] (2044:2044:2044) (2157:2157:2157))
        (PORT d[10] (3295:3295:3295) (3332:3332:3332))
        (PORT d[11] (4064:4064:4064) (4170:4170:4170))
        (PORT d[12] (3044:3044:3044) (3084:3084:3084))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2530:2530:2530))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (4116:4116:4116) (4011:4011:4011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3668:3668:3668))
        (PORT clk (2453:2453:2453) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4043:4043:4043))
        (PORT d[1] (3560:3560:3560) (3623:3623:3623))
        (PORT d[2] (3466:3466:3466) (3627:3627:3627))
        (PORT d[3] (4730:4730:4730) (4765:4765:4765))
        (PORT d[4] (4138:4138:4138) (4162:4162:4162))
        (PORT d[5] (3782:3782:3782) (3782:3782:3782))
        (PORT d[6] (3869:3869:3869) (3893:3893:3893))
        (PORT d[7] (5660:5660:5660) (5618:5618:5618))
        (PORT d[8] (4302:4302:4302) (4283:4283:4283))
        (PORT d[9] (2829:2829:2829) (2898:2898:2898))
        (PORT d[10] (4207:4207:4207) (4200:4200:4200))
        (PORT d[11] (3575:3575:3575) (3643:3643:3643))
        (PORT d[12] (4043:4043:4043) (4035:4035:4035))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2610:2610:2610))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (PORT d[0] (3800:3800:3800) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2221:2221:2221))
        (PORT datab (2724:2724:2724) (2866:2866:2866))
        (PORT datac (2136:2136:2136) (2172:2172:2172))
        (PORT datad (2352:2352:2352) (2318:2318:2318))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3015:3015:3015) (2936:2936:2936))
        (PORT datab (2671:2671:2671) (2641:2641:2641))
        (PORT datac (2137:2137:2137) (2174:2174:2174))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (508:508:508))
        (PORT datab (1743:1743:1743) (1643:1643:1643))
        (PORT datac (783:783:783) (823:823:823))
        (PORT datad (1369:1369:1369) (1389:1389:1389))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1249:1249:1249))
        (PORT datab (2333:2333:2333) (2349:2349:2349))
        (PORT datac (1806:1806:1806) (1859:1859:1859))
        (PORT datad (2082:2082:2082) (2134:2134:2134))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3130w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2223:2223:2223) (2229:2229:2229))
        (PORT datac (1849:1849:1849) (1974:1974:1974))
        (PORT datad (2853:2853:2853) (2811:2811:2811))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2351:2351:2351) (2415:2415:2415))
        (PORT datab (2272:2272:2272) (2414:2414:2414))
        (PORT datac (1943:1943:1943) (2090:2090:2090))
        (PORT datad (448:448:448) (473:473:473))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (5072:5072:5072))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (5275:5275:5275))
        (PORT d[1] (3079:3079:3079) (3245:3245:3245))
        (PORT d[2] (3934:3934:3934) (4139:4139:4139))
        (PORT d[3] (3728:3728:3728) (3886:3886:3886))
        (PORT d[4] (5048:5048:5048) (5206:5206:5206))
        (PORT d[5] (3597:3597:3597) (3854:3854:3854))
        (PORT d[6] (2809:2809:2809) (2911:2911:2911))
        (PORT d[7] (3083:3083:3083) (3180:3180:3180))
        (PORT d[8] (3031:3031:3031) (3071:3071:3071))
        (PORT d[9] (2145:2145:2145) (2297:2297:2297))
        (PORT d[10] (3798:3798:3798) (3770:3770:3770))
        (PORT d[11] (2579:2579:2579) (2701:2701:2701))
        (PORT d[12] (4426:4426:4426) (4428:4428:4428))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4441:4441:4441))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT d[0] (3885:3885:3885) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3584:3584:3584))
        (PORT clk (2528:2528:2528) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3617:3617:3617))
        (PORT d[1] (2576:2576:2576) (2661:2661:2661))
        (PORT d[2] (2661:2661:2661) (2811:2811:2811))
        (PORT d[3] (4995:4995:4995) (5046:5046:5046))
        (PORT d[4] (4882:4882:4882) (5022:5022:5022))
        (PORT d[5] (2768:2768:2768) (2969:2969:2969))
        (PORT d[6] (4877:4877:4877) (4823:4823:4823))
        (PORT d[7] (6138:6138:6138) (6283:6283:6283))
        (PORT d[8] (8659:8659:8659) (8697:8697:8697))
        (PORT d[9] (2874:2874:2874) (2973:2973:2973))
        (PORT d[10] (4047:4047:4047) (4187:4187:4187))
        (PORT d[11] (3550:3550:3550) (3797:3797:3797))
        (PORT d[12] (5290:5290:5290) (5321:5321:5321))
        (PORT clk (2523:2523:2523) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1700:1700:1700))
        (PORT clk (2523:2523:2523) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2519:2519:2519))
        (PORT d[0] (4137:4137:4137) (4162:4162:4162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1254:1254:1254))
        (PORT datab (2331:2331:2331) (2346:2346:2346))
        (PORT datac (1810:1810:1810) (1864:1864:1864))
        (PORT datad (2078:2078:2078) (2129:2129:2129))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2553:2553:2553) (2571:2571:2571))
        (PORT datab (702:702:702) (692:692:692))
        (PORT datac (1939:1939:1939) (2086:2086:2086))
        (PORT datad (2297:2297:2297) (2441:2441:2441))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (5020:5020:5020))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4304:4304:4304))
        (PORT d[1] (3307:3307:3307) (3427:3427:3427))
        (PORT d[2] (4016:4016:4016) (4158:4158:4158))
        (PORT d[3] (3381:3381:3381) (3533:3533:3533))
        (PORT d[4] (4225:4225:4225) (4310:4310:4310))
        (PORT d[5] (3275:3275:3275) (3543:3543:3543))
        (PORT d[6] (3014:3014:3014) (3028:3028:3028))
        (PORT d[7] (3155:3155:3155) (3333:3333:3333))
        (PORT d[8] (2907:2907:2907) (2948:2948:2948))
        (PORT d[9] (1993:1993:1993) (2100:2100:2100))
        (PORT d[10] (2955:2955:2955) (2997:2997:2997))
        (PORT d[11] (3447:3447:3447) (3490:3490:3490))
        (PORT d[12] (3062:3062:3062) (3103:3103:3103))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2909:2909:2909))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (3613:3613:3613) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3385:3385:3385))
        (PORT clk (2464:2464:2464) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4127:4127:4127))
        (PORT d[1] (3246:3246:3246) (3315:3315:3315))
        (PORT d[2] (3533:3533:3533) (3698:3698:3698))
        (PORT d[3] (4319:4319:4319) (4303:4303:4303))
        (PORT d[4] (3784:3784:3784) (3813:3813:3813))
        (PORT d[5] (3764:3764:3764) (3762:3762:3762))
        (PORT d[6] (3482:3482:3482) (3503:3503:3503))
        (PORT d[7] (5373:5373:5373) (5342:5342:5342))
        (PORT d[8] (4010:4010:4010) (4000:4000:4000))
        (PORT d[9] (2516:2516:2516) (2585:2585:2585))
        (PORT d[10] (3834:3834:3834) (3826:3826:3826))
        (PORT d[11] (3280:3280:3280) (3359:3359:3359))
        (PORT d[12] (4004:4004:4004) (3990:3990:3990))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2294:2294:2294))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (PORT d[0] (4536:4536:4536) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1251:1251:1251))
        (PORT datab (2332:2332:2332) (2348:2348:2348))
        (PORT datac (1807:1807:1807) (1861:1861:1861))
        (PORT datad (2081:2081:2081) (2132:2132:2132))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2420:2420:2420))
        (PORT datab (2277:2277:2277) (2421:2421:2421))
        (PORT datac (1946:1946:1946) (2093:2093:2093))
        (PORT datad (446:446:446) (470:470:470))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4806:4806:4806))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (5108:5108:5108))
        (PORT d[1] (3340:3340:3340) (3426:3426:3426))
        (PORT d[2] (4252:4252:4252) (4410:4410:4410))
        (PORT d[3] (3345:3345:3345) (3465:3465:3465))
        (PORT d[4] (4307:4307:4307) (4384:4384:4384))
        (PORT d[5] (3291:3291:3291) (3564:3564:3564))
        (PORT d[6] (3264:3264:3264) (3274:3274:3274))
        (PORT d[7] (3147:3147:3147) (3241:3241:3241))
        (PORT d[8] (2522:2522:2522) (2559:2559:2559))
        (PORT d[9] (2692:2692:2692) (2784:2784:2784))
        (PORT d[10] (2644:2644:2644) (2693:2693:2693))
        (PORT d[11] (3700:3700:3700) (3806:3806:3806))
        (PORT d[12] (2664:2664:2664) (2709:2709:2709))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2437:2437:2437))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (3289:3289:3289) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2985:2985:2985))
        (PORT clk (2476:2476:2476) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3695:3695:3695))
        (PORT d[1] (2854:2854:2854) (2922:2922:2922))
        (PORT d[2] (3132:3132:3132) (3299:3299:3299))
        (PORT d[3] (4353:4353:4353) (4389:4389:4389))
        (PORT d[4] (3468:3468:3468) (3502:3502:3502))
        (PORT d[5] (3466:3466:3466) (3472:3472:3472))
        (PORT d[6] (3504:3504:3504) (3528:3528:3528))
        (PORT d[7] (4988:4988:4988) (4953:4953:4953))
        (PORT d[8] (3407:3407:3407) (3424:3424:3424))
        (PORT d[9] (2210:2210:2210) (2311:2311:2311))
        (PORT d[10] (3855:3855:3855) (3851:3851:3851))
        (PORT d[11] (3226:3226:3226) (3297:3297:3297))
        (PORT d[12] (3679:3679:3679) (3669:3669:3669))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3336:3336:3336))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (PORT d[0] (3041:3041:3041) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2221:2221:2221))
        (PORT datab (2324:2324:2324) (2298:2298:2298))
        (PORT datac (2131:2131:2131) (2168:2168:2168))
        (PORT datad (2061:2061:2061) (2030:2030:2030))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1915:1915:1915))
        (PORT datab (2081:2081:2081) (2100:2100:2100))
        (PORT datac (2512:2512:2512) (2476:2476:2476))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1260:1260:1260))
        (PORT datab (2330:2330:2330) (2345:2345:2345))
        (PORT datac (1815:1815:1815) (1870:1870:1870))
        (PORT datad (2074:2074:2074) (2125:2125:2125))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2350:2350:2350) (2414:2414:2414))
        (PORT datab (2271:2271:2271) (2413:2413:2413))
        (PORT datac (1943:1943:1943) (2089:2089:2089))
        (PORT datad (449:449:449) (474:474:474))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (5339:5339:5339))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (5326:5326:5326))
        (PORT d[1] (3419:3419:3419) (3585:3585:3585))
        (PORT d[2] (4276:4276:4276) (4467:4467:4467))
        (PORT d[3] (3371:3371:3371) (3534:3534:3534))
        (PORT d[4] (5065:5065:5065) (5231:5231:5231))
        (PORT d[5] (3966:3966:3966) (4224:4224:4224))
        (PORT d[6] (3143:3143:3143) (3243:3243:3243))
        (PORT d[7] (2770:2770:2770) (2884:2884:2884))
        (PORT d[8] (3382:3382:3382) (3414:3414:3414))
        (PORT d[9] (2126:2126:2126) (2276:2276:2276))
        (PORT d[10] (4109:4109:4109) (4067:4067:4067))
        (PORT d[11] (2880:2880:2880) (2994:2994:2994))
        (PORT d[12] (4138:4138:4138) (4153:4153:4153))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2851:2851:2851))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (3474:3474:3474) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3248:3248:3248))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3984:3984:3984))
        (PORT d[1] (2531:2531:2531) (2630:2630:2630))
        (PORT d[2] (2681:2681:2681) (2832:2832:2832))
        (PORT d[3] (5065:5065:5065) (5122:5122:5122))
        (PORT d[4] (4848:4848:4848) (4986:4986:4986))
        (PORT d[5] (2802:2802:2802) (3006:3006:3006))
        (PORT d[6] (5233:5233:5233) (5176:5176:5176))
        (PORT d[7] (5790:5790:5790) (5943:5943:5943))
        (PORT d[8] (8653:8653:8653) (8691:8691:8691))
        (PORT d[9] (2916:2916:2916) (3014:3014:3014))
        (PORT d[10] (4389:4389:4389) (4517:4517:4517))
        (PORT d[11] (4282:4282:4282) (4555:4555:4555))
        (PORT d[12] (5312:5312:5312) (5345:5345:5345))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4236:4236:4236))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (3786:3786:3786) (3719:3719:3719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1258:1258:1258))
        (PORT datab (2330:2330:2330) (2345:2345:2345))
        (PORT datac (1813:1813:1813) (1868:1868:1868))
        (PORT datad (2076:2076:2076) (2126:2126:2126))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2417:2417:2417))
        (PORT datab (2274:2274:2274) (2417:2417:2417))
        (PORT datac (1944:1944:1944) (2091:2091:2091))
        (PORT datad (448:448:448) (472:472:472))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5238:5238:5238))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4785:4785:4785))
        (PORT d[1] (2943:2943:2943) (3045:3045:3045))
        (PORT d[2] (3939:3939:3939) (4104:4104:4104))
        (PORT d[3] (2995:2995:2995) (3117:3117:3117))
        (PORT d[4] (4346:4346:4346) (4484:4484:4484))
        (PORT d[5] (3512:3512:3512) (3762:3762:3762))
        (PORT d[6] (2647:2647:2647) (2669:2669:2669))
        (PORT d[7] (2796:2796:2796) (2896:2896:2896))
        (PORT d[8] (2196:2196:2196) (2237:2237:2237))
        (PORT d[9] (2402:2402:2402) (2505:2505:2505))
        (PORT d[10] (2242:2242:2242) (2281:2281:2281))
        (PORT d[11] (3354:3354:3354) (3457:3457:3457))
        (PORT d[12] (2302:2302:2302) (2347:2347:2347))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2283:2283:2283))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (2980:2980:2980) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2335:2335:2335))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3377:3377:3377))
        (PORT d[1] (2839:2839:2839) (2901:2901:2901))
        (PORT d[2] (2742:2742:2742) (2908:2908:2908))
        (PORT d[3] (4481:4481:4481) (4449:4449:4449))
        (PORT d[4] (3443:3443:3443) (3471:3471:3471))
        (PORT d[5] (2806:2806:2806) (2822:2822:2822))
        (PORT d[6] (3149:3149:3149) (3174:3174:3174))
        (PORT d[7] (4619:4619:4619) (4582:4582:4582))
        (PORT d[8] (3006:3006:3006) (3016:3016:3016))
        (PORT d[9] (1842:1842:1842) (1917:1917:1917))
        (PORT d[10] (3477:3477:3477) (3465:3465:3465))
        (PORT d[11] (2862:2862:2862) (2934:2934:2934))
        (PORT d[12] (3285:3285:3285) (3280:3280:3280))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4719:4719:4719))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (3354:3354:3354) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1248:1248:1248))
        (PORT datab (2334:2334:2334) (2350:2350:2350))
        (PORT datac (1804:1804:1804) (1858:1858:1858))
        (PORT datad (2084:2084:2084) (2135:2135:2135))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2416:2416:2416))
        (PORT datab (2273:2273:2273) (2416:2416:2416))
        (PORT datac (1944:1944:1944) (2091:2091:2091))
        (PORT datad (448:448:448) (473:473:473))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (5342:5342:5342))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4904:4904:4904))
        (PORT d[1] (2758:2758:2758) (2931:2931:2931))
        (PORT d[2] (4048:4048:4048) (4257:4257:4257))
        (PORT d[3] (3338:3338:3338) (3501:3501:3501))
        (PORT d[4] (5067:5067:5067) (5233:5233:5233))
        (PORT d[5] (3601:3601:3601) (3856:3856:3856))
        (PORT d[6] (2456:2456:2456) (2566:2566:2566))
        (PORT d[7] (2773:2773:2773) (2887:2887:2887))
        (PORT d[8] (2735:2735:2735) (2796:2796:2796))
        (PORT d[9] (2424:2424:2424) (2484:2484:2484))
        (PORT d[10] (3126:3126:3126) (3110:3110:3110))
        (PORT d[11] (3312:3312:3312) (3450:3450:3450))
        (PORT d[12] (3092:3092:3092) (3086:3086:3086))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4256:4256:4256))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (3743:3743:3743) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2801:2801:2801))
        (PORT clk (2531:2531:2531) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3932:3932:3932))
        (PORT d[1] (2604:2604:2604) (2697:2697:2697))
        (PORT d[2] (2744:2744:2744) (2904:2904:2904))
        (PORT d[3] (4819:4819:4819) (4887:4887:4887))
        (PORT d[4] (4858:4858:4858) (4997:4997:4997))
        (PORT d[5] (2849:2849:2849) (3060:3060:3060))
        (PORT d[6] (4216:4216:4216) (4175:4175:4175))
        (PORT d[7] (5766:5766:5766) (5911:5911:5911))
        (PORT d[8] (8677:8677:8677) (8717:8717:8717))
        (PORT d[9] (2500:2500:2500) (2607:2607:2607))
        (PORT d[10] (4023:4023:4023) (4155:4155:4155))
        (PORT d[11] (3964:3964:3964) (4213:4213:4213))
        (PORT d[12] (5272:5272:5272) (5301:5301:5301))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2049:2049:2049))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (PORT d[0] (2957:2957:2957) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2220:2220:2220))
        (PORT datab (1987:1987:1987) (1933:1933:1933))
        (PORT datac (2138:2138:2138) (2175:2175:2175))
        (PORT datad (2145:2145:2145) (2157:2157:2157))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1607:1607:1607))
        (PORT datab (2506:2506:2506) (2493:2493:2493))
        (PORT datac (2136:2136:2136) (2173:2173:2173))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (908:908:908))
        (PORT datab (1740:1740:1740) (1747:1747:1747))
        (PORT datac (2009:2009:2009) (2039:2039:2039))
        (PORT datad (482:482:482) (557:557:557))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1524:1524:1524))
        (PORT datab (2084:2084:2084) (2156:2156:2156))
        (PORT datac (731:731:731) (762:762:762))
        (PORT datad (1644:1644:1644) (1661:1661:1661))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2422:2422:2422))
        (PORT datab (2280:2280:2280) (2424:2424:2424))
        (PORT datac (1947:1947:1947) (2094:2094:2094))
        (PORT datad (435:435:435) (451:451:451))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3463:3463:3463))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2863:2863:2863))
        (PORT d[1] (3546:3546:3546) (3624:3624:3624))
        (PORT d[2] (2661:2661:2661) (2684:2684:2684))
        (PORT d[3] (3739:3739:3739) (3802:3802:3802))
        (PORT d[4] (3634:3634:3634) (3525:3525:3525))
        (PORT d[5] (2240:2240:2240) (2327:2327:2327))
        (PORT d[6] (4525:4525:4525) (4710:4710:4710))
        (PORT d[7] (2871:2871:2871) (2907:2907:2907))
        (PORT d[8] (2721:2721:2721) (2745:2745:2745))
        (PORT d[9] (4171:4171:4171) (4115:4115:4115))
        (PORT d[10] (3601:3601:3601) (3576:3576:3576))
        (PORT d[11] (3060:3060:3060) (3226:3226:3226))
        (PORT d[12] (3518:3518:3518) (3525:3525:3525))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3741:3741:3741))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (2773:2773:2773) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (3925:3925:3925))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2895:2895:2895))
        (PORT d[1] (3077:3077:3077) (3274:3274:3274))
        (PORT d[2] (4659:4659:4659) (4847:4847:4847))
        (PORT d[3] (4458:4458:4458) (4536:4536:4536))
        (PORT d[4] (4032:4032:4032) (4045:4045:4045))
        (PORT d[5] (1973:1973:1973) (2101:2101:2101))
        (PORT d[6] (3980:3980:3980) (3934:3934:3934))
        (PORT d[7] (4205:4205:4205) (4138:4138:4138))
        (PORT d[8] (4253:4253:4253) (4106:4106:4106))
        (PORT d[9] (3432:3432:3432) (3450:3450:3450))
        (PORT d[10] (3386:3386:3386) (3380:3380:3380))
        (PORT d[11] (3203:3203:3203) (3423:3423:3423))
        (PORT d[12] (5225:5225:5225) (5236:5236:5236))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1615:1615:1615))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (3466:3466:3466) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1519:1519:1519))
        (PORT datab (2087:2087:2087) (2159:2159:2159))
        (PORT datac (726:726:726) (757:757:757))
        (PORT datad (1644:1644:1644) (1660:1660:1660))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2417:2417:2417))
        (PORT datab (2275:2275:2275) (2418:2418:2418))
        (PORT datac (1944:1944:1944) (2091:2091:2091))
        (PORT datad (434:434:434) (450:450:450))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1409:1409:1409))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1266:1266:1266))
        (PORT d[1] (1154:1154:1154) (1207:1207:1207))
        (PORT d[2] (1196:1196:1196) (1253:1253:1253))
        (PORT d[3] (1207:1207:1207) (1251:1251:1251))
        (PORT d[4] (1192:1192:1192) (1237:1237:1237))
        (PORT d[5] (1176:1176:1176) (1229:1229:1229))
        (PORT d[6] (1827:1827:1827) (1850:1850:1850))
        (PORT d[7] (2156:2156:2156) (2165:2165:2165))
        (PORT d[8] (2014:2014:2014) (2009:2009:2009))
        (PORT d[9] (2317:2317:2317) (2287:2287:2287))
        (PORT d[10] (3326:3326:3326) (3274:3274:3274))
        (PORT d[11] (3245:3245:3245) (3372:3372:3372))
        (PORT d[12] (2582:2582:2582) (2549:2549:2549))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1630:1630:1630))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (2393:2393:2393) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1897:1897:1897))
        (PORT clk (2508:2508:2508) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1349:1349:1349))
        (PORT d[1] (2510:2510:2510) (2607:2607:2607))
        (PORT d[2] (2848:2848:2848) (3056:3056:3056))
        (PORT d[3] (1723:1723:1723) (1731:1731:1731))
        (PORT d[4] (1455:1455:1455) (1474:1474:1474))
        (PORT d[5] (2235:2235:2235) (2321:2321:2321))
        (PORT d[6] (1449:1449:1449) (1467:1467:1467))
        (PORT d[7] (2307:2307:2307) (2304:2304:2304))
        (PORT d[8] (2625:2625:2625) (2615:2615:2615))
        (PORT d[9] (2315:2315:2315) (2304:2304:2304))
        (PORT d[10] (2720:2720:2720) (2682:2682:2682))
        (PORT d[11] (3250:3250:3250) (3487:3487:3487))
        (PORT d[12] (2646:2646:2646) (2615:2615:2615))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2515:2515:2515))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (PORT d[0] (2388:2388:2388) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1388:1388:1388))
        (PORT datab (1205:1205:1205) (1281:1281:1281))
        (PORT datac (2045:2045:2045) (2088:2088:2088))
        (PORT datad (1505:1505:1505) (1422:1422:1422))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2312:2312:2312))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2554:2554:2554))
        (PORT d[1] (3086:3086:3086) (3108:3108:3108))
        (PORT d[2] (2353:2353:2353) (2346:2346:2346))
        (PORT d[3] (2536:2536:2536) (2506:2506:2506))
        (PORT d[4] (2914:2914:2914) (2871:2871:2871))
        (PORT d[5] (1601:1601:1601) (1697:1697:1697))
        (PORT d[6] (3611:3611:3611) (3553:3553:3553))
        (PORT d[7] (2874:2874:2874) (2925:2925:2925))
        (PORT d[8] (3559:3559:3559) (3597:3597:3597))
        (PORT d[9] (3170:3170:3170) (3096:3096:3096))
        (PORT d[10] (3621:3621:3621) (3611:3611:3611))
        (PORT d[11] (2709:2709:2709) (2845:2845:2845))
        (PORT d[12] (3915:3915:3915) (3916:3916:3916))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3361:3361:3361))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (3122:3122:3122) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3208:3208:3208))
        (PORT clk (2500:2500:2500) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2046:2046:2046))
        (PORT d[1] (3682:3682:3682) (3861:3861:3861))
        (PORT d[2] (2271:2271:2271) (2238:2238:2238))
        (PORT d[3] (3208:3208:3208) (3130:3130:3130))
        (PORT d[4] (3538:3538:3538) (3464:3464:3464))
        (PORT d[5] (1811:1811:1811) (1878:1878:1878))
        (PORT d[6] (2802:2802:2802) (2737:2737:2737))
        (PORT d[7] (3398:3398:3398) (3331:3331:3331))
        (PORT d[8] (3228:3228:3228) (3165:3165:3165))
        (PORT d[9] (3104:3104:3104) (3136:3136:3136))
        (PORT d[10] (3082:3082:3082) (3104:3104:3104))
        (PORT d[11] (3082:3082:3082) (3246:3246:3246))
        (PORT d[12] (3681:3681:3681) (3578:3578:3578))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2426:2426:2426))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (PORT d[0] (3142:3142:3142) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5722:5722:5722))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4868:4868:4868))
        (PORT d[1] (2714:2714:2714) (2881:2881:2881))
        (PORT d[2] (4662:4662:4662) (4857:4857:4857))
        (PORT d[3] (3337:3337:3337) (3495:3495:3495))
        (PORT d[4] (5143:5143:5143) (5312:5312:5312))
        (PORT d[5] (3499:3499:3499) (3750:3750:3750))
        (PORT d[6] (3396:3396:3396) (3464:3464:3464))
        (PORT d[7] (3019:3019:3019) (3121:3121:3121))
        (PORT d[8] (3024:3024:3024) (3064:3064:3064))
        (PORT d[9] (2420:2420:2420) (2481:2481:2481))
        (PORT d[10] (3814:3814:3814) (3779:3779:3779))
        (PORT d[11] (3667:3667:3667) (3802:3802:3802))
        (PORT d[12] (3441:3441:3441) (3431:3431:3431))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2382:2382:2382))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (4276:4276:4276) (4128:4128:4128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3890:3890:3890))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3653:3653:3653))
        (PORT d[1] (2933:2933:2933) (3033:3033:3033))
        (PORT d[2] (3090:3090:3090) (3249:3249:3249))
        (PORT d[3] (5136:5136:5136) (5198:5198:5198))
        (PORT d[4] (5213:5213:5213) (5326:5326:5326))
        (PORT d[5] (3182:3182:3182) (3385:3385:3385))
        (PORT d[6] (4567:4567:4567) (4522:4522:4522))
        (PORT d[7] (6134:6134:6134) (6288:6288:6288))
        (PORT d[8] (8746:8746:8746) (8795:8795:8795))
        (PORT d[9] (2236:2236:2236) (2349:2349:2349))
        (PORT d[10] (4002:4002:4002) (4138:4138:4138))
        (PORT d[11] (3976:3976:3976) (4227:4227:4227))
        (PORT d[12] (5911:5911:5911) (5916:5916:5916))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2423:2423:2423))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (3723:3723:3723) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1390:1390:1390))
        (PORT datab (1205:1205:1205) (1281:1281:1281))
        (PORT datac (1658:1658:1658) (1632:1632:1632))
        (PORT datad (1886:1886:1886) (1966:1966:1966))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2615:2615:2615) (2584:2584:2584))
        (PORT datab (1668:1668:1668) (1676:1676:1676))
        (PORT datac (1006:1006:1006) (1010:1010:1010))
        (PORT datad (1466:1466:1466) (1548:1548:1548))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2429:2429:2429))
        (PORT datab (2287:2287:2287) (2434:2434:2434))
        (PORT datac (1950:1950:1950) (2098:2098:2098))
        (PORT datad (436:436:436) (452:452:452))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3031:3031:3031))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2405:2405:2405))
        (PORT d[1] (3105:3105:3105) (3116:3116:3116))
        (PORT d[2] (2002:2002:2002) (1980:1980:1980))
        (PORT d[3] (3009:3009:3009) (3040:3040:3040))
        (PORT d[4] (1675:1675:1675) (1684:1684:1684))
        (PORT d[5] (1905:1905:1905) (1982:1982:1982))
        (PORT d[6] (4182:4182:4182) (4352:4352:4352))
        (PORT d[7] (3136:3136:3136) (3202:3202:3202))
        (PORT d[8] (2903:2903:2903) (2845:2845:2845))
        (PORT d[9] (3592:3592:3592) (3526:3526:3526))
        (PORT d[10] (4618:4618:4618) (4598:4598:4598))
        (PORT d[11] (2701:2701:2701) (2835:2835:2835))
        (PORT d[12] (3538:3538:3538) (3574:3574:3574))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1607:1607:1607))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (2525:2525:2525) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (3935:3935:3935))
        (PORT clk (2526:2526:2526) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2497:2497:2497))
        (PORT d[1] (2631:2631:2631) (2756:2756:2756))
        (PORT d[2] (3034:3034:3034) (2993:2993:2993))
        (PORT d[3] (3163:3163:3163) (3094:3094:3094))
        (PORT d[4] (3177:3177:3177) (3106:3106:3106))
        (PORT d[5] (2582:2582:2582) (2655:2655:2655))
        (PORT d[6] (3496:3496:3496) (3426:3426:3426))
        (PORT d[7] (3147:3147:3147) (3082:3082:3082))
        (PORT d[8] (3172:3172:3172) (3103:3103:3103))
        (PORT d[9] (3472:3472:3472) (3501:3501:3501))
        (PORT d[10] (3082:3082:3082) (3104:3104:3104))
        (PORT d[11] (2710:2710:2710) (2886:2886:2886))
        (PORT d[12] (3771:3771:3771) (3687:3687:3687))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1290:1290:1290))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2520:2520:2520))
        (PORT d[0] (2519:2519:2519) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2615:2615:2615) (2584:2584:2584))
        (PORT datab (1667:1667:1667) (1676:1676:1676))
        (PORT datac (1005:1005:1005) (1008:1008:1008))
        (PORT datad (1465:1465:1465) (1547:1547:1547))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2424:2424:2424))
        (PORT datab (2282:2282:2282) (2427:2427:2427))
        (PORT datac (1948:1948:1948) (2095:2095:2095))
        (PORT datad (435:435:435) (451:451:451))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1772:1772:1772))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1656:1656:1656))
        (PORT d[1] (1560:1560:1560) (1603:1603:1603))
        (PORT d[2] (1562:1562:1562) (1615:1615:1615))
        (PORT d[3] (1602:1602:1602) (1659:1659:1659))
        (PORT d[4] (1557:1557:1557) (1611:1611:1611))
        (PORT d[5] (1826:1826:1826) (1868:1868:1868))
        (PORT d[6] (2490:2490:2490) (2499:2499:2499))
        (PORT d[7] (2175:2175:2175) (2188:2188:2188))
        (PORT d[8] (2375:2375:2375) (2362:2362:2362))
        (PORT d[9] (2386:2386:2386) (2360:2360:2360))
        (PORT d[10] (2657:2657:2657) (2619:2619:2619))
        (PORT d[11] (3314:3314:3314) (3444:3444:3444))
        (PORT d[12] (2795:2795:2795) (2743:2743:2743))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2524:2524:2524))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (2374:2374:2374) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2276:2276:2276))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1382:1382:1382))
        (PORT d[1] (3191:3191:3191) (3283:3283:3283))
        (PORT d[2] (2090:2090:2090) (2085:2085:2085))
        (PORT d[3] (1401:1401:1401) (1404:1404:1404))
        (PORT d[4] (2121:2121:2121) (2132:2132:2132))
        (PORT d[5] (1487:1487:1487) (1506:1506:1506))
        (PORT d[6] (1486:1486:1486) (1508:1508:1508))
        (PORT d[7] (2335:2335:2335) (2340:2340:2340))
        (PORT d[8] (2662:2662:2662) (2651:2651:2651))
        (PORT d[9] (2328:2328:2328) (2319:2319:2319))
        (PORT d[10] (3066:3066:3066) (3027:3027:3027))
        (PORT d[11] (3222:3222:3222) (3457:3457:3457))
        (PORT d[12] (3079:3079:3079) (3056:3056:3056))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1566:1566:1566))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (3070:3070:3070) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1392:1392:1392))
        (PORT datab (1313:1313:1313) (1289:1289:1289))
        (PORT datac (1159:1159:1159) (1241:1241:1241))
        (PORT datad (1872:1872:1872) (1808:1808:1808))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (432:432:432))
        (PORT datab (404:404:404) (420:420:420))
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (799:799:799) (855:855:855))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1350:1350:1350))
        (PORT datab (519:519:519) (603:603:603))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (809:809:809))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2369w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1432:1432:1432))
        (PORT datac (1364:1364:1364) (1381:1381:1381))
        (PORT datad (1320:1320:1320) (1347:1347:1347))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2388:2388:2388) (2425:2425:2425))
        (PORT datab (1944:1944:1944) (1965:1965:1965))
        (PORT datac (1770:1770:1770) (1853:1853:1853))
        (PORT datad (1091:1091:1091) (1103:1103:1103))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3130w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2229:2229:2229) (2235:2235:2235))
        (PORT datac (1847:1847:1847) (1971:1971:1971))
        (PORT datad (2855:2855:2855) (2814:2814:2814))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2578:2578:2578))
        (PORT datab (478:478:478) (514:514:514))
        (PORT datac (1942:1942:1942) (2089:2089:2089))
        (PORT datad (2304:2304:2304) (2449:2449:2449))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (998:998:998) (1015:1015:1015))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3122:3122:3122))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2900:2900:2900))
        (PORT d[1] (3596:3596:3596) (3677:3677:3677))
        (PORT d[2] (2772:2772:2772) (2808:2808:2808))
        (PORT d[3] (3857:3857:3857) (3981:3981:3981))
        (PORT d[4] (5183:5183:5183) (5402:5402:5402))
        (PORT d[5] (2629:2629:2629) (2715:2715:2715))
        (PORT d[6] (4512:4512:4512) (4699:4699:4699))
        (PORT d[7] (3699:3699:3699) (3834:3834:3834))
        (PORT d[8] (3364:3364:3364) (3413:3413:3413))
        (PORT d[9] (2926:2926:2926) (3125:3125:3125))
        (PORT d[10] (3696:3696:3696) (3724:3724:3724))
        (PORT d[11] (3460:3460:3460) (3671:3671:3671))
        (PORT d[12] (3919:3919:3919) (3922:3922:3922))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3638:3638:3638))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT d[0] (2808:2808:2808) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5459:5459:5459) (5176:5176:5176))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3262:3262:3262))
        (PORT d[1] (3486:3486:3486) (3722:3722:3722))
        (PORT d[2] (3633:3633:3633) (3830:3830:3830))
        (PORT d[3] (4352:4352:4352) (4378:4378:4378))
        (PORT d[4] (4052:4052:4052) (4106:4106:4106))
        (PORT d[5] (3030:3030:3030) (3148:3148:3148))
        (PORT d[6] (4393:4393:4393) (4357:4357:4357))
        (PORT d[7] (4512:4512:4512) (4532:4532:4532))
        (PORT d[8] (5373:5373:5373) (5222:5222:5222))
        (PORT d[9] (4075:4075:4075) (4080:4080:4080))
        (PORT d[10] (4242:4242:4242) (4336:4336:4336))
        (PORT d[11] (3155:3155:3155) (3344:3344:3344))
        (PORT d[12] (4544:4544:4544) (4527:4527:4527))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3125:3125:3125))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (2454:2454:2454) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2373:2373:2373) (2406:2406:2406))
        (PORT datab (1941:1941:1941) (1962:1962:1962))
        (PORT datac (1777:1777:1777) (1860:1860:1860))
        (PORT datad (1096:1096:1096) (1109:1109:1109))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2560:2560:2560) (2580:2580:2580))
        (PORT datab (479:479:479) (516:516:516))
        (PORT datac (1942:1942:1942) (2089:2089:2089))
        (PORT datad (2306:2306:2306) (2452:2452:2452))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3069:3069:3069))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3328:3328:3328))
        (PORT d[1] (3274:3274:3274) (3360:3360:3360))
        (PORT d[2] (3042:3042:3042) (3099:3099:3099))
        (PORT d[3] (4251:4251:4251) (4356:4356:4356))
        (PORT d[4] (5845:5845:5845) (6047:6047:6047))
        (PORT d[5] (2006:2006:2006) (2143:2143:2143))
        (PORT d[6] (4160:4160:4160) (4323:4323:4323))
        (PORT d[7] (3347:3347:3347) (3484:3484:3484))
        (PORT d[8] (3666:3666:3666) (3699:3699:3699))
        (PORT d[9] (2533:2533:2533) (2731:2731:2731))
        (PORT d[10] (4301:4301:4301) (4302:4302:4302))
        (PORT d[11] (3462:3462:3462) (3668:3668:3668))
        (PORT d[12] (3638:3638:3638) (3687:3687:3687))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3603:3603:3603))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (3533:3533:3533) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6113:6113:6113) (5809:5809:5809))
        (PORT clk (2510:2510:2510) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3290:3290:3290))
        (PORT d[1] (3445:3445:3445) (3671:3671:3671))
        (PORT d[2] (3239:3239:3239) (3431:3431:3431))
        (PORT d[3] (4058:4058:4058) (4108:4108:4108))
        (PORT d[4] (4131:4131:4131) (4208:4208:4208))
        (PORT d[5] (3027:3027:3027) (3148:3148:3148))
        (PORT d[6] (4488:4488:4488) (4485:4485:4485))
        (PORT d[7] (4815:4815:4815) (4821:4821:4821))
        (PORT d[8] (5709:5709:5709) (5552:5552:5552))
        (PORT d[9] (4104:4104:4104) (4287:4287:4287))
        (PORT d[10] (4188:4188:4188) (4278:4278:4278))
        (PORT d[11] (3086:3086:3086) (3257:3257:3257))
        (PORT d[12] (4590:4590:4590) (4582:4582:4582))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3488:3488:3488))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2494:2494:2494))
        (PORT d[0] (4351:4351:4351) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (494:494:494))
        (PORT datab (2387:2387:2387) (2417:2417:2417))
        (PORT datac (2763:2763:2763) (2807:2807:2807))
        (PORT datad (833:833:833) (887:887:887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2378:2378:2378) (2413:2413:2413))
        (PORT datab (1942:1942:1942) (1963:1963:1963))
        (PORT datac (1775:1775:1775) (1858:1858:1858))
        (PORT datad (1094:1094:1094) (1107:1107:1107))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2552:2552:2552) (2570:2570:2570))
        (PORT datab (472:472:472) (507:507:507))
        (PORT datac (1939:1939:1939) (2086:2086:2086))
        (PORT datad (2296:2296:2296) (2439:2439:2439))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2861:2861:2861))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4449:4449:4449))
        (PORT d[1] (2909:2909:2909) (3009:3009:3009))
        (PORT d[2] (3607:3607:3607) (3774:3774:3774))
        (PORT d[3] (2987:2987:2987) (3109:3109:3109))
        (PORT d[4] (5064:5064:5064) (5193:5193:5193))
        (PORT d[5] (3649:3649:3649) (3924:3924:3924))
        (PORT d[6] (2669:2669:2669) (2688:2688:2688))
        (PORT d[7] (2756:2756:2756) (2852:2852:2852))
        (PORT d[8] (2221:2221:2221) (2263:2263:2263))
        (PORT d[9] (2338:2338:2338) (2434:2434:2434))
        (PORT d[10] (2237:2237:2237) (2279:2279:2279))
        (PORT d[11] (2722:2722:2722) (2770:2770:2770))
        (PORT d[12] (2326:2326:2326) (2374:2374:2374))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3166:3166:3166))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (3598:3598:3598) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2326:2326:2326))
        (PORT clk (2505:2505:2505) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3393:3393:3393))
        (PORT d[1] (2517:2517:2517) (2586:2586:2586))
        (PORT d[2] (2781:2781:2781) (2947:2947:2947))
        (PORT d[3] (3641:3641:3641) (3637:3637:3637))
        (PORT d[4] (3455:3455:3455) (3484:3484:3484))
        (PORT d[5] (2363:2363:2363) (2530:2530:2530))
        (PORT d[6] (2752:2752:2752) (2778:2778:2778))
        (PORT d[7] (4648:4648:4648) (4617:4617:4617))
        (PORT d[8] (2972:2972:2972) (2980:2980:2980))
        (PORT d[9] (2470:2470:2470) (2532:2532:2532))
        (PORT d[10] (3436:3436:3436) (3420:3420:3420))
        (PORT d[11] (2546:2546:2546) (2623:2623:2623))
        (PORT d[12] (2700:2700:2700) (2710:2710:2710))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2859:2859:2859))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2495:2495:2495))
        (PORT d[0] (4816:4816:4816) (4649:4649:4649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2375:2375:2375) (2410:2410:2410))
        (PORT datab (1942:1942:1942) (1963:1963:1963))
        (PORT datac (1776:1776:1776) (1859:1859:1859))
        (PORT datad (1095:1095:1095) (1108:1108:1108))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2553:2553:2553) (2570:2570:2570))
        (PORT datab (472:472:472) (508:508:508))
        (PORT datac (1939:1939:1939) (2086:2086:2086))
        (PORT datad (2296:2296:2296) (2440:2440:2440))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3222:3222:3222))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2902:2902:2902))
        (PORT d[1] (3244:3244:3244) (3331:3331:3331))
        (PORT d[2] (2370:2370:2370) (2391:2391:2391))
        (PORT d[3] (4156:4156:4156) (4208:4208:4208))
        (PORT d[4] (5499:5499:5499) (5699:5699:5699))
        (PORT d[5] (2326:2326:2326) (2414:2414:2414))
        (PORT d[6] (4196:4196:4196) (4392:4392:4392))
        (PORT d[7] (3721:3721:3721) (3862:3862:3862))
        (PORT d[8] (3003:3003:3003) (3019:3019:3019))
        (PORT d[9] (2968:2968:2968) (3172:3172:3172))
        (PORT d[10] (4345:4345:4345) (4317:4317:4317))
        (PORT d[11] (3490:3490:3490) (3704:3704:3704))
        (PORT d[12] (3618:3618:3618) (3626:3626:3626))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2514:2514:2514))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (3236:3236:3236) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (5126:5126:5126))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3589:3589:3589))
        (PORT d[1] (3475:3475:3475) (3709:3709:3709))
        (PORT d[2] (3951:3951:3951) (4144:4144:4144))
        (PORT d[3] (4433:4433:4433) (4510:4510:4510))
        (PORT d[4] (4127:4127:4127) (4199:4199:4199))
        (PORT d[5] (2731:2731:2731) (2853:2853:2853))
        (PORT d[6] (4088:4088:4088) (4059:4059:4059))
        (PORT d[7] (4493:4493:4493) (4509:4509:4509))
        (PORT d[8] (4948:4948:4948) (4796:4796:4796))
        (PORT d[9] (4035:4035:4035) (4036:4036:4036))
        (PORT d[10] (3397:3397:3397) (3395:3395:3395))
        (PORT d[11] (3155:3155:3155) (3342:3342:3342))
        (PORT d[12] (4815:4815:4815) (4788:4788:4788))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3388:3388:3388))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT d[0] (4469:4469:4469) (4251:4251:4251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (496:496:496))
        (PORT datab (1885:1885:1885) (1928:1928:1928))
        (PORT datac (2432:2432:2432) (2454:2454:2454))
        (PORT datad (834:834:834) (887:887:887))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (1061:1061:1061) (1109:1109:1109))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (423:423:423))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1059:1059:1059) (1107:1107:1107))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1962:1962:1962))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2024:2024:2024))
        (PORT d[1] (2187:2187:2187) (2231:2231:2231))
        (PORT d[2] (2206:2206:2206) (2247:2247:2247))
        (PORT d[3] (1896:1896:1896) (1953:1953:1953))
        (PORT d[4] (2199:2199:2199) (2237:2237:2237))
        (PORT d[5] (2406:2406:2406) (2435:2435:2435))
        (PORT d[6] (2770:2770:2770) (2763:2763:2763))
        (PORT d[7] (2555:2555:2555) (2562:2562:2562))
        (PORT d[8] (2685:2685:2685) (2658:2658:2658))
        (PORT d[9] (2715:2715:2715) (2681:2681:2681))
        (PORT d[10] (2870:2870:2870) (2815:2815:2815))
        (PORT d[11] (3339:3339:3339) (3465:3465:3465))
        (PORT d[12] (3451:3451:3451) (3378:3378:3378))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2009:2009:2009))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3020:3020:3020) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2675:2675:2675))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1735:1735:1735))
        (PORT d[1] (3532:3532:3532) (3599:3599:3599))
        (PORT d[2] (2743:2743:2743) (2710:2710:2710))
        (PORT d[3] (1379:1379:1379) (1393:1393:1393))
        (PORT d[4] (2128:2128:2128) (2139:2139:2139))
        (PORT d[5] (1496:1496:1496) (1514:1514:1514))
        (PORT d[6] (1775:1775:1775) (1797:1797:1797))
        (PORT d[7] (2640:2640:2640) (2638:2638:2638))
        (PORT d[8] (3046:3046:3046) (3029:3029:3029))
        (PORT d[9] (2324:2324:2324) (2311:2311:2311))
        (PORT d[10] (3093:3093:3093) (3055:3055:3055))
        (PORT d[11] (3199:3199:3199) (3430:3430:3430))
        (PORT d[12] (3402:3402:3402) (3369:3369:3369))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2553:2553:2553))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (PORT d[0] (3584:3584:3584) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2031:2031:2031))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2552:2552:2552))
        (PORT d[1] (3356:3356:3356) (3365:3365:3365))
        (PORT d[2] (2680:2680:2680) (2651:2651:2651))
        (PORT d[3] (3051:3051:3051) (3085:3085:3085))
        (PORT d[4] (2724:2724:2724) (2726:2726:2726))
        (PORT d[5] (1602:1602:1602) (1697:1697:1697))
        (PORT d[6] (3564:3564:3564) (3507:3507:3507))
        (PORT d[7] (2894:2894:2894) (2949:2949:2949))
        (PORT d[8] (2858:2858:2858) (2798:2798:2798))
        (PORT d[9] (3217:3217:3217) (3154:3154:3154))
        (PORT d[10] (3928:3928:3928) (3913:3913:3913))
        (PORT d[11] (2710:2710:2710) (2846:2846:2846))
        (PORT d[12] (3875:3875:3875) (3872:3872:3872))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2439:2439:2439))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (3452:3452:3452) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3309:3309:3309))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2380:2380:2380))
        (PORT d[1] (2998:2998:2998) (3110:3110:3110))
        (PORT d[2] (2653:2653:2653) (2611:2611:2611))
        (PORT d[3] (3356:3356:3356) (3272:3272:3272))
        (PORT d[4] (3584:3584:3584) (3509:3509:3509))
        (PORT d[5] (1824:1824:1824) (1889:1889:1889))
        (PORT d[6] (2795:2795:2795) (2728:2728:2728))
        (PORT d[7] (3551:3551:3551) (3494:3494:3494))
        (PORT d[8] (3624:3624:3624) (3558:3558:3558))
        (PORT d[9] (3085:3085:3085) (3117:3117:3117))
        (PORT d[10] (3413:3413:3413) (3428:3428:3428))
        (PORT d[11] (2811:2811:2811) (2996:2996:2996))
        (PORT d[12] (4030:4030:4030) (3915:3915:3915))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (1994:1994:1994))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (PORT d[0] (4315:4315:4315) (4243:4243:4243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (494:494:494))
        (PORT datab (1621:1621:1621) (1544:1544:1544))
        (PORT datad (1414:1414:1414) (1392:1392:1392))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2272:2272:2272))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2923:2923:2923))
        (PORT d[1] (3074:3074:3074) (3090:3090:3090))
        (PORT d[2] (2659:2659:2659) (2627:2627:2627))
        (PORT d[3] (3072:3072:3072) (3102:3102:3102))
        (PORT d[4] (2386:2386:2386) (2391:2391:2391))
        (PORT d[5] (1580:1580:1580) (1672:1672:1672))
        (PORT d[6] (3924:3924:3924) (3861:3861:3861))
        (PORT d[7] (3879:3879:3879) (3940:3940:3940))
        (PORT d[8] (2838:2838:2838) (2775:2775:2775))
        (PORT d[9] (3179:3179:3179) (3105:3105:3105))
        (PORT d[10] (3941:3941:3941) (3927:3927:3927))
        (PORT d[11] (2656:2656:2656) (2784:2784:2784))
        (PORT d[12] (4190:4190:4190) (4182:4182:4182))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2358:2358:2358))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (3131:3131:3131) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3004:3004:3004))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2450:2450:2450))
        (PORT d[1] (2634:2634:2634) (2754:2754:2754))
        (PORT d[2] (2636:2636:2636) (2581:2581:2581))
        (PORT d[3] (3162:3162:3162) (3094:3094:3094))
        (PORT d[4] (3496:3496:3496) (3416:3416:3416))
        (PORT d[5] (2188:2188:2188) (2254:2254:2254))
        (PORT d[6] (3162:3162:3162) (3095:3095:3095))
        (PORT d[7] (3391:3391:3391) (3321:3321:3321))
        (PORT d[8] (3192:3192:3192) (3127:3127:3127))
        (PORT d[9] (3010:3010:3010) (3029:3029:3029))
        (PORT d[10] (3073:3073:3073) (3095:3095:3095))
        (PORT d[11] (3357:3357:3357) (3498:3498:3498))
        (PORT d[12] (4012:4012:4012) (3896:3896:3896))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2790:2790:2790))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT d[0] (3262:3262:3262) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2538:2538:2538))
        (PORT datab (2004:2004:2004) (2039:2039:2039))
        (PORT datac (1486:1486:1486) (1542:1542:1542))
        (PORT datad (855:855:855) (876:876:876))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2363:2363:2363) (2512:2512:2512))
        (PORT datac (1942:1942:1942) (2090:2090:2090))
        (PORT datad (416:416:416) (423:423:423))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1590:1590:1590))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1284:1284:1284))
        (PORT d[1] (1180:1180:1180) (1235:1235:1235))
        (PORT d[2] (1516:1516:1516) (1570:1570:1570))
        (PORT d[3] (1183:1183:1183) (1239:1239:1239))
        (PORT d[4] (1486:1486:1486) (1537:1537:1537))
        (PORT d[5] (1429:1429:1429) (1477:1477:1477))
        (PORT d[6] (2182:2182:2182) (2183:2183:2183))
        (PORT d[7] (2172:2172:2172) (2183:2183:2183))
        (PORT d[8] (1423:1423:1423) (1437:1437:1437))
        (PORT d[9] (2333:2333:2333) (2305:2305:2305))
        (PORT d[10] (3308:3308:3308) (3255:3255:3255))
        (PORT d[11] (2858:2858:2858) (2979:2979:2979))
        (PORT d[12] (2570:2570:2570) (2537:2537:2537))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3038:3038:3038))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (2370:2370:2370) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2155:2155:2155))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2286:2286:2286))
        (PORT d[1] (2546:2546:2546) (2627:2627:2627))
        (PORT d[2] (1754:1754:1754) (1765:1765:1765))
        (PORT d[3] (1724:1724:1724) (1732:1732:1732))
        (PORT d[4] (1767:1767:1767) (1777:1777:1777))
        (PORT d[5] (2199:2199:2199) (2289:2289:2289))
        (PORT d[6] (2297:2297:2297) (2294:2294:2294))
        (PORT d[7] (2621:2621:2621) (2619:2619:2619))
        (PORT d[8] (2320:2320:2320) (2309:2309:2309))
        (PORT d[9] (2353:2353:2353) (2353:2353:2353))
        (PORT d[10] (2679:2679:2679) (2638:2638:2638))
        (PORT d[11] (3226:3226:3226) (3461:3461:3461))
        (PORT d[12] (2631:2631:2631) (2598:2598:2598))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2518:2518:2518))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (2601:2601:2601) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (939:939:939))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1361:1361:1361) (1340:1340:1340))
        (PORT datad (921:921:921) (873:873:873))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3366:3366:3366))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3597:3597:3597))
        (PORT d[1] (1968:1968:1968) (2062:2062:2062))
        (PORT d[2] (2501:2501:2501) (2510:2510:2510))
        (PORT d[3] (2248:2248:2248) (2333:2333:2333))
        (PORT d[4] (2602:2602:2602) (2634:2634:2634))
        (PORT d[5] (2297:2297:2297) (2307:2307:2307))
        (PORT d[6] (2900:2900:2900) (2953:2953:2953))
        (PORT d[7] (2076:2076:2076) (2100:2100:2100))
        (PORT d[8] (1784:1784:1784) (1816:1816:1816))
        (PORT d[9] (2192:2192:2192) (2220:2220:2220))
        (PORT d[10] (1570:1570:1570) (1614:1614:1614))
        (PORT d[11] (1589:1589:1589) (1638:1638:1638))
        (PORT d[12] (1768:1768:1768) (1784:1784:1784))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2717:2717:2717))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (3518:3518:3518) (3433:3433:3433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1614:1614:1614))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2024:2024:2024))
        (PORT d[1] (1712:1712:1712) (1712:1712:1712))
        (PORT d[2] (2254:2254:2254) (2313:2313:2313))
        (PORT d[3] (2332:2332:2332) (2328:2328:2328))
        (PORT d[4] (1999:1999:1999) (2030:2030:2030))
        (PORT d[5] (1762:1762:1762) (1789:1789:1789))
        (PORT d[6] (1752:1752:1752) (1777:1777:1777))
        (PORT d[7] (2634:2634:2634) (2626:2626:2626))
        (PORT d[8] (2091:2091:2091) (2120:2120:2120))
        (PORT d[9] (1322:1322:1322) (1350:1350:1350))
        (PORT d[10] (1062:1062:1062) (1092:1092:1092))
        (PORT d[11] (2770:2770:2770) (2794:2794:2794))
        (PORT d[12] (1044:1044:1044) (1078:1078:1078))
        (PORT clk (2466:2466:2466) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3536:3536:3536))
        (PORT clk (2466:2466:2466) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2455:2455:2455))
        (PORT d[0] (3989:3989:3989) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1597:1597:1597))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1239:1239:1239))
        (PORT d[1] (1168:1168:1168) (1220:1220:1220))
        (PORT d[2] (1559:1559:1559) (1618:1618:1618))
        (PORT d[3] (1182:1182:1182) (1235:1235:1235))
        (PORT d[4] (1552:1552:1552) (1608:1608:1608))
        (PORT d[5] (1124:1124:1124) (1170:1170:1170))
        (PORT d[6] (1493:1493:1493) (1515:1515:1515))
        (PORT d[7] (2237:2237:2237) (2255:2255:2255))
        (PORT d[8] (1968:1968:1968) (1939:1939:1939))
        (PORT d[9] (2342:2342:2342) (2315:2315:2315))
        (PORT d[10] (3308:3308:3308) (3256:3256:3256))
        (PORT d[11] (2995:2995:2995) (3121:3121:3121))
        (PORT d[12] (2608:2608:2608) (2580:2580:2580))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3322:3322:3322))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (2379:2379:2379) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1553:1553:1553))
        (PORT clk (2501:2501:2501) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1701:1701:1701))
        (PORT d[1] (2202:2202:2202) (2322:2322:2322))
        (PORT d[2] (1754:1754:1754) (1766:1766:1766))
        (PORT d[3] (1737:1737:1737) (1748:1748:1748))
        (PORT d[4] (1792:1792:1792) (1791:1791:1791))
        (PORT d[5] (2213:2213:2213) (2305:2305:2305))
        (PORT d[6] (1818:1818:1818) (1836:1836:1836))
        (PORT d[7] (2062:2062:2062) (2070:2070:2070))
        (PORT d[8] (1739:1739:1739) (1749:1749:1749))
        (PORT d[9] (2324:2324:2324) (2315:2315:2315))
        (PORT d[10] (2371:2371:2371) (2337:2337:2337))
        (PORT d[11] (3551:3551:3551) (3782:3782:3782))
        (PORT d[12] (3175:3175:3175) (3116:3116:3116))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3955:3955:3955))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (PORT d[0] (2948:2948:2948) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1967:1967:1967) (1870:1870:1870))
        (PORT datac (1193:1193:1193) (1138:1138:1138))
        (PORT datad (833:833:833) (886:886:886))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1114:1114:1114))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1057:1057:1057) (1104:1104:1104))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1110:1110:1110))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2843:2843:2843))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3899:3899:3899))
        (PORT d[1] (2596:2596:2596) (2638:2638:2638))
        (PORT d[2] (3620:3620:3620) (3724:3724:3724))
        (PORT d[3] (2961:2961:2961) (3014:3014:3014))
        (PORT d[4] (2675:2675:2675) (2741:2741:2741))
        (PORT d[5] (3064:3064:3064) (3275:3275:3275))
        (PORT d[6] (3152:3152:3152) (3182:3182:3182))
        (PORT d[7] (3568:3568:3568) (3767:3767:3767))
        (PORT d[8] (4501:4501:4501) (4491:4491:4491))
        (PORT d[9] (3422:3422:3422) (3535:3535:3535))
        (PORT d[10] (5413:5413:5413) (5357:5357:5357))
        (PORT d[11] (3379:3379:3379) (3566:3566:3566))
        (PORT d[12] (4392:4392:4392) (4362:4362:4362))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2974:2974:2974))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (2356:2356:2356) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4208:4208:4208))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3668:3668:3668))
        (PORT d[1] (2680:2680:2680) (2718:2718:2718))
        (PORT d[2] (3212:3212:3212) (3399:3399:3399))
        (PORT d[3] (3797:3797:3797) (3804:3804:3804))
        (PORT d[4] (3594:3594:3594) (3613:3613:3613))
        (PORT d[5] (2562:2562:2562) (2715:2715:2715))
        (PORT d[6] (4011:4011:4011) (3976:3976:3976))
        (PORT d[7] (4898:4898:4898) (4874:4874:4874))
        (PORT d[8] (4990:4990:4990) (4971:4971:4971))
        (PORT d[9] (4590:4590:4590) (4586:4586:4586))
        (PORT d[10] (4624:4624:4624) (4594:4594:4594))
        (PORT d[11] (2684:2684:2684) (2811:2811:2811))
        (PORT d[12] (4917:4917:4917) (4839:4839:4839))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1336:1336:1336))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (2917:2917:2917) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3280:3280:3280))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4251:4251:4251))
        (PORT d[1] (3293:3293:3293) (3412:3412:3412))
        (PORT d[2] (4016:4016:4016) (4158:4158:4158))
        (PORT d[3] (3631:3631:3631) (3772:3772:3772))
        (PORT d[4] (4219:4219:4219) (4303:4303:4303))
        (PORT d[5] (3289:3289:3289) (3559:3559:3559))
        (PORT d[6] (3059:3059:3059) (3067:3067:3067))
        (PORT d[7] (3122:3122:3122) (3299:3299:3299))
        (PORT d[8] (2941:2941:2941) (2984:2984:2984))
        (PORT d[9] (2006:2006:2006) (2115:2115:2115))
        (PORT d[10] (2962:2962:2962) (3005:3005:3005))
        (PORT d[11] (4047:4047:4047) (4151:4151:4151))
        (PORT d[12] (3043:3043:3043) (3083:3083:3083))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2531:2531:2531))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (4695:4695:4695) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3356:3356:3356))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4128:4128:4128))
        (PORT d[1] (3274:3274:3274) (3345:3345:3345))
        (PORT d[2] (3513:3513:3513) (3676:3676:3676))
        (PORT d[3] (4702:4702:4702) (4735:4735:4735))
        (PORT d[4] (3818:3818:3818) (3850:3850:3850))
        (PORT d[5] (3020:3020:3020) (3178:3178:3178))
        (PORT d[6] (3823:3823:3823) (3840:3840:3840))
        (PORT d[7] (5342:5342:5342) (5308:5308:5308))
        (PORT d[8] (4011:4011:4011) (4001:4001:4001))
        (PORT d[9] (2817:2817:2817) (2885:2885:2885))
        (PORT d[10] (4197:4197:4197) (4183:4183:4183))
        (PORT d[11] (3249:3249:3249) (3324:3324:3324))
        (PORT d[12] (4043:4043:4043) (4034:4034:4034))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2587:2587:2587))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (4105:4105:4105) (4153:4153:4153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2220:2220:2220))
        (PORT datab (2220:2220:2220) (2283:2283:2283))
        (PORT datac (2469:2469:2469) (2464:2464:2464))
        (PORT datad (2142:2142:2142) (2167:2167:2167))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3321:3321:3321))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4296:4296:4296))
        (PORT d[1] (3607:3607:3607) (3718:3718:3718))
        (PORT d[2] (4674:4674:4674) (4796:4796:4796))
        (PORT d[3] (3346:3346:3346) (3495:3495:3495))
        (PORT d[4] (4197:4197:4197) (4265:4265:4265))
        (PORT d[5] (3652:3652:3652) (3914:3914:3914))
        (PORT d[6] (3097:3097:3097) (3109:3109:3109))
        (PORT d[7] (2869:2869:2869) (3045:3045:3045))
        (PORT d[8] (3236:3236:3236) (3270:3270:3270))
        (PORT d[9] (2389:2389:2389) (2494:2494:2494))
        (PORT d[10] (2962:2962:2962) (3008:3008:3008))
        (PORT d[11] (3795:3795:3795) (3833:3833:3833))
        (PORT d[12] (3004:3004:3004) (3044:3044:3044))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3873:3873:3873))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (3536:3536:3536) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (4014:4014:4014))
        (PORT clk (2446:2446:2446) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4044:4044:4044))
        (PORT d[1] (3592:3592:3592) (3658:3658:3658))
        (PORT d[2] (3492:3492:3492) (3655:3655:3655))
        (PORT d[3] (5064:5064:5064) (5092:5092:5092))
        (PORT d[4] (3796:3796:3796) (3815:3815:3815))
        (PORT d[5] (3814:3814:3814) (3815:3815:3815))
        (PORT d[6] (4447:4447:4447) (4451:4451:4451))
        (PORT d[7] (5704:5704:5704) (5664:5664:5664))
        (PORT d[8] (4321:4321:4321) (4303:4303:4303))
        (PORT d[9] (2820:2820:2820) (2889:2889:2889))
        (PORT d[10] (4189:4189:4189) (4182:4182:4182))
        (PORT d[11] (3588:3588:3588) (3656:3656:3656))
        (PORT d[12] (4332:4332:4332) (4311:4311:4311))
        (PORT clk (2441:2441:2441) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4647:4647:4647))
        (PORT clk (2441:2441:2441) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (PORT d[0] (4288:4288:4288) (4333:4333:4333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2720:2720:2720) (2754:2754:2754))
        (PORT datab (1858:1858:1858) (1977:1977:1977))
        (PORT datac (2064:2064:2064) (2124:2124:2124))
        (PORT datad (2197:2197:2197) (2195:2195:2195))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3258:3258:3258))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4421:4421:4421))
        (PORT d[1] (2609:2609:2609) (2694:2694:2694))
        (PORT d[2] (3237:3237:3237) (3227:3227:3227))
        (PORT d[3] (2611:2611:2611) (2728:2728:2728))
        (PORT d[4] (4679:4679:4679) (4816:4816:4816))
        (PORT d[5] (3125:3125:3125) (3332:3332:3332))
        (PORT d[6] (1868:1868:1868) (1959:1959:1959))
        (PORT d[7] (2425:2425:2425) (2532:2532:2532))
        (PORT d[8] (1411:1411:1411) (1448:1448:1448))
        (PORT d[9] (1595:1595:1595) (1661:1661:1661))
        (PORT d[10] (1525:1525:1525) (1565:1565:1565))
        (PORT d[11] (1886:1886:1886) (1932:1932:1932))
        (PORT d[12] (1156:1156:1156) (1202:1202:1202))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1763:1763:1763))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (2722:2722:2722) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1578:1578:1578))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2566:2566:2566))
        (PORT d[1] (3085:3085:3085) (3092:3092:3092))
        (PORT d[2] (2632:2632:2632) (2704:2704:2704))
        (PORT d[3] (3650:3650:3650) (3656:3656:3656))
        (PORT d[4] (3189:3189:3189) (3198:3198:3198))
        (PORT d[5] (2705:2705:2705) (2868:2868:2868))
        (PORT d[6] (3362:3362:3362) (3372:3372:3372))
        (PORT d[7] (3647:3647:3647) (3637:3637:3637))
        (PORT d[8] (2701:2701:2701) (2712:2712:2712))
        (PORT d[9] (2446:2446:2446) (2475:2475:2475))
        (PORT d[10] (2112:2112:2112) (2123:2123:2123))
        (PORT d[11] (2574:2574:2574) (2664:2664:2664))
        (PORT d[12] (2040:2040:2040) (2052:2052:2052))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3226:3226:3226))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (3083:3083:3083) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3231:3231:3231))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4372:4372:4372))
        (PORT d[1] (2928:2928:2928) (3026:3026:3026))
        (PORT d[2] (3641:3641:3641) (3629:3629:3629))
        (PORT d[3] (2641:2641:2641) (2760:2760:2760))
        (PORT d[4] (4378:4378:4378) (4512:4512:4512))
        (PORT d[5] (3316:3316:3316) (3589:3589:3589))
        (PORT d[6] (2268:2268:2268) (2356:2356:2356))
        (PORT d[7] (2086:2086:2086) (2192:2192:2192))
        (PORT d[8] (1827:1827:1827) (1868:1868:1868))
        (PORT d[9] (2350:2350:2350) (2442:2442:2442))
        (PORT d[10] (1556:1556:1556) (1601:1601:1601))
        (PORT d[11] (2609:2609:2609) (2654:2654:2654))
        (PORT d[12] (1550:1550:1550) (1600:1600:1600))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2739:2739:2739))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (2901:2901:2901) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1964:1964:1964))
        (PORT clk (2516:2516:2516) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2791:2791:2791))
        (PORT d[1] (1788:1788:1788) (1863:1863:1863))
        (PORT d[2] (2790:2790:2790) (2956:2956:2956))
        (PORT d[3] (3620:3620:3620) (3620:3620:3620))
        (PORT d[4] (3271:3271:3271) (3287:3287:3287))
        (PORT d[5] (2385:2385:2385) (2554:2554:2554))
        (PORT d[6] (3380:3380:3380) (3388:3388:3388))
        (PORT d[7] (4226:4226:4226) (4187:4187:4187))
        (PORT d[8] (2704:2704:2704) (2717:2717:2717))
        (PORT d[9] (2505:2505:2505) (2541:2541:2541))
        (PORT d[10] (2519:2519:2519) (2545:2545:2545))
        (PORT d[11] (2510:2510:2510) (2586:2586:2586))
        (PORT d[12] (2444:2444:2444) (2451:2451:2451))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1723:1723:1723))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (PORT d[0] (3442:3442:3442) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1665:1665:1665))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2888:2888:2888))
        (PORT d[1] (3099:3099:3099) (3116:3116:3116))
        (PORT d[2] (2327:2327:2327) (2320:2320:2320))
        (PORT d[3] (3092:3092:3092) (3121:3121:3121))
        (PORT d[4] (2421:2421:2421) (2429:2429:2429))
        (PORT d[5] (1620:1620:1620) (1716:1716:1716))
        (PORT d[6] (3881:3881:3881) (3816:3816:3816))
        (PORT d[7] (2509:2509:2509) (2566:2566:2566))
        (PORT d[8] (2820:2820:2820) (2755:2755:2755))
        (PORT d[9] (2841:2841:2841) (2772:2772:2772))
        (PORT d[10] (4009:4009:4009) (3996:3996:3996))
        (PORT d[11] (2670:2670:2670) (2801:2801:2801))
        (PORT d[12] (3884:3884:3884) (3882:3882:3882))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2079:2079:2079))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (2830:2830:2830) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (2996:2996:2996))
        (PORT clk (2504:2504:2504) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2077:2077:2077))
        (PORT d[1] (2641:2641:2641) (2761:2761:2761))
        (PORT d[2] (2635:2635:2635) (2594:2594:2594))
        (PORT d[3] (3207:3207:3207) (3129:3129:3129))
        (PORT d[4] (3232:3232:3232) (3161:3161:3161))
        (PORT d[5] (1586:1586:1586) (1671:1671:1671))
        (PORT d[6] (3102:3102:3102) (3043:3043:3043))
        (PORT d[7] (3180:3180:3180) (3123:3123:3123))
        (PORT d[8] (3227:3227:3227) (3164:3164:3164))
        (PORT d[9] (3093:3093:3093) (3128:3128:3128))
        (PORT d[10] (3081:3081:3081) (3103:3103:3103))
        (PORT d[11] (3059:3059:3059) (3216:3216:3216))
        (PORT d[12] (4019:4019:4019) (3920:3920:3920))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2922:2922:2922))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (PORT d[0] (3104:3104:3104) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2221:2221:2221))
        (PORT datab (1298:1298:1298) (1281:1281:1281))
        (PORT datac (2136:2136:2136) (2173:2173:2173))
        (PORT datad (2344:2344:2344) (2330:2330:2330))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3512:3512:3512))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2562:2562:2562))
        (PORT d[1] (3218:3218:3218) (3303:3303:3303))
        (PORT d[2] (2326:2326:2326) (2357:2357:2357))
        (PORT d[3] (3813:3813:3813) (3856:3856:3856))
        (PORT d[4] (5843:5843:5843) (6037:6037:6037))
        (PORT d[5] (1929:1929:1929) (2017:2017:2017))
        (PORT d[6] (4536:4536:4536) (4715:4715:4715))
        (PORT d[7] (2855:2855:2855) (2895:2895:2895))
        (PORT d[8] (2663:2663:2663) (2685:2685:2685))
        (PORT d[9] (3312:3312:3312) (3515:3515:3515))
        (PORT d[10] (3990:3990:3990) (3962:3962:3962))
        (PORT d[11] (3252:3252:3252) (3405:3405:3405))
        (PORT d[12] (3283:3283:3283) (3294:3294:3294))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2618:2618:2618))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (3542:3542:3542) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4576:4576:4576))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2877:2877:2877))
        (PORT d[1] (3455:3455:3455) (3646:3646:3646))
        (PORT d[2] (4303:4303:4303) (4510:4510:4510))
        (PORT d[3] (4734:4734:4734) (4802:4802:4802))
        (PORT d[4] (4105:4105:4105) (4169:4169:4169))
        (PORT d[5] (2317:2317:2317) (2443:2443:2443))
        (PORT d[6] (3710:3710:3710) (3681:3681:3681))
        (PORT d[7] (4830:4830:4830) (4842:4842:4842))
        (PORT d[8] (4618:4618:4618) (4471:4471:4471))
        (PORT d[9] (3681:3681:3681) (3686:3686:3686))
        (PORT d[10] (2985:2985:2985) (2986:2986:2986))
        (PORT d[11] (3516:3516:3516) (3699:3699:3699))
        (PORT d[12] (4908:4908:4908) (4924:4924:4924))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2518:2518:2518))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (3559:3559:3559) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2221:2221:2221))
        (PORT datab (779:779:779) (769:769:769))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2124:2124:2124) (2186:2186:2186))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (910:910:910))
        (PORT datab (1614:1614:1614) (1607:1607:1607))
        (PORT datac (1547:1547:1547) (1549:1549:1549))
        (PORT datad (435:435:435) (463:463:463))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1124:1124:1124) (1121:1121:1121))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2149:2149:2149) (2236:2236:2236))
        (PORT datab (1453:1453:1453) (1470:1470:1470))
        (PORT datac (690:690:690) (705:705:705))
        (PORT datad (732:732:732) (743:743:743))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1664:1664:1664))
        (PORT datab (349:349:349) (454:454:454))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5205:5205:5205) (4915:4915:4915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (755:755:755))
        (PORT datab (756:756:756) (785:785:785))
        (PORT datac (453:453:453) (503:503:503))
        (PORT datad (687:687:687) (726:726:726))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1292:1292:1292))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2854:2854:2854))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3569:3569:3569))
        (PORT d[1] (2572:2572:2572) (2621:2621:2621))
        (PORT d[2] (3619:3619:3619) (3722:3722:3722))
        (PORT d[3] (3247:3247:3247) (3292:3292:3292))
        (PORT d[4] (2584:2584:2584) (2643:2643:2643))
        (PORT d[5] (3597:3597:3597) (3792:3792:3792))
        (PORT d[6] (2745:2745:2745) (2763:2763:2763))
        (PORT d[7] (3239:3239:3239) (3428:3428:3428))
        (PORT d[8] (4486:4486:4486) (4474:4474:4474))
        (PORT d[9] (3452:3452:3452) (3570:3570:3570))
        (PORT d[10] (5751:5751:5751) (5696:5696:5696))
        (PORT d[11] (3750:3750:3750) (3937:3937:3937))
        (PORT d[12] (4400:4400:4400) (4370:4370:4370))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2680:2680:2680))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (2905:2905:2905) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4226:4226:4226))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3651:3651:3651))
        (PORT d[1] (3054:3054:3054) (3090:3090:3090))
        (PORT d[2] (2893:2893:2893) (3080:3080:3080))
        (PORT d[3] (3796:3796:3796) (3803:3803:3803))
        (PORT d[4] (3621:3621:3621) (3641:3641:3641))
        (PORT d[5] (3708:3708:3708) (3847:3847:3847))
        (PORT d[6] (4029:4029:4029) (3995:3995:3995))
        (PORT d[7] (4531:4531:4531) (4514:4514:4514))
        (PORT d[8] (4996:4996:4996) (4977:4977:4977))
        (PORT d[9] (4556:4556:4556) (4550:4550:4550))
        (PORT d[10] (4614:4614:4614) (4585:4585:4585))
        (PORT d[11] (2669:2669:2669) (2795:2795:2795))
        (PORT d[12] (4911:4911:4911) (4833:4833:4833))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3119:3119:3119))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (PORT d[0] (3281:3281:3281) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5471:5471:5471))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (4213:4213:4213))
        (PORT d[1] (4061:4061:4061) (4213:4213:4213))
        (PORT d[2] (3766:3766:3766) (3883:3883:3883))
        (PORT d[3] (4925:4925:4925) (5080:5080:5080))
        (PORT d[4] (6316:6316:6316) (6588:6588:6588))
        (PORT d[5] (3443:3443:3443) (3623:3623:3623))
        (PORT d[6] (4963:4963:4963) (5188:5188:5188))
        (PORT d[7] (4230:4230:4230) (4402:4402:4402))
        (PORT d[8] (4571:4571:4571) (4714:4714:4714))
        (PORT d[9] (3313:3313:3313) (3572:3572:3572))
        (PORT d[10] (4866:4866:4866) (4996:4996:4996))
        (PORT d[11] (4276:4276:4276) (4553:4553:4553))
        (PORT d[12] (4427:4427:4427) (4534:4534:4534))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2925:2925:2925))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (3467:3467:3467) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (5231:5231:5231))
        (PORT clk (2460:2460:2460) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3688:3688:3688))
        (PORT d[1] (4236:4236:4236) (4536:4536:4536))
        (PORT d[2] (4361:4361:4361) (4709:4709:4709))
        (PORT d[3] (5055:5055:5055) (5141:5141:5141))
        (PORT d[4] (5966:5966:5966) (6199:6199:6199))
        (PORT d[5] (3441:3441:3441) (3650:3650:3650))
        (PORT d[6] (4955:4955:4955) (5016:5016:5016))
        (PORT d[7] (5744:5744:5744) (5899:5899:5899))
        (PORT d[8] (8903:8903:8903) (8935:8935:8935))
        (PORT d[9] (4634:4634:4634) (4795:4795:4795))
        (PORT d[10] (4665:4665:4665) (4827:4827:4827))
        (PORT d[11] (3848:3848:3848) (4095:4095:4095))
        (PORT d[12] (5677:5677:5677) (5735:5735:5735))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2711:2711:2711))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2449:2449:2449))
        (PORT d[0] (3745:3745:3745) (3786:3786:3786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3799:3799:3799))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (4219:4219:4219))
        (PORT d[1] (2947:2947:2947) (3003:3003:3003))
        (PORT d[2] (3621:3621:3621) (3723:3723:3723))
        (PORT d[3] (3514:3514:3514) (3715:3715:3715))
        (PORT d[4] (3036:3036:3036) (3104:3104:3104))
        (PORT d[5] (3759:3759:3759) (3952:3952:3952))
        (PORT d[6] (3752:3752:3752) (3773:3773:3773))
        (PORT d[7] (3172:3172:3172) (3336:3336:3336))
        (PORT d[8] (4858:4858:4858) (4846:4846:4846))
        (PORT d[9] (2749:2749:2749) (2923:2923:2923))
        (PORT d[10] (5758:5758:5758) (5698:5698:5698))
        (PORT d[11] (4145:4145:4145) (4332:4332:4332))
        (PORT d[12] (4746:4746:4746) (4716:4716:4716))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3287:3287:3287))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (2672:2672:2672) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4238:4238:4238))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4010:4010:4010))
        (PORT d[1] (2876:2876:2876) (3004:3004:3004))
        (PORT d[2] (3588:3588:3588) (3762:3762:3762))
        (PORT d[3] (4147:4147:4147) (4153:4153:4153))
        (PORT d[4] (4272:4272:4272) (4284:4284:4284))
        (PORT d[5] (3084:3084:3084) (3198:3198:3198))
        (PORT d[6] (4363:4363:4363) (4325:4325:4325))
        (PORT d[7] (5280:5280:5280) (5253:5253:5253))
        (PORT d[8] (5019:5019:5019) (5009:5009:5009))
        (PORT d[9] (4952:4952:4952) (4951:4951:4951))
        (PORT d[10] (5050:5050:5050) (5023:5023:5023))
        (PORT d[11] (3070:3070:3070) (3196:3196:3196))
        (PORT d[12] (5243:5243:5243) (5157:5157:5157))
        (PORT clk (2442:2442:2442) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1307:1307:1307))
        (PORT clk (2442:2442:2442) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (PORT d[0] (3253:3253:3253) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2350:2350:2350))
        (PORT datab (2060:2060:2060) (2088:2088:2088))
        (PORT datac (2204:2204:2204) (2324:2324:2324))
        (PORT datad (1850:1850:1850) (1761:1761:1761))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (5083:5083:5083))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3766:3766:3766))
        (PORT d[1] (4316:4316:4316) (4366:4366:4366))
        (PORT d[2] (3185:3185:3185) (3278:3278:3278))
        (PORT d[3] (3967:3967:3967) (4219:4219:4219))
        (PORT d[4] (4838:4838:4838) (4891:4891:4891))
        (PORT d[5] (3487:3487:3487) (3642:3642:3642))
        (PORT d[6] (4870:4870:4870) (5018:5018:5018))
        (PORT d[7] (4682:4682:4682) (4739:4739:4739))
        (PORT d[8] (3797:3797:3797) (3878:3878:3878))
        (PORT d[9] (2905:2905:2905) (3122:3122:3122))
        (PORT d[10] (4937:4937:4937) (5086:5086:5086))
        (PORT d[11] (4807:4807:4807) (5032:5032:5032))
        (PORT d[12] (4034:4034:4034) (4115:4115:4115))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3245:3245:3245))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (3128:3128:3128) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5224:5224:5224) (5428:5428:5428))
        (PORT clk (2462:2462:2462) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4244:4244:4244))
        (PORT d[1] (4259:4259:4259) (4526:4526:4526))
        (PORT d[2] (4081:4081:4081) (4399:4399:4399))
        (PORT d[3] (5375:5375:5375) (5375:5375:5375))
        (PORT d[4] (6010:6010:6010) (6215:6215:6215))
        (PORT d[5] (2785:2785:2785) (2991:2991:2991))
        (PORT d[6] (5839:5839:5839) (5816:5816:5816))
        (PORT d[7] (5432:5432:5432) (5419:5419:5419))
        (PORT d[8] (7039:7039:7039) (6906:6906:6906))
        (PORT d[9] (5051:5051:5051) (5065:5065:5065))
        (PORT d[10] (4333:4333:4333) (4478:4478:4478))
        (PORT d[11] (3468:3468:3468) (3632:3632:3632))
        (PORT d[12] (5619:5619:5619) (5602:5602:5602))
        (PORT clk (2457:2457:2457) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1666:1666:1666))
        (PORT clk (2457:2457:2457) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2446:2446:2446))
        (PORT d[0] (3799:3799:3799) (3844:3844:3844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2377:2377:2377))
        (PORT datab (1859:1859:1859) (1771:1771:1771))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1819:1819:1819) (1757:1757:1757))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2854:2854:2854))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4660:4660:4660))
        (PORT d[1] (3351:3351:3351) (3475:3475:3475))
        (PORT d[2] (3970:3970:3970) (4091:4091:4091))
        (PORT d[3] (3051:3051:3051) (3208:3208:3208))
        (PORT d[4] (4558:4558:4558) (4634:4634:4634))
        (PORT d[5] (3665:3665:3665) (3929:3929:3929))
        (PORT d[6] (3430:3430:3430) (3437:3437:3437))
        (PORT d[7] (2821:2821:2821) (3001:3001:3001))
        (PORT d[8] (3255:3255:3255) (3291:3291:3291))
        (PORT d[9] (2369:2369:2369) (2475:2475:2475))
        (PORT d[10] (3277:3277:3277) (3314:3314:3314))
        (PORT d[11] (4344:4344:4344) (4439:4439:4439))
        (PORT d[12] (3387:3387:3387) (3423:3423:3423))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3097:3097:3097))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (4138:4138:4138) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3972:3972:3972))
        (PORT clk (2438:2438:2438) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4052:4052:4052))
        (PORT d[1] (3620:3620:3620) (3687:3687:3687))
        (PORT d[2] (3271:3271:3271) (3520:3520:3520))
        (PORT d[3] (5071:5071:5071) (5099:5099:5099))
        (PORT d[4] (3818:3818:3818) (3851:3851:3851))
        (PORT d[5] (2767:2767:2767) (2971:2971:2971))
        (PORT d[6] (3847:3847:3847) (3867:3867:3867))
        (PORT d[7] (6210:6210:6210) (6348:6348:6348))
        (PORT d[8] (4353:4353:4353) (4337:4337:4337))
        (PORT d[9] (2825:2825:2825) (2895:2895:2895))
        (PORT d[10] (4221:4221:4221) (4218:4218:4218))
        (PORT d[11] (3619:3619:3619) (3689:3689:3689))
        (PORT d[12] (4344:4344:4344) (4323:4323:4323))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1968:1968:1968))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (PORT d[0] (3039:3039:3039) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2637:2637:2637))
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4897:4897:4897))
        (PORT d[1] (3073:3073:3073) (3238:3238:3238))
        (PORT d[2] (3969:3969:3969) (4171:4171:4171))
        (PORT d[3] (3703:3703:3703) (3860:3860:3860))
        (PORT d[4] (4722:4722:4722) (4897:4897:4897))
        (PORT d[5] (3627:3627:3627) (3892:3892:3892))
        (PORT d[6] (3656:3656:3656) (3718:3718:3718))
        (PORT d[7] (2412:2412:2412) (2532:2532:2532))
        (PORT d[8] (2992:2992:2992) (3028:3028:3028))
        (PORT d[9] (2461:2461:2461) (2603:2603:2603))
        (PORT d[10] (3760:3760:3760) (3728:3728:3728))
        (PORT d[11] (3642:3642:3642) (3772:3772:3772))
        (PORT d[12] (4458:4458:4458) (4463:4463:4463))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2458:2458:2458))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (PORT d[0] (3522:3522:3522) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3528:3528:3528))
        (PORT clk (2531:2531:2531) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3629:3629:3629))
        (PORT d[1] (2564:2564:2564) (2662:2662:2662))
        (PORT d[2] (2707:2707:2707) (2862:2862:2862))
        (PORT d[3] (4515:4515:4515) (4603:4603:4603))
        (PORT d[4] (4764:4764:4764) (4892:4892:4892))
        (PORT d[5] (2810:2810:2810) (3014:3014:3014))
        (PORT d[6] (5160:5160:5160) (5094:5094:5094))
        (PORT d[7] (5462:5462:5462) (5621:5621:5621))
        (PORT d[8] (8334:8334:8334) (8377:8377:8377))
        (PORT d[9] (2543:2543:2543) (2652:2652:2652))
        (PORT d[10] (4331:4331:4331) (4462:4462:4462))
        (PORT d[11] (3587:3587:3587) (3840:3840:3840))
        (PORT d[12] (4970:4970:4970) (5003:5003:5003))
        (PORT clk (2526:2526:2526) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1598:1598:1598))
        (PORT clk (2526:2526:2526) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (PORT d[0] (4144:4144:4144) (4047:4047:4047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2348:2348:2348))
        (PORT datab (2272:2272:2272) (2224:2224:2224))
        (PORT datac (2201:2201:2201) (2320:2320:2320))
        (PORT datad (2292:2292:2292) (2410:2410:2410))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4560:4560:4560))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3845:3845:3845))
        (PORT d[1] (3637:3637:3637) (3708:3708:3708))
        (PORT d[2] (4214:4214:4214) (4342:4342:4342))
        (PORT d[3] (4233:4233:4233) (4476:4476:4476))
        (PORT d[4] (4823:4823:4823) (4852:4852:4852))
        (PORT d[5] (3513:3513:3513) (3636:3636:3636))
        (PORT d[6] (3809:3809:3809) (3940:3940:3940))
        (PORT d[7] (4012:4012:4012) (4232:4232:4232))
        (PORT d[8] (4590:4590:4590) (4709:4709:4709))
        (PORT d[9] (2818:2818:2818) (3002:3002:3002))
        (PORT d[10] (4483:4483:4483) (4592:4592:4592))
        (PORT d[11] (4294:4294:4294) (4573:4573:4573))
        (PORT d[12] (4673:4673:4673) (4707:4707:4707))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3158:3158:3158))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (3447:3447:3447) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6171:6171:6171))
        (PORT clk (2472:2472:2472) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2914:2914:2914))
        (PORT d[1] (4467:4467:4467) (4721:4721:4721))
        (PORT d[2] (4609:4609:4609) (4871:4871:4871))
        (PORT d[3] (4337:4337:4337) (4351:4351:4351))
        (PORT d[4] (5290:5290:5290) (5472:5472:5472))
        (PORT d[5] (3459:3459:3459) (3649:3649:3649))
        (PORT d[6] (4926:4926:4926) (4993:4993:4993))
        (PORT d[7] (5293:5293:5293) (5378:5378:5378))
        (PORT d[8] (7418:7418:7418) (7329:7329:7329))
        (PORT d[9] (4261:4261:4261) (4407:4407:4407))
        (PORT d[10] (4402:4402:4402) (4588:4588:4588))
        (PORT d[11] (2788:2788:2788) (2960:2960:2960))
        (PORT d[12] (5267:5267:5267) (5239:5239:5239))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1753:1753:1753))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (PORT d[0] (3727:3727:3727) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6140:6140:6140) (6110:6110:6110))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4593:4593:4593))
        (PORT d[1] (4344:4344:4344) (4408:4408:4408))
        (PORT d[2] (3134:3134:3134) (3190:3190:3190))
        (PORT d[3] (4294:4294:4294) (4549:4549:4549))
        (PORT d[4] (4413:4413:4413) (4422:4422:4422))
        (PORT d[5] (3560:3560:3560) (3690:3690:3690))
        (PORT d[6] (4080:4080:4080) (4219:4219:4219))
        (PORT d[7] (3676:3676:3676) (3937:3937:3937))
        (PORT d[8] (4550:4550:4550) (4696:4696:4696))
        (PORT d[9] (3186:3186:3186) (3362:3362:3362))
        (PORT d[10] (5613:5613:5613) (5726:5726:5726))
        (PORT d[11] (5351:5351:5351) (5617:5617:5617))
        (PORT d[12] (5468:5468:5468) (5501:5501:5501))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3677:3677:3677))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (3273:3273:3273) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7439:7439:7439) (7233:7233:7233))
        (PORT clk (2502:2502:2502) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3333:3333:3333))
        (PORT d[1] (4447:4447:4447) (4698:4698:4698))
        (PORT d[2] (3652:3652:3652) (3919:3919:3919))
        (PORT d[3] (4013:4013:4013) (4032:4032:4032))
        (PORT d[4] (5645:5645:5645) (5832:5832:5832))
        (PORT d[5] (3789:3789:3789) (3974:3974:3974))
        (PORT d[6] (5461:5461:5461) (5564:5564:5564))
        (PORT d[7] (5432:5432:5432) (5517:5517:5517))
        (PORT d[8] (7859:7859:7859) (7813:7813:7813))
        (PORT d[9] (4318:4318:4318) (4471:4471:4471))
        (PORT d[10] (4849:4849:4849) (5046:5046:5046))
        (PORT d[11] (2793:2793:2793) (2962:2962:2962))
        (PORT d[12] (4909:4909:4909) (4891:4891:4891))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2735:2735:2735))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2485:2485:2485))
        (PORT d[0] (3524:3524:3524) (3605:3605:3605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2347:2347:2347))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (753:753:753) (740:740:740))
        (PORT datad (1068:1068:1068) (1056:1056:1056))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2121:2121:2121))
        (PORT datab (2034:2034:2034) (2011:2011:2011))
        (PORT datac (1332:1332:1332) (1322:1322:1322))
        (PORT datad (1387:1387:1387) (1376:1376:1376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2328:2328:2328))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3947:3947:3947))
        (PORT d[1] (3063:3063:3063) (3085:3085:3085))
        (PORT d[2] (3474:3474:3474) (3592:3592:3592))
        (PORT d[3] (3379:3379:3379) (3391:3391:3391))
        (PORT d[4] (2349:2349:2349) (2337:2337:2337))
        (PORT d[5] (2496:2496:2496) (2679:2679:2679))
        (PORT d[6] (4160:4160:4160) (4289:4289:4289))
        (PORT d[7] (3518:3518:3518) (3585:3585:3585))
        (PORT d[8] (3253:3253:3253) (3200:3200:3200))
        (PORT d[9] (3543:3543:3543) (3472:3472:3472))
        (PORT d[10] (4309:4309:4309) (4294:4294:4294))
        (PORT d[11] (3667:3667:3667) (3826:3826:3826))
        (PORT d[12] (3926:3926:3926) (3955:3955:3955))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1650:1650:1650))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (2991:2991:2991) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4787:4787:4787) (4586:4586:4586))
        (PORT clk (2515:2515:2515) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2719:2719:2719))
        (PORT d[1] (3022:3022:3022) (3149:3149:3149))
        (PORT d[2] (3422:3422:3422) (3378:3378:3378))
        (PORT d[3] (3902:3902:3902) (3825:3825:3825))
        (PORT d[4] (3539:3539:3539) (3467:3467:3467))
        (PORT d[5] (2911:2911:2911) (2980:2980:2980))
        (PORT d[6] (3411:3411:3411) (3350:3350:3350))
        (PORT d[7] (3488:3488:3488) (3418:3418:3418))
        (PORT d[8] (3528:3528:3528) (3458:3458:3458))
        (PORT d[9] (3480:3480:3480) (3510:3510:3510))
        (PORT d[10] (3435:3435:3435) (3456:3456:3456))
        (PORT d[11] (2745:2745:2745) (2933:2933:2933))
        (PORT d[12] (4090:4090:4090) (4002:4002:4002))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2240:2240:2240))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (PORT d[0] (2408:2408:2408) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1809:1809:1809))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1905:1905:1905))
        (PORT d[1] (1518:1518:1518) (1573:1573:1573))
        (PORT d[2] (1492:1492:1492) (1541:1541:1541))
        (PORT d[3] (1510:1510:1510) (1565:1565:1565))
        (PORT d[4] (1494:1494:1494) (1543:1543:1543))
        (PORT d[5] (1477:1477:1477) (1521:1521:1521))
        (PORT d[6] (2198:2198:2198) (2214:2214:2214))
        (PORT d[7] (1770:1770:1770) (1789:1789:1789))
        (PORT d[8] (2379:2379:2379) (2365:2365:2365))
        (PORT d[9] (2364:2364:2364) (2335:2335:2335))
        (PORT d[10] (2950:2950:2950) (2898:2898:2898))
        (PORT d[11] (3211:3211:3211) (3316:3316:3316))
        (PORT d[12] (2562:2562:2562) (2525:2525:2525))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2340:2340:2340))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3117:3117:3117) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2278:2278:2278))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2339:2339:2339))
        (PORT d[1] (2524:2524:2524) (2621:2621:2621))
        (PORT d[2] (1414:1414:1414) (1434:1434:1434))
        (PORT d[3] (1405:1405:1405) (1420:1420:1420))
        (PORT d[4] (1769:1769:1769) (1786:1786:1786))
        (PORT d[5] (1853:1853:1853) (1945:1945:1945))
        (PORT d[6] (1442:1442:1442) (1459:1459:1459))
        (PORT d[7] (2283:2283:2283) (2282:2282:2282))
        (PORT d[8] (1400:1400:1400) (1411:1411:1411))
        (PORT d[9] (1923:1923:1923) (1911:1911:1911))
        (PORT d[10] (2729:2729:2729) (2692:2692:2692))
        (PORT d[11] (3228:3228:3228) (3468:3468:3468))
        (PORT d[12] (2686:2686:2686) (2661:2661:2661))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2497:2497:2497))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (3447:3447:3447) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1385:1385:1385))
        (PORT datab (1205:1205:1205) (1280:1280:1280))
        (PORT datac (1293:1293:1293) (1267:1267:1267))
        (PORT datad (1602:1602:1602) (1541:1541:1541))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1440:1440:1440))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1291:1291:1291))
        (PORT d[1] (1231:1231:1231) (1274:1274:1274))
        (PORT d[2] (1214:1214:1214) (1269:1269:1269))
        (PORT d[3] (1237:1237:1237) (1295:1295:1295))
        (PORT d[4] (1222:1222:1222) (1285:1285:1285))
        (PORT d[5] (1755:1755:1755) (1769:1769:1769))
        (PORT d[6] (2189:2189:2189) (2206:2206:2206))
        (PORT d[7] (1847:1847:1847) (1867:1867:1867))
        (PORT d[8] (1986:1986:1986) (1975:1975:1975))
        (PORT d[9] (1971:1971:1971) (1945:1945:1945))
        (PORT d[10] (3286:3286:3286) (3231:3231:3231))
        (PORT d[11] (2978:2978:2978) (3109:3109:3109))
        (PORT d[12] (2190:2190:2190) (2158:2158:2158))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1960:1960:1960))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (2399:2399:2399) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2196:2196:2196))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2311:2311:2311))
        (PORT d[1] (2536:2536:2536) (2632:2632:2632))
        (PORT d[2] (2061:2061:2061) (2059:2059:2059))
        (PORT d[3] (1449:1449:1449) (1467:1467:1467))
        (PORT d[4] (2053:2053:2053) (2060:2060:2060))
        (PORT d[5] (1861:1861:1861) (1954:1954:1954))
        (PORT d[6] (1715:1715:1715) (1705:1705:1705))
        (PORT d[7] (3015:3015:3015) (2999:2999:2999))
        (PORT d[8] (2309:2309:2309) (2298:2298:2298))
        (PORT d[9] (2322:2322:2322) (2310:2310:2310))
        (PORT d[10] (2703:2703:2703) (2664:2664:2664))
        (PORT d[11] (3245:3245:3245) (3488:3488:3488))
        (PORT d[12] (2654:2654:2654) (2624:2624:2624))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2236:2236:2236))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (2693:2693:2693) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2224:2224:2224))
        (PORT datab (1205:1205:1205) (1280:1280:1280))
        (PORT datac (1257:1257:1257) (1337:1337:1337))
        (PORT datad (1183:1183:1183) (1135:1135:1135))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5795:5795:5795))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4627:4627:4627))
        (PORT d[1] (4363:4363:4363) (4427:4427:4427))
        (PORT d[2] (3506:3506:3506) (3559:3559:3559))
        (PORT d[3] (4271:4271:4271) (4523:4523:4523))
        (PORT d[4] (4740:4740:4740) (4758:4758:4758))
        (PORT d[5] (3247:3247:3247) (3381:3381:3381))
        (PORT d[6] (4105:4105:4105) (4239:4239:4239))
        (PORT d[7] (4004:4004:4004) (4219:4219:4219))
        (PORT d[8] (4222:4222:4222) (4372:4372:4372))
        (PORT d[9] (2827:2827:2827) (3013:3013:3013))
        (PORT d[10] (5532:5532:5532) (5649:5649:5649))
        (PORT d[11] (5330:5330:5330) (5594:5594:5594))
        (PORT d[12] (5433:5433:5433) (5463:5463:5463))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3034:3034:3034))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (3760:3760:3760) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7105:7105:7105) (6908:6908:6908))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3289:3289:3289))
        (PORT d[1] (4481:4481:4481) (4734:4734:4734))
        (PORT d[2] (3979:3979:3979) (4254:4254:4254))
        (PORT d[3] (4036:4036:4036) (4054:4054:4054))
        (PORT d[4] (5669:5669:5669) (5847:5847:5847))
        (PORT d[5] (3466:3466:3466) (3657:3657:3657))
        (PORT d[6] (5409:5409:5409) (5506:5506:5506))
        (PORT d[7] (5378:5378:5378) (5461:5461:5461))
        (PORT d[8] (7571:7571:7571) (7510:7510:7510))
        (PORT d[9] (4320:4320:4320) (4468:4468:4468))
        (PORT d[10] (5134:5134:5134) (5321:5321:5321))
        (PORT d[11] (2746:2746:2746) (2913:2913:2913))
        (PORT d[12] (4901:4901:4901) (4882:4882:4882))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4334:4334:4334))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (4205:4205:4205) (4069:4069:4069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4518:4518:4518))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3861:3861:3861))
        (PORT d[1] (3941:3941:3941) (3995:3995:3995))
        (PORT d[2] (4187:4187:4187) (4313:4313:4313))
        (PORT d[3] (4189:4189:4189) (4429:4429:4429))
        (PORT d[4] (5143:5143:5143) (5166:5166:5166))
        (PORT d[5] (3136:3136:3136) (3354:3354:3354))
        (PORT d[6] (3808:3808:3808) (3939:3939:3939))
        (PORT d[7] (4013:4013:4013) (4233:4233:4233))
        (PORT d[8] (4759:4759:4759) (4700:4700:4700))
        (PORT d[9] (5764:5764:5764) (5629:5629:5629))
        (PORT d[10] (4801:4801:4801) (4918:4918:4918))
        (PORT d[11] (4106:4106:4106) (4279:4279:4279))
        (PORT d[12] (4658:4658:4658) (4690:4690:4690))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2568:2568:2568))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (3241:3241:3241) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4762:4762:4762))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2936:2936:2936))
        (PORT d[1] (4166:4166:4166) (4426:4426:4426))
        (PORT d[2] (4594:4594:4594) (4854:4854:4854))
        (PORT d[3] (3971:3971:3971) (3988:3988:3988))
        (PORT d[4] (5304:5304:5304) (5488:5488:5488))
        (PORT d[5] (4678:4678:4678) (4743:4743:4743))
        (PORT d[6] (4637:4637:4637) (4707:4707:4707))
        (PORT d[7] (5021:5021:5021) (4953:4953:4953))
        (PORT d[8] (5305:5305:5305) (5229:5229:5229))
        (PORT d[9] (4255:4255:4255) (4400:4400:4400))
        (PORT d[10] (4828:4828:4828) (4843:4843:4843))
        (PORT d[11] (2367:2367:2367) (2502:2502:2502))
        (PORT d[12] (5273:5273:5273) (5246:5246:5246))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2735:2735:2735))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (PORT d[0] (4010:4010:4010) (3831:3831:3831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2351:2351:2351))
        (PORT datab (1070:1070:1070) (1058:1058:1058))
        (PORT datac (723:723:723) (714:714:714))
        (PORT datad (2074:2074:2074) (2168:2168:2168))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1972:1972:1972))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3297:3297:3297))
        (PORT d[1] (2723:2723:2723) (2751:2751:2751))
        (PORT d[2] (1352:1352:1352) (1359:1359:1359))
        (PORT d[3] (3325:3325:3325) (3348:3348:3348))
        (PORT d[4] (2025:2025:2025) (2028:2028:2028))
        (PORT d[5] (2412:2412:2412) (2595:2595:2595))
        (PORT d[6] (4471:4471:4471) (4629:4629:4629))
        (PORT d[7] (3531:3531:3531) (3598:3598:3598))
        (PORT d[8] (2934:2934:2934) (2870:2870:2870))
        (PORT d[9] (3177:3177:3177) (3105:3105:3105))
        (PORT d[10] (3961:3961:3961) (3948:3948:3948))
        (PORT d[11] (2693:2693:2693) (2826:2826:2826))
        (PORT d[12] (4239:4239:4239) (4236:4236:4236))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2331:2331:2331))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT d[0] (2475:2475:2475) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3334:3334:3334))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2407:2407:2407))
        (PORT d[1] (2872:2872:2872) (2982:2982:2982))
        (PORT d[2] (3025:3025:3025) (2983:2983:2983))
        (PORT d[3] (3168:3168:3168) (3098:3098:3098))
        (PORT d[4] (3162:3162:3162) (3089:3089:3089))
        (PORT d[5] (2179:2179:2179) (2241:2241:2241))
        (PORT d[6] (3157:3157:3157) (3092:3092:3092))
        (PORT d[7] (3119:3119:3119) (3049:3049:3049))
        (PORT d[8] (3154:3154:3154) (3082:3082:3082))
        (PORT d[9] (3065:3065:3065) (3094:3094:3094))
        (PORT d[10] (3668:3668:3668) (3671:3671:3671))
        (PORT d[11] (3360:3360:3360) (3513:3513:3513))
        (PORT d[12] (3716:3716:3716) (3622:3622:3622))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1514:1514:1514))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (PORT d[0] (2849:2849:2849) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2247:2247:2247) (2332:2332:2332))
        (PORT datab (1205:1205:1205) (1280:1280:1280))
        (PORT datac (1259:1259:1259) (1339:1339:1339))
        (PORT datad (973:973:973) (953:953:953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2122:2122:2122))
        (PORT datab (1903:1903:1903) (1868:1868:1868))
        (PORT datac (1341:1341:1341) (1331:1331:1331))
        (PORT datad (1909:1909:1909) (1852:1852:1852))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5111:5111:5111))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3735:3735:3735))
        (PORT d[1] (4315:4315:4315) (4365:4365:4365))
        (PORT d[2] (3771:3771:3771) (3865:3865:3865))
        (PORT d[3] (3935:3935:3935) (4185:4185:4185))
        (PORT d[4] (4827:4827:4827) (4881:4881:4881))
        (PORT d[5] (2636:2636:2636) (2780:2780:2780))
        (PORT d[6] (4865:4865:4865) (5012:5012:5012))
        (PORT d[7] (4650:4650:4650) (4703:4703:4703))
        (PORT d[8] (3879:3879:3879) (3968:3968:3968))
        (PORT d[9] (2858:2858:2858) (3076:3076:3076))
        (PORT d[10] (5250:5250:5250) (5390:5390:5390))
        (PORT d[11] (4806:4806:4806) (5031:5031:5031))
        (PORT d[12] (4047:4047:4047) (4138:4138:4138))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3448:3448:3448))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (4057:4057:4057) (3956:3956:3956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (5403:5403:5403))
        (PORT clk (2455:2455:2455) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4249:4249:4249) (4310:4310:4310))
        (PORT d[1] (4253:4253:4253) (4520:4520:4520))
        (PORT d[2] (4097:4097:4097) (4430:4430:4430))
        (PORT d[3] (5089:5089:5089) (5103:5103:5103))
        (PORT d[4] (6010:6010:6010) (6214:6214:6214))
        (PORT d[5] (2784:2784:2784) (2990:2990:2990))
        (PORT d[6] (5830:5830:5830) (5806:5806:5806))
        (PORT d[7] (5427:5427:5427) (5413:5413:5413))
        (PORT d[8] (7058:7058:7058) (6929:6929:6929))
        (PORT d[9] (5081:5081:5081) (5099:5099:5099))
        (PORT d[10] (4332:4332:4332) (4477:4477:4477))
        (PORT d[11] (3467:3467:3467) (3631:3631:3631))
        (PORT d[12] (5613:5613:5613) (5595:5595:5595))
        (PORT clk (2450:2450:2450) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1325:1325:1325))
        (PORT clk (2450:2450:2450) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2437:2437:2437))
        (PORT d[0] (3760:3760:3760) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3557:3557:3557))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3827:3827:3827))
        (PORT d[1] (3077:3077:3077) (3104:3104:3104))
        (PORT d[2] (3128:3128:3128) (3146:3146:3146))
        (PORT d[3] (2624:2624:2624) (2602:2602:2602))
        (PORT d[4] (3082:3082:3082) (3056:3056:3056))
        (PORT d[5] (2852:2852:2852) (3046:3046:3046))
        (PORT d[6] (3451:3451:3451) (3586:3586:3586))
        (PORT d[7] (3143:3143:3143) (3211:3211:3211))
        (PORT d[8] (4009:4009:4009) (3958:3958:3958))
        (PORT d[9] (4757:4757:4757) (4640:4640:4640))
        (PORT d[10] (5029:5029:5029) (5017:5017:5017))
        (PORT d[11] (3401:3401:3401) (3576:3576:3576))
        (PORT d[12] (4231:4231:4231) (4258:4258:4258))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3314:3314:3314))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (2513:2513:2513) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5233:5233:5233) (5045:5045:5045))
        (PORT clk (2531:2531:2531) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2523:2523:2523))
        (PORT d[1] (3843:3843:3843) (3974:3974:3974))
        (PORT d[2] (2905:2905:2905) (3128:3128:3128))
        (PORT d[3] (3646:3646:3646) (3635:3635:3635))
        (PORT d[4] (4798:4798:4798) (4694:4694:4694))
        (PORT d[5] (3971:3971:3971) (4047:4047:4047))
        (PORT d[6] (4347:4347:4347) (4421:4421:4421))
        (PORT d[7] (4293:4293:4293) (4230:4230:4230))
        (PORT d[8] (4252:4252:4252) (4186:4186:4186))
        (PORT d[9] (4200:4200:4200) (4228:4228:4228))
        (PORT d[10] (4149:4149:4149) (4174:4174:4174))
        (PORT d[11] (2408:2408:2408) (2556:2556:2556))
        (PORT d[12] (4174:4174:4174) (4131:4131:4131))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4156:4156:4156))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2521:2521:2521))
        (PORT d[0] (2801:2801:2801) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2353:2353:2353))
        (PORT datab (1740:1740:1740) (1747:1747:1747))
        (PORT datac (2209:2209:2209) (2330:2330:2330))
        (PORT datad (1650:1650:1650) (1596:1596:1596))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5809:5809:5809) (5788:5788:5788))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (4245:4245:4245))
        (PORT d[1] (4350:4350:4350) (4412:4412:4412))
        (PORT d[2] (3151:3151:3151) (3211:3211:3211))
        (PORT d[3] (3907:3907:3907) (4163:4163:4163))
        (PORT d[4] (4434:4434:4434) (4454:4454:4454))
        (PORT d[5] (3239:3239:3239) (3371:3371:3371))
        (PORT d[6] (3777:3777:3777) (3933:3933:3933))
        (PORT d[7] (4034:4034:4034) (4253:4253:4253))
        (PORT d[8] (4214:4214:4214) (4364:4364:4364))
        (PORT d[9] (3138:3138:3138) (3310:3310:3310))
        (PORT d[10] (5243:5243:5243) (5363:5363:5363))
        (PORT d[11] (4994:4994:4994) (5265:5265:5265))
        (PORT d[12] (5416:5416:5416) (5445:5445:5445))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2835:2835:2835))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (3695:3695:3695) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7076:7076:7076) (6878:6878:6878))
        (PORT clk (2485:2485:2485) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3314:3314:3314))
        (PORT d[1] (4082:4082:4082) (4341:4341:4341))
        (PORT d[2] (3673:3673:3673) (3953:3953:3953))
        (PORT d[3] (4031:4031:4031) (4048:4048:4048))
        (PORT d[4] (5676:5676:5676) (5863:5863:5863))
        (PORT d[5] (3458:3458:3458) (3648:3648:3648))
        (PORT d[6] (5073:5073:5073) (5177:5177:5177))
        (PORT d[7] (5322:5322:5322) (5408:5408:5408))
        (PORT d[8] (7500:7500:7500) (7433:7433:7433))
        (PORT d[9] (4264:4264:4264) (4410:4410:4410))
        (PORT d[10] (4769:4769:4769) (4957:4957:4957))
        (PORT d[11] (2773:2773:2773) (2942:2942:2942))
        (PORT d[12] (5203:5203:5203) (5176:5176:5176))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2360:2360:2360))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2469:2469:2469))
        (PORT d[0] (3977:3977:3977) (3823:3823:3823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2161:2161:2161) (2059:2059:2059))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2205:2205:2205) (2325:2325:2325))
        (PORT datad (1053:1053:1053) (1038:1038:1038))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4188:4188:4188))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3531:3531:3531))
        (PORT d[1] (3674:3674:3674) (3743:3743:3743))
        (PORT d[2] (2725:2725:2725) (2749:2749:2749))
        (PORT d[3] (4558:4558:4558) (4796:4796:4796))
        (PORT d[4] (4056:4056:4056) (4034:4034:4034))
        (PORT d[5] (2806:2806:2806) (3032:3032:3032))
        (PORT d[6] (3446:3446:3446) (3579:3579:3579))
        (PORT d[7] (4370:4370:4370) (4584:4584:4584))
        (PORT d[8] (4409:4409:4409) (4359:4359:4359))
        (PORT d[9] (5081:5081:5081) (4961:4961:4961))
        (PORT d[10] (5208:5208:5208) (5322:5322:5322))
        (PORT d[11] (3776:3776:3776) (3961:3961:3961))
        (PORT d[12] (4301:4301:4301) (4335:4335:4335))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2273:2273:2273))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (2853:2853:2853) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5418:5418:5418))
        (PORT clk (2502:2502:2502) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2868:2868:2868))
        (PORT d[1] (3781:3781:3781) (4045:4045:4045))
        (PORT d[2] (3299:3299:3299) (3521:3521:3521))
        (PORT d[3] (3616:3616:3616) (3605:3605:3605))
        (PORT d[4] (5660:5660:5660) (5838:5838:5838))
        (PORT d[5] (4321:4321:4321) (4395:4395:4395))
        (PORT d[6] (4299:4299:4299) (4372:4372:4372))
        (PORT d[7] (4675:4675:4675) (4613:4613:4613))
        (PORT d[8] (4931:4931:4931) (4859:4859:4859))
        (PORT d[9] (2647:2647:2647) (2801:2801:2801))
        (PORT d[10] (4496:4496:4496) (4518:4518:4518))
        (PORT d[11] (2782:2782:2782) (2924:2924:2924))
        (PORT d[12] (4462:4462:4462) (4411:4411:4411))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3111:3111:3111))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2485:2485:2485))
        (PORT d[0] (3411:3411:3411) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1256:1256:1256))
        (PORT datab (2331:2331:2331) (2346:2346:2346))
        (PORT datac (1812:1812:1812) (1866:1866:1866))
        (PORT datad (2077:2077:2077) (2128:2128:2128))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2556:2556:2556) (2575:2575:2575))
        (PORT datab (701:701:701) (691:691:691))
        (PORT datac (1940:1940:1940) (2088:2088:2088))
        (PORT datad (2301:2301:2301) (2446:2446:2446))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3900:3900:3900))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3546:3546:3546))
        (PORT d[1] (3647:3647:3647) (3714:3714:3714))
        (PORT d[2] (3067:3067:3067) (3079:3079:3079))
        (PORT d[3] (4562:4562:4562) (4803:4803:4803))
        (PORT d[4] (4326:4326:4326) (4295:4295:4295))
        (PORT d[5] (3115:3115:3115) (3327:3327:3327))
        (PORT d[6] (3407:3407:3407) (3534:3534:3534))
        (PORT d[7] (3522:3522:3522) (3587:3587:3587))
        (PORT d[8] (4371:4371:4371) (4315:4315:4315))
        (PORT d[9] (5083:5083:5083) (4960:4960:4960))
        (PORT d[10] (5179:5179:5179) (5293:5293:5293))
        (PORT d[11] (3775:3775:3775) (3960:3960:3960))
        (PORT d[12] (3993:3993:3993) (4031:4031:4031))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2126:2126:2126))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (3220:3220:3220) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5448:5448:5448))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2874:2874:2874))
        (PORT d[1] (4196:4196:4196) (4324:4324:4324))
        (PORT d[2] (3243:3243:3243) (3447:3447:3447))
        (PORT d[3] (4192:4192:4192) (4150:4150:4150))
        (PORT d[4] (6027:6027:6027) (6195:6195:6195))
        (PORT d[5] (4101:4101:4101) (4280:4280:4280))
        (PORT d[6] (4515:4515:4515) (4557:4557:4557))
        (PORT d[7] (4649:4649:4649) (4585:4585:4585))
        (PORT d[8] (4606:4606:4606) (4537:4537:4537))
        (PORT d[9] (4231:4231:4231) (4374:4374:4374))
        (PORT d[10] (4495:4495:4495) (4517:4517:4517))
        (PORT d[11] (2382:2382:2382) (2519:2519:2519))
        (PORT d[12] (4494:4494:4494) (4442:4442:4442))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1620:1620:1620))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (3726:3726:3726) (3680:3680:3680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1684:1684:1684) (1638:1638:1638))
        (PORT datac (2202:2202:2202) (2321:2321:2321))
        (PORT datad (1427:1427:1427) (1407:1407:1407))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2121:2121:2121))
        (PORT datab (1349:1349:1349) (1350:1350:1350))
        (PORT datac (2063:2063:2063) (2081:2081:2081))
        (PORT datad (1346:1346:1346) (1334:1334:1334))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2121:2121:2121))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2552:2552:2552) (2536:2536:2536))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (3737:3737:3737))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3710:3710:3710))
        (PORT d[1] (3617:3617:3617) (3699:3699:3699))
        (PORT d[2] (2754:2754:2754) (2815:2815:2815))
        (PORT d[3] (4522:4522:4522) (4653:4653:4653))
        (PORT d[4] (6467:6467:6467) (6647:6647:6647))
        (PORT d[5] (2013:2013:2013) (2150:2150:2150))
        (PORT d[6] (3768:3768:3768) (3927:3927:3927))
        (PORT d[7] (3608:3608:3608) (3674:3674:3674))
        (PORT d[8] (3126:3126:3126) (3185:3185:3185))
        (PORT d[9] (2891:2891:2891) (3083:3083:3083))
        (PORT d[10] (4945:4945:4945) (4936:4936:4936))
        (PORT d[11] (4505:4505:4505) (4744:4744:4744))
        (PORT d[12] (3695:3695:3695) (3744:3744:3744))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (2959:2959:2959))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (2719:2719:2719) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5773:5773:5773))
        (PORT clk (2508:2508:2508) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3620:3620:3620))
        (PORT d[1] (3828:3828:3828) (4096:4096:4096))
        (PORT d[2] (4724:4724:4724) (5007:5007:5007))
        (PORT d[3] (4406:4406:4406) (4424:4424:4424))
        (PORT d[4] (4781:4781:4781) (4833:4833:4833))
        (PORT d[5] (3553:3553:3553) (3823:3823:3823))
        (PORT d[6] (4880:4880:4880) (4874:4874:4874))
        (PORT d[7] (5452:5452:5452) (5443:5443:5443))
        (PORT d[8] (7455:7455:7455) (7328:7328:7328))
        (PORT d[9] (3105:3105:3105) (3302:3302:3302))
        (PORT d[10] (4550:4550:4550) (4638:4638:4638))
        (PORT d[11] (2833:2833:2833) (3023:3023:3023))
        (PORT d[12] (4592:4592:4592) (4586:4586:4586))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3349:3349:3349))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2498:2498:2498))
        (PORT d[0] (3882:3882:3882) (3678:3678:3678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2638:2638:2638))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2877:2877:2877))
        (PORT d[1] (3213:3213:3213) (3300:3300:3300))
        (PORT d[2] (2656:2656:2656) (2667:2667:2667))
        (PORT d[3] (3816:3816:3816) (3875:3875:3875))
        (PORT d[4] (6117:6117:6117) (6302:6302:6302))
        (PORT d[5] (1930:1930:1930) (2016:2016:2016))
        (PORT d[6] (4156:4156:4156) (4353:4353:4353))
        (PORT d[7] (2903:2903:2903) (2943:2943:2943))
        (PORT d[8] (2703:2703:2703) (2724:2724:2724))
        (PORT d[9] (3594:3594:3594) (3788:3788:3788))
        (PORT d[10] (4013:4013:4013) (3988:3988:3988))
        (PORT d[11] (3074:3074:3074) (3241:3241:3241))
        (PORT d[12] (3266:3266:3266) (3277:3277:3277))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2462:2462:2462))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (3336:3336:3336) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4549:4549:4549))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3951:3951:3951))
        (PORT d[1] (3751:3751:3751) (3926:3926:3926))
        (PORT d[2] (4323:4323:4323) (4517:4517:4517))
        (PORT d[3] (4753:4753:4753) (4822:4822:4822))
        (PORT d[4] (4066:4066:4066) (4094:4094:4094))
        (PORT d[5] (2339:2339:2339) (2462:2462:2462))
        (PORT d[6] (4060:4060:4060) (4022:4022:4022))
        (PORT d[7] (4040:4040:4040) (4002:4002:4002))
        (PORT d[8] (4795:4795:4795) (4634:4634:4634))
        (PORT d[9] (3078:3078:3078) (3106:3106:3106))
        (PORT d[10] (3378:3378:3378) (3372:3372:3372))
        (PORT d[11] (3219:3219:3219) (3439:3439:3439))
        (PORT d[12] (4895:4895:4895) (4884:4884:4884))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1519:1519:1519))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (PORT d[0] (3548:3548:3548) (3357:3357:3357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2111:2111:2111))
        (PORT datab (2174:2174:2174) (2254:2254:2254))
        (PORT datac (1755:1755:1755) (1825:1825:1825))
        (PORT datad (1894:1894:1894) (2034:2034:2034))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1800:1800:1800))
        (PORT datab (1926:1926:1926) (2078:2078:2078))
        (PORT datac (1788:1788:1788) (1738:1738:1738))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2726:2726:2726))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3546:3546:3546))
        (PORT d[1] (3067:3067:3067) (3091:3091:3091))
        (PORT d[2] (3491:3491:3491) (3610:3610:3610))
        (PORT d[3] (3351:3351:3351) (3376:3376:3376))
        (PORT d[4] (2704:2704:2704) (2678:2678:2678))
        (PORT d[5] (2470:2470:2470) (2664:2664:2664))
        (PORT d[6] (3789:3789:3789) (3922:3922:3922))
        (PORT d[7] (3812:3812:3812) (3867:3867:3867))
        (PORT d[8] (3263:3263:3263) (3203:3203:3203))
        (PORT d[9] (2430:2430:2430) (2565:2565:2565))
        (PORT d[10] (4999:4999:4999) (4986:4986:4986))
        (PORT d[11] (3688:3688:3688) (3850:3850:3850))
        (PORT d[12] (3968:3968:3968) (4004:4004:4004))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3246:3246:3246))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (2107:2107:2107) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4500:4500:4500) (4315:4315:4315))
        (PORT clk (2529:2529:2529) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2425:2425:2425))
        (PORT d[1] (3062:3062:3062) (3192:3192:3192))
        (PORT d[2] (3297:3297:3297) (3516:3516:3516))
        (PORT d[3] (3625:3625:3625) (3562:3562:3562))
        (PORT d[4] (3927:3927:3927) (3856:3856:3856))
        (PORT d[5] (2926:2926:2926) (2994:2994:2994))
        (PORT d[6] (3849:3849:3849) (3774:3774:3774))
        (PORT d[7] (3524:3524:3524) (3465:3465:3465))
        (PORT d[8] (3876:3876:3876) (3807:3807:3807))
        (PORT d[9] (3853:3853:3853) (3891:3891:3891))
        (PORT d[10] (3447:3447:3447) (3470:3470:3470))
        (PORT d[11] (2422:2422:2422) (2573:2573:2573))
        (PORT d[12] (4628:4628:4628) (4502:4502:4502))
        (PORT clk (2524:2524:2524) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1367:1367:1367))
        (PORT clk (2524:2524:2524) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2514:2514:2514))
        (PORT d[0] (2501:2501:2501) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5874:5874:5874) (5924:5924:5924))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3838:3838:3838))
        (PORT d[1] (4051:4051:4051) (4208:4208:4208))
        (PORT d[2] (3784:3784:3784) (3837:3837:3837))
        (PORT d[3] (4237:4237:4237) (4367:4367:4367))
        (PORT d[4] (6259:6259:6259) (6535:6535:6535))
        (PORT d[5] (2770:2770:2770) (2965:2965:2965))
        (PORT d[6] (4205:4205:4205) (4397:4397:4397))
        (PORT d[7] (4375:4375:4375) (4565:4565:4565))
        (PORT d[8] (4164:4164:4164) (4315:4315:4315))
        (PORT d[9] (3694:3694:3694) (3985:3985:3985))
        (PORT d[10] (5216:5216:5216) (5354:5354:5354))
        (PORT d[11] (4589:4589:4589) (4888:4888:4888))
        (PORT d[12] (4703:4703:4703) (4805:4805:4805))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4200:4200:4200))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (PORT d[0] (3611:3611:3611) (3576:3576:3576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5349:5349:5349) (5603:5603:5603))
        (PORT clk (2506:2506:2506) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3659:3659:3659))
        (PORT d[1] (4257:4257:4257) (4554:4554:4554))
        (PORT d[2] (4347:4347:4347) (4672:4672:4672))
        (PORT d[3] (5048:5048:5048) (5145:5145:5145))
        (PORT d[4] (6363:6363:6363) (6610:6610:6610))
        (PORT d[5] (3402:3402:3402) (3602:3602:3602))
        (PORT d[6] (4317:4317:4317) (4386:4386:4386))
        (PORT d[7] (5513:5513:5513) (5537:5537:5537))
        (PORT d[8] (8621:8621:8621) (8668:8668:8668))
        (PORT d[9] (4624:4624:4624) (4785:4785:4785))
        (PORT d[10] (3869:3869:3869) (3953:3953:3953))
        (PORT d[11] (3533:3533:3533) (3750:3750:3750))
        (PORT d[12] (5325:5325:5325) (5389:5389:5389))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (3302:3302:3302))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (PORT d[0] (5472:5472:5472) (5148:5148:5148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1378:1378:1378))
        (PORT datab (1931:1931:1931) (2083:2083:2083))
        (PORT datac (1085:1085:1085) (1067:1067:1067))
        (PORT datad (3299:3299:3299) (3174:3174:3174))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2121:2121:2121))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2044:2044:2044) (2070:2070:2070))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2422:2422:2422))
        (PORT datab (1944:1944:1944) (1965:1965:1965))
        (PORT datac (1771:1771:1771) (1854:1854:1854))
        (PORT datad (1092:1092:1092) (1104:1104:1104))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2556:2556:2556) (2575:2575:2575))
        (PORT datab (476:476:476) (511:511:511))
        (PORT datac (1941:1941:1941) (2088:2088:2088))
        (PORT datad (2300:2300:2300) (2445:2445:2445))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1847:1847:1847))
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2004:2004:2004))
        (PORT d[1] (1531:1531:1531) (1585:1585:1585))
        (PORT d[2] (2321:2321:2321) (2377:2377:2377))
        (PORT d[3] (1513:1513:1513) (1566:1566:1566))
        (PORT d[4] (1516:1516:1516) (1578:1578:1578))
        (PORT d[5] (2536:2536:2536) (2739:2739:2739))
        (PORT d[6] (1738:1738:1738) (1768:1768:1768))
        (PORT d[7] (2968:2968:2968) (2995:2995:2995))
        (PORT d[8] (3413:3413:3413) (3404:3404:3404))
        (PORT d[9] (2419:2419:2419) (2556:2556:2556))
        (PORT d[10] (4042:4042:4042) (3997:3997:3997))
        (PORT d[11] (3654:3654:3654) (3799:3799:3799))
        (PORT d[12] (3334:3334:3334) (3308:3308:3308))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1237:1237:1237))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (PORT d[0] (2007:2007:2007) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4599:4599:4599))
        (PORT clk (2532:2532:2532) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2956:2956:2956))
        (PORT d[1] (2866:2866:2866) (2962:2962:2962))
        (PORT d[2] (2475:2475:2475) (2651:2651:2651))
        (PORT d[3] (2787:2787:2787) (2797:2797:2797))
        (PORT d[4] (2537:2537:2537) (2542:2542:2542))
        (PORT d[5] (3109:3109:3109) (3262:3262:3262))
        (PORT d[6] (2540:2540:2540) (2558:2558:2558))
        (PORT d[7] (3430:3430:3430) (3421:3421:3421))
        (PORT d[8] (3139:3139:3139) (3118:3118:3118))
        (PORT d[9] (3464:3464:3464) (3458:3458:3458))
        (PORT d[10] (3125:3125:3125) (3093:3093:3093))
        (PORT d[11] (2920:2920:2920) (3045:3045:3045))
        (PORT d[12] (4145:4145:4145) (4153:4153:4153))
        (PORT clk (2527:2527:2527) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1621:1621:1621))
        (PORT clk (2527:2527:2527) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (PORT d[0] (2262:2262:2262) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1749:1749:1749))
        (PORT datab (1925:1925:1925) (2076:2076:2076))
        (PORT datac (1756:1756:1756) (1826:1826:1826))
        (PORT datad (1820:1820:1820) (1737:1737:1737))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2427:2427:2427))
        (PORT datab (1944:1944:1944) (1965:1965:1965))
        (PORT datac (1768:1768:1768) (1851:1851:1851))
        (PORT datad (1090:1090:1090) (1102:1102:1102))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2578:2578:2578))
        (PORT datab (478:478:478) (514:514:514))
        (PORT datac (1941:1941:1941) (2089:2089:2089))
        (PORT datad (2305:2305:2305) (2450:2450:2450))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3064:3064:3064))
        (PORT clk (2566:2566:2566) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2954:2954:2954))
        (PORT d[1] (3631:3631:3631) (3714:3714:3714))
        (PORT d[2] (2754:2754:2754) (2788:2788:2788))
        (PORT d[3] (4261:4261:4261) (4379:4379:4379))
        (PORT d[4] (5551:5551:5551) (5761:5761:5761))
        (PORT d[5] (2342:2342:2342) (2471:2471:2471))
        (PORT d[6] (4182:4182:4182) (4348:4348:4348))
        (PORT d[7] (3370:3370:3370) (3511:3511:3511))
        (PORT d[8] (3410:3410:3410) (3464:3464:3464))
        (PORT d[9] (2840:2840:2840) (3044:3044:3044))
        (PORT d[10] (4698:4698:4698) (4667:4667:4667))
        (PORT d[11] (3444:3444:3444) (3650:3650:3650))
        (PORT d[12] (3694:3694:3694) (3743:3743:3743))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3018:3018:3018))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2591:2591:2591))
        (PORT d[0] (5767:5767:5767) (5747:5747:5747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (5189:5189:5189))
        (PORT clk (2525:2525:2525) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3237:3237:3237))
        (PORT d[1] (3476:3476:3476) (3710:3710:3710))
        (PORT d[2] (3560:3560:3560) (3746:3746:3746))
        (PORT d[3] (4369:4369:4369) (4395:4395:4395))
        (PORT d[4] (4083:4083:4083) (4134:4134:4134))
        (PORT d[5] (3341:3341:3341) (3462:3462:3462))
        (PORT d[6] (4139:4139:4139) (4142:4142:4142))
        (PORT d[7] (4566:4566:4566) (4613:4613:4613))
        (PORT d[8] (5320:5320:5320) (5172:5172:5172))
        (PORT d[9] (4082:4082:4082) (4112:4112:4112))
        (PORT d[10] (3747:3747:3747) (3742:3742:3742))
        (PORT d[11] (3110:3110:3110) (3283:3283:3283))
        (PORT d[12] (4586:4586:4586) (4581:4581:4581))
        (PORT clk (2520:2520:2520) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3499:3499:3499))
        (PORT clk (2520:2520:2520) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2513:2513:2513))
        (PORT d[0] (3866:3866:3866) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1430:1430:1430))
        (PORT datab (1924:1924:1924) (2075:2075:2075))
        (PORT datac (1757:1757:1757) (1827:1827:1827))
        (PORT datad (1791:1791:1791) (1752:1752:1752))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3891:3891:3891))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3554:3554:3554))
        (PORT d[1] (3435:3435:3435) (3459:3459:3459))
        (PORT d[2] (2713:2713:2713) (2734:2734:2734))
        (PORT d[3] (4935:4935:4935) (5174:5174:5174))
        (PORT d[4] (4397:4397:4397) (4368:4368:4368))
        (PORT d[5] (3258:3258:3258) (3452:3452:3452))
        (PORT d[6] (3624:3624:3624) (3726:3726:3726))
        (PORT d[7] (4720:4720:4720) (4927:4927:4927))
        (PORT d[8] (4014:4014:4014) (3959:3959:3959))
        (PORT d[9] (5066:5066:5066) (4942:4942:4942))
        (PORT d[10] (5152:5152:5152) (5266:5266:5266))
        (PORT d[11] (4092:4092:4092) (4262:4262:4262))
        (PORT d[12] (3984:3984:3984) (4021:4021:4021))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2564:2564:2564))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (3357:3357:3357) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5547:5547:5547) (5339:5339:5339))
        (PORT clk (2525:2525:2525) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2838:2838:2838))
        (PORT d[1] (4162:4162:4162) (4288:4288:4288))
        (PORT d[2] (2900:2900:2900) (3124:3124:3124))
        (PORT d[3] (3621:3621:3621) (3608:3608:3608))
        (PORT d[4] (6018:6018:6018) (6186:6186:6186))
        (PORT d[5] (4010:4010:4010) (4090:4090:4090))
        (PORT d[6] (4297:4297:4297) (4368:4368:4368))
        (PORT d[7] (4217:4217:4217) (4148:4148:4148))
        (PORT d[8] (4599:4599:4599) (4529:4529:4529))
        (PORT d[9] (4250:4250:4250) (4393:4393:4393))
        (PORT d[10] (4474:4474:4474) (4493:4493:4493))
        (PORT d[11] (2394:2394:2394) (2532:2532:2532))
        (PORT d[12] (4486:4486:4486) (4433:4433:4433))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (704:704:704))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2515:2515:2515))
        (PORT d[0] (2796:2796:2796) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3752:3752:3752))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3310:3310:3310))
        (PORT d[1] (3270:3270:3270) (3358:3358:3358))
        (PORT d[2] (3091:3091:3091) (3153:3153:3153))
        (PORT d[3] (4234:4234:4234) (4354:4354:4354))
        (PORT d[4] (5864:5864:5864) (6065:6065:6065))
        (PORT d[5] (2067:2067:2067) (2205:2205:2205))
        (PORT d[6] (3825:3825:3825) (3993:3993:3993))
        (PORT d[7] (3983:3983:3983) (4044:4044:4044))
        (PORT d[8] (3066:3066:3066) (3125:3125:3125))
        (PORT d[9] (3228:3228:3228) (3416:3416:3416))
        (PORT d[10] (4632:4632:4632) (4624:4624:4624))
        (PORT d[11] (4818:4818:4818) (5048:5048:5048))
        (PORT d[12] (3667:3667:3667) (3717:3717:3717))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3659:3659:3659))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (4253:4253:4253) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5495:5495:5495))
        (PORT clk (2506:2506:2506) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3261:3261:3261))
        (PORT d[1] (3919:3919:3919) (4196:4196:4196))
        (PORT d[2] (2898:2898:2898) (3100:3100:3100))
        (PORT d[3] (4707:4707:4707) (4718:4718:4718))
        (PORT d[4] (4121:4121:4121) (4197:4197:4197))
        (PORT d[5] (3397:3397:3397) (3512:3512:3512))
        (PORT d[6] (4496:4496:4496) (4495:4495:4495))
        (PORT d[7] (5127:5127:5127) (5127:5127:5127))
        (PORT d[8] (5647:5647:5647) (5495:5495:5495))
        (PORT d[9] (3484:3484:3484) (3677:3677:3677))
        (PORT d[10] (4209:4209:4209) (4302:4302:4302))
        (PORT d[11] (3135:3135:3135) (3311:3311:3311))
        (PORT d[12] (4924:4924:4924) (4910:4910:4910))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2473:2473:2473))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (PORT d[0] (3486:3486:3486) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1861:1861:1861))
        (PORT datab (1933:1933:1933) (2086:2086:2086))
        (PORT datac (751:751:751) (739:739:739))
        (PORT datad (1378:1378:1378) (1413:1413:1413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2120:2120:2120))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3746:3746:3746))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3672:3672:3672))
        (PORT d[1] (3271:3271:3271) (3359:3359:3359))
        (PORT d[2] (3065:3065:3065) (3125:3125:3125))
        (PORT d[3] (4235:4235:4235) (4355:4355:4355))
        (PORT d[4] (6155:6155:6155) (6332:6332:6332))
        (PORT d[5] (2073:2073:2073) (2214:2214:2214))
        (PORT d[6] (3817:3817:3817) (3984:3984:3984))
        (PORT d[7] (2966:2966:2966) (3052:3052:3052))
        (PORT d[8] (3065:3065:3065) (3124:3124:3124))
        (PORT d[9] (2849:2849:2849) (3046:3046:3046))
        (PORT d[10] (4664:4664:4664) (4659:4659:4659))
        (PORT d[11] (4540:4540:4540) (4782:4782:4782))
        (PORT d[12] (3706:3706:3706) (3759:3759:3759))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (2968:2968:2968))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (3885:3885:3885) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5255:5255:5255) (5480:5480:5480))
        (PORT clk (2514:2514:2514) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3291:3291:3291))
        (PORT d[1] (3891:3891:3891) (4166:4166:4166))
        (PORT d[2] (4689:4689:4689) (4980:4980:4980))
        (PORT d[3] (4406:4406:4406) (4452:4452:4452))
        (PORT d[4] (4482:4482:4482) (4557:4557:4557))
        (PORT d[5] (3398:3398:3398) (3513:3513:3513))
        (PORT d[6] (4871:4871:4871) (4864:4864:4864))
        (PORT d[7] (4177:4177:4177) (4194:4194:4194))
        (PORT d[8] (7412:7412:7412) (7286:7286:7286))
        (PORT d[9] (3476:3476:3476) (3668:3668:3668))
        (PORT d[10] (4210:4210:4210) (4303:4303:4303))
        (PORT d[11] (2798:2798:2798) (2987:2987:2987))
        (PORT d[12] (4950:4950:4950) (4938:4938:4938))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3340:3340:3340))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2504:2504:2504))
        (PORT d[0] (3765:3765:3765) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3695:3695:3695))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3007:3007:3007))
        (PORT d[1] (3625:3625:3625) (3708:3708:3708))
        (PORT d[2] (3040:3040:3040) (3075:3075:3075))
        (PORT d[3] (4510:4510:4510) (4645:4645:4645))
        (PORT d[4] (6500:6500:6500) (6682:6682:6682))
        (PORT d[5] (2345:2345:2345) (2475:2475:2475))
        (PORT d[6] (3787:3787:3787) (3948:3948:3948))
        (PORT d[7] (3899:3899:3899) (3956:3956:3956))
        (PORT d[8] (3832:3832:3832) (3917:3917:3917))
        (PORT d[9] (3157:3157:3157) (3343:3343:3343))
        (PORT d[10] (4931:4931:4931) (4922:4922:4922))
        (PORT d[11] (4459:4459:4459) (4690:4690:4690))
        (PORT d[12] (3700:3700:3700) (3751:3751:3751))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2970:2970:2970))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (3451:3451:3451) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4962:4962:4962) (5194:5194:5194))
        (PORT clk (2505:2505:2505) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3609:3609:3609))
        (PORT d[1] (3866:3866:3866) (4137:4137:4137))
        (PORT d[2] (4679:4679:4679) (4974:4974:4974))
        (PORT d[3] (4377:4377:4377) (4397:4397:4397))
        (PORT d[4] (4454:4454:4454) (4520:4520:4520))
        (PORT d[5] (3905:3905:3905) (4170:4170:4170))
        (PORT d[6] (5232:5232:5232) (5219:5219:5219))
        (PORT d[7] (4181:4181:4181) (4198:4198:4198))
        (PORT d[8] (7473:7473:7473) (7347:7347:7347))
        (PORT d[9] (3098:3098:3098) (3294:3294:3294))
        (PORT d[10] (4551:4551:4551) (4638:4638:4638))
        (PORT d[11] (2986:2986:2986) (3135:3135:3135))
        (PORT d[12] (4606:4606:4606) (4602:4602:4602))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2068:2068:2068))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2494:2494:2494))
        (PORT d[0] (3103:3103:3103) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1863:1863:1863))
        (PORT datab (1932:1932:1932) (2084:2084:2084))
        (PORT datac (1853:1853:1853) (1791:1791:1791))
        (PORT datad (1456:1456:1456) (1484:1484:1484))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2120:2120:2120))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2123:2123:2123))
        (PORT datab (2587:2587:2587) (2565:2565:2565))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (2043:2043:2043))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (747:747:747))
        (PORT datac (2107:2107:2107) (2183:2183:2183))
        (PORT datad (734:734:734) (745:745:745))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (4244:4244:4244) (4580:4580:4580))
        (PORT datac (1408:1408:1408) (1433:1433:1433))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT asdata (2307:2307:2307) (2306:2306:2306))
        (PORT clrn (6028:6028:6028) (5594:5594:5594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (471:471:471))
        (PORT datab (250:250:250) (293:293:293))
        (PORT datac (251:251:251) (330:330:330))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (480:480:480) (530:530:530))
        (PORT datad (317:317:317) (397:397:397))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (417:417:417))
        (PORT datac (480:480:480) (529:529:529))
        (PORT datad (317:317:317) (396:396:396))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1327:1327:1327))
        (PORT datab (400:400:400) (417:417:417))
        (PORT datac (697:697:697) (700:700:700))
        (PORT datad (784:784:784) (834:834:834))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (621:621:621))
        (PORT datac (485:485:485) (555:555:555))
        (PORT datad (749:749:749) (772:772:772))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (803:803:803))
        (PORT datab (758:758:758) (789:789:789))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (547:547:547) (608:608:608))
        (PORT datac (474:474:474) (541:541:541))
        (PORT datad (499:499:499) (558:558:558))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1004:1004:1004))
        (PORT datab (678:678:678) (667:667:667))
        (PORT datac (625:625:625) (614:614:614))
        (PORT datad (735:735:735) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datad (260:260:260) (306:306:306))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2229:2229:2229))
        (PORT datab (1455:1455:1455) (1473:1473:1473))
        (PORT datac (688:688:688) (703:703:703))
        (PORT datad (735:735:735) (745:745:745))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT asdata (2473:2473:2473) (2469:2469:2469))
        (PORT clrn (6028:6028:6028) (5594:5594:5594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (366:366:366))
        (PORT datad (254:254:254) (300:300:300))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (795:795:795))
        (PORT datab (563:563:563) (612:612:612))
        (PORT datac (716:716:716) (751:751:751))
        (PORT datad (459:459:459) (514:514:514))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (772:772:772))
        (PORT datab (839:839:839) (886:886:886))
        (PORT datac (667:667:667) (677:677:677))
        (PORT datad (782:782:782) (825:825:825))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (301:301:301))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oVGA_H_SYNC\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oVGA_V_SYNC\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6024:6024:6024) (5591:5591:5591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_BLANK)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3179:3179:3179) (3138:3138:3138))
        (PORT datad (2543:2543:2543) (2545:2545:2545))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2229:2229:2229))
        (PORT datab (1456:1456:1456) (1473:1473:1473))
        (PORT datac (688:688:688) (703:703:703))
        (PORT datad (735:735:735) (745:745:745))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT asdata (2526:2526:2526) (2509:2509:2509))
        (PORT clrn (6028:6028:6028) (5594:5594:5594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (475:475:475))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (254:254:254) (321:321:321))
        (PORT datad (257:257:257) (303:303:303))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datad (258:258:258) (304:304:304))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2234:2234:2234))
        (PORT datab (1454:1454:1454) (1471:1471:1471))
        (PORT datac (689:689:689) (704:704:704))
        (PORT datad (733:733:733) (744:744:744))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT asdata (2452:2452:2452) (2437:2437:2437))
        (PORT clrn (6028:6028:6028) (5594:5594:5594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (369:369:369))
        (PORT datad (256:256:256) (302:302:302))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2147:2147:2147) (2233:2233:2233))
        (PORT datab (1454:1454:1454) (1472:1472:1472))
        (PORT datac (689:689:689) (704:704:704))
        (PORT datad (734:734:734) (744:744:744))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_R\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT asdata (2502:2502:2502) (2555:2555:2555))
        (PORT clrn (6028:6028:6028) (5594:5594:5594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (470:470:470))
        (PORT datab (249:249:249) (292:292:292))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datac (257:257:257) (325:325:325))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (PORT datad (256:256:256) (302:302:302))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2147:2147:2147) (2232:2232:2232))
        (PORT datab (1455:1455:1455) (1472:1472:1472))
        (PORT datac (689:689:689) (704:704:704))
        (PORT datad (734:734:734) (744:744:744))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5123:5123:5123) (4847:4847:4847))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_R\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT asdata (2358:2358:2358) (2366:2366:2366))
        (PORT clrn (6028:6028:6028) (5594:5594:5594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datad (261:261:261) (307:307:307))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
