Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:43:25 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  276          inf        0.000                      0                  276           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           276 Endpoints
Min Delay           276 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 4.974ns (49.167%)  route 5.143ns (50.833%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.080 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.080    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.239 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[0]
                         net (fo=1, routed)           1.456     7.695    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.117 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.117    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.933ns (48.808%)  route 5.173ns (51.192%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.221 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[1]
                         net (fo=1, routed)           1.487     7.707    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.106 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.106    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.091ns  (logic 5.038ns (49.923%)  route 5.053ns (50.077%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.080 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.080    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.310 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[1]
                         net (fo=1, routed)           1.367     7.676    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.091 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.091    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.034ns  (logic 4.887ns (48.703%)  route 5.147ns (51.297%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.172 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[2]
                         net (fo=1, routed)           1.460     7.632    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402    10.034 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.034    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 4.987ns (49.737%)  route 5.040ns (50.263%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.080 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.080    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.253 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CO[2]
                         net (fo=1, routed)           1.353     7.606    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.421    10.027 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.027    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 5.002ns (49.894%)  route 5.023ns (50.106%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.080 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.080    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[15]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.261 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst4/O[2]
                         net (fo=1, routed)           1.336     7.597    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    10.024 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.024    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.001ns  (logic 4.960ns (49.598%)  route 5.041ns (50.402%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.225 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[3]
                         net (fo=1, routed)           1.354     7.579    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    10.001 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.001    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.863ns (48.930%)  route 5.076ns (51.070%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.991 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.991    compressor/ra/ra/rowadder_0/cascade_fa_19/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.150 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst3/O[0]
                         net (fo=1, routed)           1.389     7.539    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     9.939 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.939    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.748ns (47.853%)  route 5.174ns (52.147%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.011 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/O[2]
                         net (fo=1, routed)           1.487     7.498    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     9.922 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.922    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.873ns  (logic 4.776ns (48.374%)  route 5.097ns (51.626%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.177     1.518    compressor/comp/gpc5/src7[0]
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/lut2_prop3/I1
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.097     1.615 r  compressor/comp/gpc5/lut2_prop3/O
                         net (fo=1, routed)           0.000     1.615    compressor/comp/gpc5/lut2_prop3_n_0
    SLICE_X8Y61                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.899 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.101     3.001    compressor/comp/gpc93/stage1_8[0]
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/lut4_prop0/I3
    SLICE_X5Y63          LUT4 (Prop_lut4_I3_O)        0.097     3.098 r  compressor/comp/gpc93/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.098    compressor/comp/gpc93/lut4_prop0_n_0
    SLICE_X5Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[0]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.285 r  compressor/comp/gpc93/carry4_inst0/O[0]
                         net (fo=4, routed)           0.807     4.092    compressor/comp/gpc122/lut6_2_inst1/I1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/lut6_2_inst1/LUT6/I1
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.224     4.316 r  compressor/comp/gpc122/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.316    compressor/comp/gpc122/lut6_2_inst1_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc122/carry4_inst0/S[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.748 r  compressor/comp/gpc122/carry4_inst0/O[2]
                         net (fo=2, routed)           0.601     5.349    compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_gene11_0[2]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/I1
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.230     5.579 r  compressor/ra/ra/rowadder_0/cascade_fa_19/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.579    compressor/ra/ra/rowadder_0/cascade_fa_19/prop[9]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/S[1]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.056 r  compressor/ra/ra/rowadder_0/cascade_fa_19/carry4_inst2/O[3]
                         net (fo=1, routed)           1.410     7.466    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     9.873 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.873    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[9]/Q
                         net (fo=3, routed)           0.062     0.190    src5[9]
    SLICE_X9Y62          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.861%)  route 0.076ns (37.140%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  src0_reg[9]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src0_reg[9]/Q
                         net (fo=7, routed)           0.076     0.204    src0[9]
    SLICE_X3Y57          FDRE                                         r  src0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src10_reg[7]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[7]/Q
                         net (fo=2, routed)           0.066     0.207    src10[7]
    SLICE_X6Y64          FDRE                                         r  src10_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.190%)  route 0.113ns (46.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.113     0.241    src2[4]
    SLICE_X2Y59          FDRE                                         r  src2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.546%)  route 0.116ns (47.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE                         0.000     0.000 r  src11_reg[6]/C
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[6]/Q
                         net (fo=2, routed)           0.116     0.244    src11[6]
    SLICE_X8Y65          FDRE                                         r  src11_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.546%)  route 0.116ns (47.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE                         0.000     0.000 r  src5_reg[5]/C
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[5]/Q
                         net (fo=2, routed)           0.116     0.244    src5[5]
    SLICE_X10Y60         FDRE                                         r  src5_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.165%)  route 0.117ns (47.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[8]/Q
                         net (fo=2, routed)           0.117     0.245    src5[8]
    SLICE_X9Y62          FDRE                                         r  src5_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.281%)  route 0.105ns (42.719%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src10_reg[4]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[4]/Q
                         net (fo=3, routed)           0.105     0.246    src10[4]
    SLICE_X7Y64          FDRE                                         r  src10_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.890%)  route 0.107ns (43.110%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.107     0.248    src10[9]
    SLICE_X5Y64          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  src13_reg[7]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    src13[7]
    SLICE_X9Y68          FDRE                                         r  src13_reg[8]/D
  -------------------------------------------------------------------    -------------------





