{
  "domain": "constrained_device_pqc",
  "papers": {
    "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption": {
      "title": "BASALISC  Programmable Hardware Accelerator for BGV Fully Homomorphic Encryption",
      "updated_at": "2025-08-07T16:24:51.109245+00:00"
    },
    "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA": {
      "title": "SpikeExplorer  hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA",
      "updated_at": "2025-08-07T16:24:52.953388+00:00"
    },
    "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...": {
      "title": "Towards Budget-Driven Hardware Optimization for Deep Convolutional Neural Networks using Stochast...",
      "updated_at": "2025-08-07T16:24:53.213469+00:00"
    },
    "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine": {
      "title": "Toward a Lightweight  Scalable  and Parallel Secure Encryption Engine",
      "updated_at": "2025-08-07T16:24:53.415445+00:00"
    },
    "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA": {
      "title": "Lightweight Fault Detection Architecture for NTT on FPGA",
      "updated_at": "2025-08-07T16:24:54.189434+00:00"
    },
    "local/Energy-Efficient_NTT_Sampler_for_Kyber_Benchmarked_on_FPGA": {
      "title": "Energy-Efficient NTT Sampler for Kyber Benchmarked on FPGA",
      "updated_at": "2025-08-07T16:24:54.699369+00:00"
    },
    "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs": {
      "title": "Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks  FPGAs and ASICs",
      "updated_at": "2025-08-07T16:24:55.158357+00:00"
    },
    "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism": {
      "title": "Rudraksh  A compact and lightweight post-quantum key-encapsulation mechanism",
      "updated_at": "2025-08-07T16:24:57.246460+00:00"
    },
    "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs": {
      "title": "CoMeFa  Compute-in-Memory Blocks for FPGAs",
      "updated_at": "2025-08-07T16:24:57.862701+00:00"
    },
    "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics": {
      "title": "Optimization of FPGA-based CNN Accelerators Using Metaheuristics",
      "updated_at": "2025-08-07T16:24:59.520945+00:00"
    },
    "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator": {
      "title": "LW-GCN  A Lightweight FPGA-based Graph Convolutional Network Accelerator",
      "updated_at": "2025-08-07T16:25:00.174916+00:00"
    },
    "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning": {
      "title": "FLAIRS  FPGA-Accelerated Inference-Resistant   Secure Federated Learning",
      "updated_at": "2025-08-07T16:25:00.401107+00:00"
    },
    "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security": {
      "title": "Efficient and Lightweight In-memory Computing Architecture for Hardware Security",
      "updated_at": "2025-08-07T16:25:01.639907+00:00"
    },
    "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators": {
      "title": "Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators",
      "updated_at": "2025-08-07T16:25:01.770937+00:00"
    },
    "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework": {
      "title": "Distributed Hardware Accelerated Secure Joint Computation on the COPA Framework",
      "updated_at": "2025-08-07T16:25:01.907715+00:00"
    },
    "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...": {
      "title": "AES-RV  Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT ...",
      "updated_at": "2025-08-07T16:25:02.152007+00:00"
    },
    "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware": {
      "title": "Secure Blockchain Platform for Industrial IoT with Trusted Computing Hardware",
      "updated_at": "2025-08-07T16:25:02.444285+00:00"
    },
    "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC": {
      "title": "Code-based Cryptography in IoT  A HW SW Co-Design of HQC",
      "updated_at": "2025-08-07T16:25:02.669473+00:00"
    },
    "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems": {
      "title": "FPGA-based Neural Network Accelerator for Millimeter-Wave Radio-over-Fiber Systems",
      "updated_at": "2025-08-07T16:25:03.303725+00:00"
    },
    "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices": {
      "title": "Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Devices",
      "updated_at": "2025-08-07T16:25:04.417591+00:00"
    },
    "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on...": {
      "title": "Lightweight Software Kernels and Hardware Extensions for Efficient Sparse Deep Neural Networks on...",
      "updated_at": "2025-08-07T16:25:04.893995+00:00"
    },
    "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications": {
      "title": "FPGA Hardware Acceleration for Feature-Based Relative Navigation Applications",
      "updated_at": "2025-08-07T16:25:05.164037+00:00"
    },
    "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs": {
      "title": "ONNX-to-Hardware Design Flow for the Generation of Adaptive Neural-Network Accelerators on FPGAs",
      "updated_at": "2025-08-07T16:25:05.260522+00:00"
    },
    "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...": {
      "title": "FireFly  A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP an...",
      "updated_at": "2025-08-07T16:25:06.479216+00:00"
    },
    "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...": {
      "title": "FireFly v2  Advancing Hardware Support for High-Performance Spiking Neural Network with a Spatiot...",
      "updated_at": "2025-08-07T16:25:07.445227+00:00"
    },
    "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...": {
      "title": "FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition i...",
      "updated_at": "2025-08-07T16:25:07.726450+00:00"
    },
    "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA": {
      "title": "An Efficient SDN Architecture for Smart Home Security Accelerated by FPGA",
      "updated_at": "2025-08-07T16:25:07.935208+00:00"
    },
    "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...": {
      "title": "PLS-Assisted Offloading for Edge Computing-Enabled Post-Quantum Security in Resource-Constrained ...",
      "updated_at": "2025-08-07T16:25:08.229066+00:00"
    },
    "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS": {
      "title": "Computation offloading to hardware accelerators in Intel SGX and Gramine Library OS",
      "updated_at": "2025-08-07T16:25:09.227367+00:00"
    },
    "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...": {
      "title": "Accelerating Implicit Finite Difference Schemes Using a Hardware Optimized Tridiagonal Solver for...",
      "updated_at": "2025-08-07T16:25:09.520464+00:00"
    },
    "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization": {
      "title": "Accelerating Framework of Transformer by Hardware Design and Model Compression Co-Optimization",
      "updated_at": "2025-08-07T16:25:10.032238+00:00"
    },
    "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...": {
      "title": "PQC-HA  A Framework for Prototyping and In-Hardware Evaluation of Post-Quantum Cryptography Hardw...",
      "updated_at": "2025-08-07T16:25:10.551318+00:00"
    },
    "local/FPGA-Placement_via_Quantum_Annealing": {
      "title": "FPGA-Placement via Quantum Annealing",
      "updated_at": "2025-08-07T16:25:12.699889+00:00"
    },
    "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...": {
      "title": "Near Threshold Computation of Partitioned Ring Learning With Error  RLWE  Post Quantum Cryptograp...",
      "updated_at": "2025-08-07T16:25:13.195403+00:00"
    },
    "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators": {
      "title": "Compiling Deep Learning Models for Custom Hardware Accelerators",
      "updated_at": "2025-08-07T16:25:13.593618+00:00"
    },
    "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs": {
      "title": "Optimizing CNN-based Hyperspectral Image Classification on FPGAs",
      "updated_at": "2025-08-07T16:25:13.803042+00:00"
    },
    "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization": {
      "title": "Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization",
      "updated_at": "2025-08-07T16:25:15.576003+00:00"
    },
    "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data": {
      "title": "Medha  Microcoded Hardware Accelerator for computing on Encrypted Data",
      "updated_at": "2025-08-07T16:25:17.595205+00:00"
    },
    "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...": {
      "title": "Femto-Containers  Lightweight Virtualization and Fault Isolation For Small Software Functions on ...",
      "updated_at": "2025-08-07T16:25:18.146414+00:00"
    },
    "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification": {
      "title": "Tile optimization for area in FPGA based hardware acceleration of peptide identification",
      "updated_at": "2025-08-07T16:25:18.472720+00:00"
    },
    "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning": {
      "title": "FPGA-Based Hardware Accelerator of Homomorphic Encryption for Efficient Federated Learning",
      "updated_at": "2025-08-07T16:25:18.667976+00:00"
    },
    "local/Algorithm-hardware_Co-design_for_Deformable_Convolution": {
      "title": "Algorithm-hardware Co-design for Deformable Convolution",
      "updated_at": "2025-08-07T16:25:18.891575+00:00"
    },
    "local/HW_SW_Implementation_of_MiRitH_on_Embedded_Platforms": {
      "title": "HW SW Implementation of MiRitH on Embedded Platforms",
      "updated_at": "2025-08-07T16:25:20.635374+00:00"
    },
    "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...": {
      "title": "Multi-Component Optimization and Efficient Deployment of Neural-Networks on Resource-Constrained ...",
      "updated_at": "2025-08-07T16:25:21.487100+00:00"
    },
    "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves": {
      "title": "CURE  A Security Architecture with CUstomizable and Resilient Enclaves",
      "updated_at": "2025-08-07T16:25:22.800353+00:00"
    }
  },
  "created_at": "2025-08-07T16:24:51.109242+00:00",
  "last_updated": "2025-08-07T16:25:22.800356+00:00"
}