<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\config.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\gowin_clkdiv\gowin_clkdiv.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\gowin_pll480\gowin_pll480.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\audio_clock_regeneration_packet.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\audio_info_frame.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\audio_sample_packet.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\auxiliary_video_information_info_frame.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\hdmi.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\packet_assembler.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\packet_picker.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\serializer.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\source_product_description_info_frame.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\hdmi2\tmds_channel.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\nes2hdmi.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\nes_tang25k.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\gowin_dpb\gowin_dpb.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 10 12:12:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>NES_Tang25k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.646s, Peak memory usage = 760.992MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.368s, Peak memory usage = 760.992MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 760.992MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.162s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 760.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.079s, Peak memory usage = 760.992MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 760.992MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 760.992MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>786</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>299</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>448</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2065</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>213</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>602</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1250</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>102</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>102</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT12X12</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2176(2074 LUT, 102 ALU) / 23040</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>786 / 23280</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>786 / 23280</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clock480p/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>230.680(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>65.579(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>751.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[6]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[6]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[6]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s290/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s290/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s272/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s272/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s263/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s263/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s259/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s259/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s257/I0</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n16497_s257/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s5/I0</td>
</tr>
<tr>
<td>744.455</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_hdmi/n19080_s5/F</td>
</tr>
<tr>
<td>744.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19112_s11/I0</td>
</tr>
<tr>
<td>745.356</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>745.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19023_s2/I0</td>
</tr>
<tr>
<td>746.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>u_hdmi/n19023_s2/F</td>
</tr>
<tr>
<td>746.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19163_s17/I0</td>
</tr>
<tr>
<td>747.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_hdmi/n19163_s17/F</td>
</tr>
<tr>
<td>747.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19110_s23/I0</td>
</tr>
<tr>
<td>748.060</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n19110_s23/F</td>
</tr>
<tr>
<td>748.435</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s13/I2</td>
</tr>
<tr>
<td>748.896</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s13/F</td>
</tr>
<tr>
<td>749.271</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s8/I2</td>
</tr>
<tr>
<td>749.732</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s8/F</td>
</tr>
<tr>
<td>750.107</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s2/I1</td>
</tr>
<tr>
<td>750.624</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s2/F</td>
</tr>
<tr>
<td>750.999</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s0/I1</td>
</tr>
<tr>
<td>751.515</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19131_s0/F</td>
</tr>
<tr>
<td>751.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_68_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_68_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_hdmi/charMem_68_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/charMem_68_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.507, 47.829%; route: 5.625, 48.849%; tC2Q: 0.382, 3.322%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>751.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[2]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[2]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s288/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s288/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s271/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s271/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s263/I0</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s263/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s259/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s259/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s257/I0</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n16497_s257/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s5/I0</td>
</tr>
<tr>
<td>744.455</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_hdmi/n19080_s5/F</td>
</tr>
<tr>
<td>744.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19112_s11/I0</td>
</tr>
<tr>
<td>745.356</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>745.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19023_s2/I0</td>
</tr>
<tr>
<td>746.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>u_hdmi/n19023_s2/F</td>
</tr>
<tr>
<td>746.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19163_s17/I0</td>
</tr>
<tr>
<td>747.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_hdmi/n19163_s17/F</td>
</tr>
<tr>
<td>747.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19149_s11/I0</td>
</tr>
<tr>
<td>748.060</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n19149_s11/F</td>
</tr>
<tr>
<td>748.435</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s15/I2</td>
</tr>
<tr>
<td>748.896</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/n19080_s15/F</td>
</tr>
<tr>
<td>749.271</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s11/I1</td>
</tr>
<tr>
<td>749.787</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s11/F</td>
</tr>
<tr>
<td>750.162</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s3/I2</td>
</tr>
<tr>
<td>750.624</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s3/F</td>
</tr>
<tr>
<td>750.999</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s0/I2</td>
</tr>
<tr>
<td>751.460</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s0/F</td>
</tr>
<tr>
<td>751.835</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_43_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_43_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_hdmi/charMem_43_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/charMem_43_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.452, 47.579%; route: 5.625, 49.083%; tC2Q: 0.382, 3.338%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>751.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[12]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[12]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[12]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s293/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s293/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s274/I0</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s274/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s264/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s264/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s259/I1</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s259/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s257/I0</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n16497_s257/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s5/I0</td>
</tr>
<tr>
<td>744.455</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_hdmi/n19080_s5/F</td>
</tr>
<tr>
<td>744.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19112_s11/I0</td>
</tr>
<tr>
<td>745.356</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>u_hdmi/n19112_s11/F</td>
</tr>
<tr>
<td>745.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19023_s2/I0</td>
</tr>
<tr>
<td>746.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>u_hdmi/n19023_s2/F</td>
</tr>
<tr>
<td>746.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19163_s17/I0</td>
</tr>
<tr>
<td>747.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>u_hdmi/n19163_s17/F</td>
</tr>
<tr>
<td>747.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19149_s11/I0</td>
</tr>
<tr>
<td>748.060</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n19149_s11/F</td>
</tr>
<tr>
<td>748.435</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s15/I2</td>
</tr>
<tr>
<td>748.896</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/n19080_s15/F</td>
</tr>
<tr>
<td>749.271</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19133_s8/I2</td>
</tr>
<tr>
<td>749.732</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19133_s8/F</td>
</tr>
<tr>
<td>750.107</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19133_s3/I3</td>
</tr>
<tr>
<td>750.370</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19133_s3/F</td>
</tr>
<tr>
<td>750.745</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19133_s0/I2</td>
</tr>
<tr>
<td>751.206</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19133_s0/F</td>
</tr>
<tr>
<td>751.581</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_69_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_69_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_hdmi/charMem_69_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/charMem_69_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.199, 46.392%; route: 5.625, 50.195%; tC2Q: 0.382, 3.413%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>751.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[30]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[30]_2_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[30]_2_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s302/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s302/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s278/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s278/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s266/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s266/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s260/I1</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s260/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s257/I1</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16496_s257/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n18983_s0/I0</td>
</tr>
<tr>
<td>744.455</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>u_hdmi/n18983_s0/F</td>
</tr>
<tr>
<td>744.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19019_s12/I0</td>
</tr>
<tr>
<td>745.356</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>u_hdmi/n19019_s12/F</td>
</tr>
<tr>
<td>745.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19031_s20/I3</td>
</tr>
<tr>
<td>745.994</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>u_hdmi/n19031_s20/F</td>
</tr>
<tr>
<td>746.369</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19031_s21/I2</td>
</tr>
<tr>
<td>746.830</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_hdmi/n19031_s21/F</td>
</tr>
<tr>
<td>747.205</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s18/I0</td>
</tr>
<tr>
<td>747.731</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s18/F</td>
</tr>
<tr>
<td>748.106</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s15/I2</td>
</tr>
<tr>
<td>748.568</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s15/F</td>
</tr>
<tr>
<td>748.943</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s5/I2</td>
</tr>
<tr>
<td>749.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s5/F</td>
</tr>
<tr>
<td>749.779</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s1/I1</td>
</tr>
<tr>
<td>750.295</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s1/F</td>
</tr>
<tr>
<td>750.670</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s0/I0</td>
</tr>
<tr>
<td>751.196</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19045_s0/F</td>
</tr>
<tr>
<td>751.571</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_26_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_26_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_hdmi/charMem_26_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/charMem_26_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.189, 46.344%; route: 5.625, 50.240%; tC2Q: 0.382, 3.416%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>751.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[16]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_85_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>504</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[16]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/stringScreen1[16]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s295/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s295/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s275/I0</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s275/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s265/I0</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s265/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s260/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s260/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n16497_s257/I1</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n16497_s257/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s5/I0</td>
</tr>
<tr>
<td>744.455</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_hdmi/n19080_s5/F</td>
</tr>
<tr>
<td>744.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19080_s21/I0</td>
</tr>
<tr>
<td>745.356</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>u_hdmi/n19080_s21/F</td>
</tr>
<tr>
<td>745.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19033_s18/I0</td>
</tr>
<tr>
<td>746.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_hdmi/n19033_s18/F</td>
</tr>
<tr>
<td>746.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19067_s14/I3</td>
</tr>
<tr>
<td>746.895</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_hdmi/n19067_s14/F</td>
</tr>
<tr>
<td>747.270</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19067_s8/I1</td>
</tr>
<tr>
<td>747.786</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_hdmi/n19067_s8/F</td>
</tr>
<tr>
<td>748.161</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19065_s6/I2</td>
</tr>
<tr>
<td>748.622</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_hdmi/n19065_s6/F</td>
</tr>
<tr>
<td>748.997</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19165_s9/I1</td>
</tr>
<tr>
<td>749.514</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19165_s9/F</td>
</tr>
<tr>
<td>749.889</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19165_s3/I3</td>
</tr>
<tr>
<td>750.151</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19165_s3/F</td>
</tr>
<tr>
<td>750.526</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19165_s0/I2</td>
</tr>
<tr>
<td>750.987</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/n19165_s0/F</td>
</tr>
<tr>
<td>751.362</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_85_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/charMem_85_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_hdmi/charMem_85_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/charMem_85_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.980, 45.324%; route: 5.625, 51.195%; tC2Q: 0.382, 3.481%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
