{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "between two stages of the pipelining memory struc\n\nflip - flops ,\n\nture , and\n\nthe method comprising the steps of :\n\nwherein the two stages including a first stage of the\n\nconfiguring the FPGA device including assigning the\n\nplurality of basic memory blocks and a second stage\n\nLUTs in each of the slices to operate as the memory\n\nof an AND operation logic gate , and\n\nelement ; and\n\nassigning the flip - flops in each of the slices to pair up\n\nwherein the electronic memory device further com\n\nwith the LUTs and operate as a plurality of pipeline\n\nprises a priority encoder arranged to convert an\n\nregisters in the memory structure .\n\noutput from the second stage to an address of data\n\n17. A method of manipulating an electronic memory\n\nstored in the electronic memory device ,\n\ndevice including :\n\nthe method comprising the step of :\n\na plurality of basic memory blocks connected together\n\nproviding an input search key to an input of the\n\nwith a modular structure , wherein each of the basic\n\nelectronic memory device ;\n\nmemory blocks includes a plurality lookup tables\n\ndividing the input search key into a plurality of sub\n\n( LUT ) arranged to operate as an memory element for\n\nwords , wherein each of the sub - words are provided\n\nstoring a plurality of bits of logic levels ; and\n\nas address input of each of the plurality of basic\n\na plurality of registers each pairing up with a respective\n\nmemory blocks ;\n\nlookup table in the basic memory blocks ,\n\ngenerating a plurality of matchline vectors ;\n\nwherein the plurality of pairs of lookup tables and\n\nconverting the matchlines associated with the plurality\n\nregisters combine to form a pipelining memory\n\nof matchline vectors to a potential match address\n\nstructure , and\n\nrepresenting location of data stored in the electronic\n\nwherein the plurality of basic memory blocks combine\n\nmemory device matching with the input search key ;\n\nto form a ternary content - addressable memory\n\nand\n\n( TCAM ) structure with a configuration of DxW ,", "type": "Document"}}