
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ca  00800100  00001eae  00001f42  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001eae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000066  008001ca  008001ca  0000200c  2**0
                  ALLOC
  3 .stab         00001c14  00000000  00000000  0000200c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000eaf  00000000  00000000  00003c20  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 47 03 	jmp	0x68e	; 0x68e <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 e5 00 	jmp	0x1ca	; 0x1ca <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 f5 00 	jmp	0x1ea	; 0x1ea <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_18>
      4c:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	ee ea       	ldi	r30, 0xAE	; 174
     17e:	fe e1       	ldi	r31, 0x1E	; 30
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	aa 3c       	cpi	r26, 0xCA	; 202
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	12 e0       	ldi	r17, 0x02	; 2
     18e:	aa ec       	ldi	r26, 0xCA	; 202
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a0 33       	cpi	r26, 0x30	; 48
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 a8 04 	call	0x950	; 0x950 <main>
     1a0:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <__vector_9>:
uint16_t	t_abs_threshold_down	=  250;
*/


// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1a8:	1f 92       	push	r1
     1aa:	0f 92       	push	r0
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	0f 92       	push	r0
     1b0:	11 24       	eor	r1, r1
     1b2:	8f 93       	push	r24
	interval++;
     1b4:	80 91 c3 01 	lds	r24, 0x01C3
     1b8:	8f 5f       	subi	r24, 0xFF	; 255
     1ba:	80 93 c3 01 	sts	0x01C3, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <__vector_13>:

SIGNAL(SIG_OVERFLOW1) {
     1ca:	1f 92       	push	r1
     1cc:	0f 92       	push	r0
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	0f 92       	push	r0
     1d2:	11 24       	eor	r1, r1
	TIMER1_STOP;
     1d4:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;
     1d8:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
     1dc:	10 92 84 00 	sts	0x0084, r1
}
     1e0:	0f 90       	pop	r0
     1e2:	0f be       	out	0x3f, r0	; 63
     1e4:	0f 90       	pop	r0
     1e6:	1f 90       	pop	r1
     1e8:	18 95       	reti

000001ea <__vector_16>:


// LED Flasher
SIGNAL(SIG_OVERFLOW0) {
     1ea:	1f 92       	push	r1
     1ec:	0f 92       	push	r0
     1ee:	0f b6       	in	r0, 0x3f	; 63
     1f0:	0f 92       	push	r0
     1f2:	11 24       	eor	r1, r1
     1f4:	2f 93       	push	r18
     1f6:	3f 93       	push	r19
     1f8:	4f 93       	push	r20
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	ef 93       	push	r30
     200:	ff 93       	push	r31
	static uint8_t	c1 = 0;
	static uint8_t c2 = 0;
	uint8_t slow=0;
	c1++;
     202:	80 91 d2 01 	lds	r24, 0x01D2
     206:	28 2f       	mov	r18, r24
     208:	2f 5f       	subi	r18, 0xFF	; 255
     20a:	20 93 d2 01 	sts	0x01D2, r18
	c2++;
     20e:	80 91 d1 01 	lds	r24, 0x01D1
     212:	38 2f       	mov	r19, r24
     214:	3f 5f       	subi	r19, 0xFF	; 255
     216:	30 93 d1 01 	sts	0x01D1, r19
	
	// Tasten LED
	if (mode==MODE_TEMP_PROT) {
     21a:	40 91 03 02 	lds	r20, 0x0203
     21e:	43 30       	cpi	r20, 0x03	; 3
     220:	49 f4       	brne	.+18     	; 0x234 <__vector_16+0x4a>
		if(c1 > (6<<slow)) {
     222:	82 2f       	mov	r24, r18
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	07 97       	sbiw	r24, 0x07	; 7
     228:	2c f0       	brlt	.+10     	; 0x234 <__vector_16+0x4a>
			FLASH_LED_ON;
     22a:	e8 e2       	ldi	r30, 0x28	; 40
     22c:	f0 e0       	ldi	r31, 0x00	; 0
     22e:	80 81       	ld	r24, Z
     230:	88 60       	ori	r24, 0x08	; 8
     232:	80 83       	st	Z, r24
		}
	}
	if(c1 > (10<<slow)) {
     234:	82 2f       	mov	r24, r18
     236:	90 e0       	ldi	r25, 0x00	; 0
     238:	0b 97       	sbiw	r24, 0x0b	; 11
     23a:	3c f0       	brlt	.+14     	; 0x24a <__vector_16+0x60>
		c1 = 0;
     23c:	10 92 d2 01 	sts	0x01D2, r1
		FLASH_LED_OFF;
     240:	e8 e2       	ldi	r30, 0x28	; 40
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	87 7f       	andi	r24, 0xF7	; 247
     248:	80 83       	st	Z, r24
	}
	
	// Status LED
	if (mode==MODE_ON_NO_PROT) {
     24a:	42 30       	cpi	r20, 0x02	; 2
     24c:	39 f4       	brne	.+14     	; 0x25c <__vector_16+0x72>
		if(c2 > 120) {
     24e:	39 37       	cpi	r19, 0x79	; 121
     250:	28 f0       	brcs	.+10     	; 0x25c <__vector_16+0x72>
			STATUS_LED1_OFF;	// rot
     252:	eb e2       	ldi	r30, 0x2B	; 43
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8f 7e       	andi	r24, 0xEF	; 239
     25a:	80 83       	st	Z, r24
		}
	}
	if(c2 > 135) {
     25c:	38 38       	cpi	r19, 0x88	; 136
     25e:	38 f0       	brcs	.+14     	; 0x26e <__vector_16+0x84>
		c2 = 0;
     260:	10 92 d1 01 	sts	0x01D1, r1
		STATUS_LED1_ON; 		// orange
     264:	eb e2       	ldi	r30, 0x2B	; 43
     266:	f0 e0       	ldi	r31, 0x00	; 0
     268:	80 81       	ld	r24, Z
     26a:	80 61       	ori	r24, 0x10	; 16
     26c:	80 83       	st	Z, r24
	}	
}
     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	9f 91       	pop	r25
     274:	8f 91       	pop	r24
     276:	4f 91       	pop	r20
     278:	3f 91       	pop	r19
     27a:	2f 91       	pop	r18
     27c:	0f 90       	pop	r0
     27e:	0f be       	out	0x3f, r0	; 63
     280:	0f 90       	pop	r0
     282:	1f 90       	pop	r1
     284:	18 95       	reti

00000286 <__vector_18>:
	//printf("Exit\n");
}



SIGNAL(SIG_USART_RECV) {
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	ef 93       	push	r30
     294:	ff 93       	push	r31
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     296:	80 91 c6 00 	lds	r24, 0x00C6
	rbuf[r_in & RMASK] = c;
     29a:	e0 91 d5 01 	lds	r30, 0x01D5
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	ef 71       	andi	r30, 0x1F	; 31
     2a2:	f0 70       	andi	r31, 0x00	; 0
     2a4:	ee 51       	subi	r30, 0x1E	; 30
     2a6:	fe 4f       	sbci	r31, 0xFE	; 254
     2a8:	80 83       	st	Z, r24
	r_in++;
     2aa:	80 91 d5 01 	lds	r24, 0x01D5
     2ae:	8f 5f       	subi	r24, 0xFF	; 255
     2b0:	80 93 d5 01 	sts	0x01D5, r24
}
     2b4:	ff 91       	pop	r31
     2b6:	ef 91       	pop	r30
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     2d6:	90 91 02 02 	lds	r25, 0x0202
     2da:	80 91 05 02 	lds	r24, 0x0205
     2de:	98 17       	cp	r25, r24
     2e0:	81 f0       	breq	.+32     	; 0x302 <__vector_19+0x3e>
		UDR0 = tbuf[t_out & TMASK];
     2e2:	e0 91 05 02 	lds	r30, 0x0205
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	ef 71       	andi	r30, 0x1F	; 31
     2ea:	f0 70       	andi	r31, 0x00	; 0
     2ec:	ea 5f       	subi	r30, 0xFA	; 250
     2ee:	fd 4f       	sbci	r31, 0xFD	; 253
     2f0:	80 81       	ld	r24, Z
     2f2:	80 93 c6 00 	sts	0x00C6, r24
		t_out++;	
     2f6:	80 91 05 02 	lds	r24, 0x0205
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	80 93 05 02 	sts	0x0205, r24
     300:	05 c0       	rjmp	.+10     	; 0x30c <__vector_19+0x48>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     302:	e1 ec       	ldi	r30, 0xC1	; 193
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	8f 7d       	andi	r24, 0xDF	; 223
     30a:	80 83       	st	Z, r24
	}
}
     30c:	ff 91       	pop	r31
     30e:	ef 91       	pop	r30
     310:	9f 91       	pop	r25
     312:	8f 91       	pop	r24
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <tbuflen>:

char tbuflen(void) {
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     31e:	80 91 02 02 	lds	r24, 0x0202
     322:	90 91 05 02 	lds	r25, 0x0205
}
     326:	89 1b       	sub	r24, r25
     328:	08 95       	ret

0000032a <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     32a:	1f 93       	push	r17
     32c:	cf 93       	push	r28
     32e:	df 93       	push	r29
     330:	18 2f       	mov	r17, r24
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     332:	c0 e2       	ldi	r28, 0x20	; 32
     334:	d0 e0       	ldi	r29, 0x00	; 0
     336:	0e 94 8f 01 	call	0x31e	; 0x31e <tbuflen>
     33a:	9e 01       	movw	r18, r28
     33c:	28 1b       	sub	r18, r24
     33e:	31 09       	sbc	r19, r1
     340:	23 30       	cpi	r18, 0x03	; 3
     342:	31 05       	cpc	r19, r1
     344:	c4 f3       	brlt	.-16     	; 0x336 <UART_putchar+0xc>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     346:	e0 91 02 02 	lds	r30, 0x0202
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	ef 71       	andi	r30, 0x1F	; 31
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	ea 5f       	subi	r30, 0xFA	; 250
     352:	fd 4f       	sbci	r31, 0xFD	; 253
     354:	10 83       	st	Z, r17
	t_in++;	
     356:	80 91 02 02 	lds	r24, 0x0202
     35a:	8f 5f       	subi	r24, 0xFF	; 255
     35c:	80 93 02 02 	sts	0x0202, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     360:	e1 ec       	ldi	r30, 0xC1	; 193
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	80 62       	ori	r24, 0x20	; 32
     368:	80 83       	st	Z, r24
	return(0);
}
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	08 95       	ret

00000376 <rbuflen>:

char rbuflen(void) {
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     376:	80 91 d5 01 	lds	r24, 0x01D5
     37a:	90 91 04 02 	lds	r25, 0x0204
}
     37e:	89 1b       	sub	r24, r25
     380:	08 95       	ret

00000382 <UART_getchar>:
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     382:	0e 94 bb 01 	call	0x376	; 0x376 <rbuflen>
     386:	88 23       	and	r24, r24
     388:	e1 f3       	breq	.-8      	; 0x382 <UART_getchar>
	c = rbuf[r_out & RMASK];
     38a:	e0 91 04 02 	lds	r30, 0x0204
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	ef 71       	andi	r30, 0x1F	; 31
     392:	f0 70       	andi	r31, 0x00	; 0
     394:	ee 51       	subi	r30, 0x1E	; 30
     396:	fe 4f       	sbci	r31, 0xFE	; 254
     398:	80 81       	ld	r24, Z
	r_out++;	
     39a:	90 91 04 02 	lds	r25, 0x0204
     39e:	9f 5f       	subi	r25, 0xFF	; 255
     3a0:	90 93 04 02 	sts	0x0204, r25
	return(c);
}
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	08 95       	ret

000003a8 <exp_slope>:
}




int16_t exp_slope(int16_t temp) {
     3a8:	22 27       	eor	r18, r18
     3aa:	33 27       	eor	r19, r19
     3ac:	28 1b       	sub	r18, r24
     3ae:	39 0b       	sbc	r19, r25
     3b0:	12 f4       	brpl	.+4      	; 0x3b6 <exp_slope+0xe>
     3b2:	21 5f       	subi	r18, 0xF1	; 241
     3b4:	3f 4f       	sbci	r19, 0xFF	; 255
     3b6:	c9 01       	movw	r24, r18
     3b8:	95 95       	asr	r25
     3ba:	87 95       	ror	r24
     3bc:	95 95       	asr	r25
     3be:	87 95       	ror	r24
     3c0:	95 95       	asr	r25
     3c2:	87 95       	ror	r24
     3c4:	95 95       	asr	r25
     3c6:	87 95       	ror	r24
     3c8:	9c 01       	movw	r18, r24
     3ca:	22 0f       	add	r18, r18
     3cc:	33 1f       	adc	r19, r19
     3ce:	88 0f       	add	r24, r24
     3d0:	99 1f       	adc	r25, r25
     3d2:	88 0f       	add	r24, r24
     3d4:	99 1f       	adc	r25, r25
     3d6:	88 0f       	add	r24, r24
     3d8:	99 1f       	adc	r25, r25
     3da:	28 0f       	add	r18, r24
     3dc:	39 1f       	adc	r19, r25
     3de:	21 5b       	subi	r18, 0xB1	; 177
     3e0:	3e 4f       	sbci	r19, 0xFE	; 254
	return 10 * (-temp/16 + 32) + 15;
}
     3e2:	82 2f       	mov	r24, r18
     3e4:	93 2f       	mov	r25, r19
     3e6:	08 95       	ret

000003e8 <get_slope2>:


int16_t get_slope2() {
	static int16_t last_slope = 0;
//	last_slope = (200*(t_array[5]-t_array[2]) / 16 +  2*last_slope) / 3;
	last_slope = (16*(t_array[5]-t_array[2]) +  2*last_slope) / 3;
     3e8:	80 91 e0 01 	lds	r24, 0x01E0
     3ec:	90 91 e1 01 	lds	r25, 0x01E1
     3f0:	20 91 da 01 	lds	r18, 0x01DA
     3f4:	30 91 db 01 	lds	r19, 0x01DB
     3f8:	82 1b       	sub	r24, r18
     3fa:	93 0b       	sbc	r25, r19
     3fc:	88 0f       	add	r24, r24
     3fe:	99 1f       	adc	r25, r25
     400:	88 0f       	add	r24, r24
     402:	99 1f       	adc	r25, r25
     404:	88 0f       	add	r24, r24
     406:	99 1f       	adc	r25, r25
     408:	20 91 ce 01 	lds	r18, 0x01CE
     40c:	30 91 cf 01 	lds	r19, 0x01CF
     410:	82 0f       	add	r24, r18
     412:	93 1f       	adc	r25, r19
     414:	88 0f       	add	r24, r24
     416:	99 1f       	adc	r25, r25
     418:	63 e0       	ldi	r22, 0x03	; 3
     41a:	70 e0       	ldi	r23, 0x00	; 0
     41c:	0e 94 ce 0b 	call	0x179c	; 0x179c <__divmodhi4>
     420:	86 2f       	mov	r24, r22
     422:	97 2f       	mov	r25, r23
     424:	60 93 ce 01 	sts	0x01CE, r22
     428:	70 93 cf 01 	sts	0x01CF, r23
	return last_slope;
}
     42c:	08 95       	ret

0000042e <add_value>:
//
// Fügt einen Meßwert zum Ringspeicher hinzu
// Der Ringspeicher enthält die letzten 6 Werte
// t_array[5] ist der neuste Wert
//
void add_value(uint16_t value) {
     42e:	48 2f       	mov	r20, r24
     430:	59 2f       	mov	r21, r25
	uint8_t i;
	if(t_array[0]==0) {
     432:	80 91 d6 01 	lds	r24, 0x01D6
     436:	90 91 d7 01 	lds	r25, 0x01D7
     43a:	89 2b       	or	r24, r25
     43c:	e1 f4       	brne	.+56     	; 0x476 <add_value+0x48>
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     43e:	e0 ee       	ldi	r30, 0xE0	; 224
     440:	f1 e0       	ldi	r31, 0x01	; 1
     442:	40 83       	st	Z, r20
     444:	51 83       	std	Z+1, r21	; 0x01
     446:	df 01       	movw	r26, r30
     448:	12 97       	sbiw	r26, 0x02	; 2
     44a:	4c 93       	st	X, r20
     44c:	11 96       	adiw	r26, 0x01	; 1
     44e:	5c 93       	st	X, r21
     450:	df 01       	movw	r26, r30
     452:	14 97       	sbiw	r26, 0x04	; 4
     454:	4c 93       	st	X, r20
     456:	11 96       	adiw	r26, 0x01	; 1
     458:	5c 93       	st	X, r21
     45a:	df 01       	movw	r26, r30
     45c:	16 97       	sbiw	r26, 0x06	; 6
     45e:	4c 93       	st	X, r20
     460:	11 96       	adiw	r26, 0x01	; 1
     462:	5c 93       	st	X, r21
     464:	df 01       	movw	r26, r30
     466:	18 97       	sbiw	r26, 0x08	; 8
     468:	4c 93       	st	X, r20
     46a:	11 96       	adiw	r26, 0x01	; 1
     46c:	5c 93       	st	X, r21
     46e:	3a 97       	sbiw	r30, 0x0a	; 10
     470:	40 83       	st	Z, r20
     472:	51 83       	std	Z+1, r21	; 0x01
     474:	08 95       	ret
     476:	e6 ed       	ldi	r30, 0xD6	; 214
     478:	f1 e0       	ldi	r31, 0x01	; 1
	}
	else {
		for(i=0;i<5;i++) {
     47a:	20 ee       	ldi	r18, 0xE0	; 224
     47c:	31 e0       	ldi	r19, 0x01	; 1
			t_array[i]=t_array[i+1];
     47e:	82 81       	ldd	r24, Z+2	; 0x02
     480:	93 81       	ldd	r25, Z+3	; 0x03
     482:	81 93       	st	Z+, r24
     484:	91 93       	st	Z+, r25
	uint8_t i;
	if(t_array[0]==0) {
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     486:	e2 17       	cp	r30, r18
     488:	f3 07       	cpc	r31, r19
     48a:	c9 f7       	brne	.-14     	; 0x47e <add_value+0x50>
			t_array[i]=t_array[i+1];
		}
		t_array[5] = value;
     48c:	24 2f       	mov	r18, r20
     48e:	35 2f       	mov	r19, r21
     490:	30 93 e1 01 	sts	0x01E1, r19
     494:	20 93 e0 01 	sts	0x01E0, r18
		slope2 = (10*(t_array[5]-t_array[4]) + 19*slope2) / 20;
     498:	80 91 de 01 	lds	r24, 0x01DE
     49c:	90 91 df 01 	lds	r25, 0x01DF
     4a0:	28 1b       	sub	r18, r24
     4a2:	39 0b       	sbc	r19, r25
     4a4:	c9 01       	movw	r24, r18
     4a6:	88 0f       	add	r24, r24
     4a8:	99 1f       	adc	r25, r25
     4aa:	22 0f       	add	r18, r18
     4ac:	33 1f       	adc	r19, r19
     4ae:	22 0f       	add	r18, r18
     4b0:	33 1f       	adc	r19, r19
     4b2:	22 0f       	add	r18, r18
     4b4:	33 1f       	adc	r19, r19
     4b6:	82 0f       	add	r24, r18
     4b8:	93 1f       	adc	r25, r19
     4ba:	60 91 d3 01 	lds	r22, 0x01D3
     4be:	70 91 d4 01 	lds	r23, 0x01D4
     4c2:	9b 01       	movw	r18, r22
     4c4:	22 0f       	add	r18, r18
     4c6:	33 1f       	adc	r19, r19
     4c8:	a9 01       	movw	r20, r18
     4ca:	44 0f       	add	r20, r20
     4cc:	55 1f       	adc	r21, r21
     4ce:	44 0f       	add	r20, r20
     4d0:	55 1f       	adc	r21, r21
     4d2:	44 0f       	add	r20, r20
     4d4:	55 1f       	adc	r21, r21
     4d6:	24 0f       	add	r18, r20
     4d8:	35 1f       	adc	r19, r21
     4da:	26 0f       	add	r18, r22
     4dc:	37 1f       	adc	r19, r23
     4de:	82 0f       	add	r24, r18
     4e0:	93 1f       	adc	r25, r19
     4e2:	64 e1       	ldi	r22, 0x14	; 20
     4e4:	70 e0       	ldi	r23, 0x00	; 0
     4e6:	0e 94 ce 0b 	call	0x179c	; 0x179c <__divmodhi4>
     4ea:	70 93 d4 01 	sts	0x01D4, r23
     4ee:	60 93 d3 01 	sts	0x01D3, r22
     4f2:	08 95       	ret

000004f4 <get_slope>:
//********************************************
//
// Gibt die gemittelte Steigung
// über die letzten 4 Sekunden zurück
//
int16_t get_slope() {
     4f4:	ae ed       	ldi	r26, 0xDE	; 222
     4f6:	b1 e0       	ldi	r27, 0x01	; 1
     4f8:	fd 01       	movw	r30, r26
     4fa:	21 91       	ld	r18, Z+
     4fc:	31 91       	ld	r19, Z+
     4fe:	80 91 d8 01 	lds	r24, 0x01D8
     502:	90 91 d9 01 	lds	r25, 0x01D9
     506:	28 1b       	sub	r18, r24
     508:	39 0b       	sbc	r19, r25
     50a:	c9 01       	movw	r24, r18
     50c:	88 0f       	add	r24, r24
     50e:	99 1f       	adc	r25, r25
     510:	88 0f       	add	r24, r24
     512:	99 1f       	adc	r25, r25
     514:	82 0f       	add	r24, r18
     516:	93 1f       	adc	r25, r19
     518:	18 97       	sbiw	r26, 0x08	; 8
     51a:	40 81       	ld	r20, Z
     51c:	51 81       	ldd	r21, Z+1	; 0x01
     51e:	2d 91       	ld	r18, X+
     520:	3c 91       	ld	r19, X
     522:	11 97       	sbiw	r26, 0x01	; 1
     524:	42 1b       	sub	r20, r18
     526:	53 0b       	sbc	r21, r19
     528:	9a 01       	movw	r18, r20
     52a:	22 0f       	add	r18, r18
     52c:	33 1f       	adc	r19, r19
     52e:	24 0f       	add	r18, r20
     530:	35 1f       	adc	r19, r21
     532:	82 0f       	add	r24, r18
     534:	93 1f       	adc	r25, r19
     536:	16 96       	adiw	r26, 0x06	; 6
     538:	4d 91       	ld	r20, X+
     53a:	5c 91       	ld	r21, X
     53c:	17 97       	sbiw	r26, 0x07	; 7
     53e:	14 96       	adiw	r26, 0x04	; 4
     540:	2d 91       	ld	r18, X+
     542:	3c 91       	ld	r19, X
     544:	15 97       	sbiw	r26, 0x05	; 5
     546:	42 1b       	sub	r20, r18
     548:	53 0b       	sbc	r21, r19
     54a:	9a 01       	movw	r18, r20
     54c:	22 0f       	add	r18, r18
     54e:	33 1f       	adc	r19, r19
     550:	24 0f       	add	r18, r20
     552:	35 1f       	adc	r19, r21
     554:	a9 01       	movw	r20, r18
     556:	44 0f       	add	r20, r20
     558:	55 1f       	adc	r21, r21
     55a:	44 0f       	add	r20, r20
     55c:	55 1f       	adc	r21, r21
     55e:	24 0f       	add	r18, r20
     560:	35 1f       	adc	r19, r21
     562:	82 0f       	add	r24, r18
     564:	93 1f       	adc	r25, r19
     566:	69 e0       	ldi	r22, 0x09	; 9
     568:	70 e0       	ldi	r23, 0x00	; 0
     56a:	0e 94 ce 0b 	call	0x179c	; 0x179c <__divmodhi4>
     56e:	86 2f       	mov	r24, r22
     570:	97 2f       	mov	r25, r23
	s1 = t_array[5] - t_array[0];
	s2 = t_array[4] - t_array[1];
	s3 = t_array[3] - t_array[2];
	
	return ((3*s1+5*s2+15*s3)/9);
}
     572:	08 95       	ret

00000574 <get_last_slope>:
//********************************************
//
// Gibt die aktuelle Steigung der Temperatur zurück
// in 0.1°C in 4s
//
int16_t	get_last_slope() {
     574:	20 91 e0 01 	lds	r18, 0x01E0
     578:	30 91 e1 01 	lds	r19, 0x01E1
     57c:	80 91 de 01 	lds	r24, 0x01DE
     580:	90 91 df 01 	lds	r25, 0x01DF
     584:	28 1b       	sub	r18, r24
     586:	39 0b       	sbc	r19, r25
    return (t_array[5] - t_array[4]);
}
     588:	82 2f       	mov	r24, r18
     58a:	93 2f       	mov	r25, r19
     58c:	08 95       	ret

0000058e <_beep>:



void _beep(uint16_t duration_ms){
	uint16_t i;
	BUZZER_ON;
     58e:	e5 e2       	ldi	r30, 0x25	; 37
     590:	f0 e0       	ldi	r31, 0x00	; 0
     592:	20 81       	ld	r18, Z
     594:	20 68       	ori	r18, 0x80	; 128
     596:	20 83       	st	Z, r18
	for(i=0;i<(duration_ms/20);i++) _delay_ms(20);
     598:	64 e1       	ldi	r22, 0x14	; 20
     59a:	70 e0       	ldi	r23, 0x00	; 0
     59c:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__udivmodhi4>
     5a0:	86 2f       	mov	r24, r22
     5a2:	97 2f       	mov	r25, r23
     5a4:	00 97       	sbiw	r24, 0x00	; 0
     5a6:	61 f0       	breq	.+24     	; 0x5c0 <_beep+0x32>
     5a8:	20 e0       	ldi	r18, 0x00	; 0
     5aa:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     5ac:	48 e8       	ldi	r20, 0x88	; 136
     5ae:	53 e1       	ldi	r21, 0x13	; 19
     5b0:	fa 01       	movw	r30, r20
     5b2:	31 97       	sbiw	r30, 0x01	; 1
     5b4:	f1 f7       	brne	.-4      	; 0x5b2 <_beep+0x24>
     5b6:	2f 5f       	subi	r18, 0xFF	; 255
     5b8:	3f 4f       	sbci	r19, 0xFF	; 255
     5ba:	28 17       	cp	r18, r24
     5bc:	39 07       	cpc	r19, r25
     5be:	c0 f3       	brcs	.-16     	; 0x5b0 <_beep+0x22>
	BUZZER_OFF;
     5c0:	e5 e2       	ldi	r30, 0x25	; 37
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	8f 77       	andi	r24, 0x7F	; 127
     5c8:	80 83       	st	Z, r24
}
     5ca:	08 95       	ret

000005cc <set_relais>:

//***************************************************
//
// Relais Ein- und Ausschalen
//
void set_relais(uint8_t on) {
     5cc:	1f 93       	push	r17
     5ce:	18 2f       	mov	r17, r24
	static uint8_t last = 0;
	if(on) {
     5d0:	88 23       	and	r24, r24
     5d2:	71 f0       	breq	.+28     	; 0x5f0 <set_relais+0x24>
		if(on != last) printf(">>> Relais ON\n");
     5d4:	80 91 cd 01 	lds	r24, 0x01CD
     5d8:	18 17       	cp	r17, r24
     5da:	21 f0       	breq	.+8      	; 0x5e4 <set_relais+0x18>
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	91 e0       	ldi	r25, 0x01	; 1
     5e0:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <puts>
		RELAIS_ON;
     5e4:	e5 e2       	ldi	r30, 0x25	; 37
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	80 64       	ori	r24, 0x40	; 64
     5ec:	80 83       	st	Z, r24
     5ee:	0d c0       	rjmp	.+26     	; 0x60a <set_relais+0x3e>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     5f0:	80 91 cd 01 	lds	r24, 0x01CD
     5f4:	88 23       	and	r24, r24
     5f6:	21 f0       	breq	.+8      	; 0x600 <set_relais+0x34>
     5f8:	8e e0       	ldi	r24, 0x0E	; 14
     5fa:	91 e0       	ldi	r25, 0x01	; 1
     5fc:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <puts>
		RELAIS_OFF;
     600:	e5 e2       	ldi	r30, 0x25	; 37
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	80 81       	ld	r24, Z
     606:	8f 7b       	andi	r24, 0xBF	; 191
     608:	80 83       	st	Z, r24
	}
	last = on;
     60a:	10 93 cd 01 	sts	0x01CD, r17
}
     60e:	1f 91       	pop	r17
     610:	08 95       	ret

00000612 <beep>:
	BUZZER_OFF;
}


void	beep(uint8_t type){
	cli();
     612:	f8 94       	cli
	wdt_reset();
     614:	a8 95       	wdr
	switch(type){
     616:	83 30       	cpi	r24, 0x03	; 3
     618:	89 f0       	breq	.+34     	; 0x63c <beep+0x2a>
     61a:	84 30       	cpi	r24, 0x04	; 4
     61c:	28 f4       	brcc	.+10     	; 0x628 <beep+0x16>
     61e:	81 30       	cpi	r24, 0x01	; 1
     620:	41 f0       	breq	.+16     	; 0x632 <beep+0x20>
     622:	82 30       	cpi	r24, 0x02	; 2
     624:	71 f5       	brne	.+92     	; 0x682 <beep+0x70>
     626:	14 c0       	rjmp	.+40     	; 0x650 <beep+0x3e>
     628:	84 30       	cpi	r24, 0x04	; 4
     62a:	69 f0       	breq	.+26     	; 0x646 <beep+0x34>
     62c:	86 30       	cpi	r24, 0x06	; 6
     62e:	49 f5       	brne	.+82     	; 0x682 <beep+0x70>
     630:	1c c0       	rjmp	.+56     	; 0x66a <beep+0x58>
	case BEEP_SHORT:
		_beep(120);
     632:	88 e7       	ldi	r24, 0x78	; 120
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     63a:	23 c0       	rjmp	.+70     	; 0x682 <beep+0x70>
		break;
	case BEEP_LONG:
		_beep(200);
     63c:	88 ec       	ldi	r24, 0xC8	; 200
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     644:	1e c0       	rjmp	.+60     	; 0x682 <beep+0x70>
		break;
	case BEEP_XLONG:
		_beep(850);
     646:	82 e5       	ldi	r24, 0x52	; 82
     648:	93 e0       	ldi	r25, 0x03	; 3
     64a:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     64e:	19 c0       	rjmp	.+50     	; 0x682 <beep+0x70>
		break;
	case BEEP_2SHORT:
		_beep(80);
     650:	80 e5       	ldi	r24, 0x50	; 80
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     658:	80 e2       	ldi	r24, 0x20	; 32
     65a:	9e e4       	ldi	r25, 0x4E	; 78
     65c:	01 97       	sbiw	r24, 0x01	; 1
     65e:	f1 f7       	brne	.-4      	; 0x65c <beep+0x4a>
		_delay_ms(80);
		_beep(80);
     660:	80 e5       	ldi	r24, 0x50	; 80
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     668:	0c c0       	rjmp	.+24     	; 0x682 <beep+0x70>
		break;
	case BEEP_SHORT_LONG:
		_beep(100);
     66a:	84 e6       	ldi	r24, 0x64	; 100
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     672:	88 ec       	ldi	r24, 0xC8	; 200
     674:	9f ea       	ldi	r25, 0xAF	; 175
     676:	01 97       	sbiw	r24, 0x01	; 1
     678:	f1 f7       	brne	.-4      	; 0x676 <beep+0x64>
		_delay_ms(180);
		_beep(350);		
     67a:	8e e5       	ldi	r24, 0x5E	; 94
     67c:	91 e0       	ldi	r25, 0x01	; 1
     67e:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
	}
	sei();	
     682:	78 94       	sei
	printf("Beep\n");
     684:	8d e1       	ldi	r24, 0x1D	; 29
     686:	91 e0       	ldi	r25, 0x01	; 1
     688:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <puts>
}
     68c:	08 95       	ret

0000068e <__vector_1>:

//*******************************************
//
// Taster IQR und Entprellung
//
SIGNAL(SIG_INTERRUPT0) {
     68e:	1f 92       	push	r1
     690:	0f 92       	push	r0
     692:	0f b6       	in	r0, 0x3f	; 63
     694:	0f 92       	push	r0
     696:	11 24       	eor	r1, r1
     698:	2f 93       	push	r18
     69a:	3f 93       	push	r19
     69c:	4f 93       	push	r20
     69e:	5f 93       	push	r21
     6a0:	6f 93       	push	r22
     6a2:	7f 93       	push	r23
     6a4:	8f 93       	push	r24
     6a6:	9f 93       	push	r25
     6a8:	af 93       	push	r26
     6aa:	bf 93       	push	r27
     6ac:	ef 93       	push	r30
     6ae:	ff 93       	push	r31
	static uint8_t running = 0;
	
	if(running | TCNT1H | TCNT1L){
     6b0:	80 91 85 00 	lds	r24, 0x0085
     6b4:	20 91 84 00 	lds	r18, 0x0084
     6b8:	90 91 d0 01 	lds	r25, 0x01D0
     6bc:	89 2b       	or	r24, r25
     6be:	82 2b       	or	r24, r18
     6c0:	09 f0       	breq	.+2      	; 0x6c4 <__vector_1+0x36>
     6c2:	6d c0       	rjmp	.+218    	; 0x79e <__vector_1+0x110>
//		printf("X");
		return;
	}
	running = 1;
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	80 93 d0 01 	sts	0x01D0, r24
	wdt_reset();
     6ca:	a8 95       	wdr
	
	uint16_t i;
	uint16_t c = 0;
	EIMSK = 0;
     6cc:	1d ba       	out	0x1d, r1	; 29
	sei();
     6ce:	78 94       	sei
     6d0:	20 e0       	ldi	r18, 0x00	; 0
     6d2:	30 e0       	ldi	r19, 0x00	; 0
     6d4:	40 e0       	ldi	r20, 0x00	; 0
     6d6:	50 e0       	ldi	r21, 0x00	; 0
	//printf("In");
	for(i=0;i<1000;i++) if((PIND & (1<<SWITCH))) c++;
     6d8:	e9 e2       	ldi	r30, 0x29	; 41
     6da:	f0 e0       	ldi	r31, 0x00	; 0
     6dc:	80 81       	ld	r24, Z
     6de:	82 ff       	sbrs	r24, 2
     6e0:	02 c0       	rjmp	.+4      	; 0x6e6 <__vector_1+0x58>
     6e2:	4f 5f       	subi	r20, 0xFF	; 255
     6e4:	5f 4f       	sbci	r21, 0xFF	; 255
     6e6:	2f 5f       	subi	r18, 0xFF	; 255
     6e8:	3f 4f       	sbci	r19, 0xFF	; 255
     6ea:	83 e0       	ldi	r24, 0x03	; 3
     6ec:	28 3e       	cpi	r18, 0xE8	; 232
     6ee:	38 07       	cpc	r19, r24
     6f0:	a9 f7       	brne	.-22     	; 0x6dc <__vector_1+0x4e>
	//printf(" %i ", c);

	if(c < 200) {
     6f2:	48 3c       	cpi	r20, 0xC8	; 200
     6f4:	51 05       	cpc	r21, r1
     6f6:	08 f0       	brcs	.+2      	; 0x6fa <__vector_1+0x6c>
     6f8:	4d c0       	rjmp	.+154    	; 0x794 <__vector_1+0x106>
		TCNT1L = 1;
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	80 93 84 00 	sts	0x0084, r24
		TIMER1_RUN;
     700:	82 e0       	ldi	r24, 0x02	; 2
     702:	80 93 81 00 	sts	0x0081, r24
		switch(mode) {
     706:	80 91 03 02 	lds	r24, 0x0203
     70a:	88 23       	and	r24, r24
     70c:	09 f0       	breq	.+2      	; 0x710 <__vector_1+0x82>
     70e:	3c c0       	rjmp	.+120    	; 0x788 <__vector_1+0xfa>
		case MODE_OFF:
			mode = MODE_ON;
     710:	81 e0       	ldi	r24, 0x01	; 1
     712:	80 93 03 02 	sts	0x0203, r24
			set_relais(1);
     716:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED1_ON;			// orange
     71a:	eb e2       	ldi	r30, 0x2B	; 43
     71c:	f0 e0       	ldi	r31, 0x00	; 0
     71e:	80 81       	ld	r24, Z
     720:	80 61       	ori	r24, 0x10	; 16
     722:	80 83       	st	Z, r24
			STATUS_LED2_ON;
     724:	80 81       	ld	r24, Z
     726:	88 60       	ori	r24, 0x08	; 8
     728:	80 83       	st	Z, r24
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     72a:	4a 99       	sbic	0x09, 2	; 9
     72c:	16 c0       	rjmp	.+44     	; 0x75a <__vector_1+0xcc>
     72e:	20 e0       	ldi	r18, 0x00	; 0
     730:	30 e0       	ldi	r19, 0x00	; 0
     732:	44 ec       	ldi	r20, 0xC4	; 196
     734:	59 e0       	ldi	r21, 0x09	; 9
     736:	e9 e2       	ldi	r30, 0x29	; 41
     738:	f0 e0       	ldi	r31, 0x00	; 0
				c++;
     73a:	2f 5f       	subi	r18, 0xFF	; 255
     73c:	3f 4f       	sbci	r19, 0xFF	; 255
     73e:	ca 01       	movw	r24, r20
     740:	01 97       	sbiw	r24, 0x01	; 1
     742:	f1 f7       	brne	.-4      	; 0x740 <__vector_1+0xb2>
			mode = MODE_ON;
			set_relais(1);
			STATUS_LED1_ON;			// orange
			STATUS_LED2_ON;
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     744:	80 81       	ld	r24, Z
     746:	82 fd       	sbrc	r24, 2
     748:	05 c0       	rjmp	.+10     	; 0x754 <__vector_1+0xc6>
     74a:	81 e0       	ldi	r24, 0x01	; 1
     74c:	2c 32       	cpi	r18, 0x2C	; 44
     74e:	38 07       	cpc	r19, r24
     750:	a1 f7       	brne	.-24     	; 0x73a <__vector_1+0xac>
     752:	07 c0       	rjmp	.+14     	; 0x762 <__vector_1+0xd4>
				c++;
				_delay_ms (10);
			}
			//printf("c: %i", c);

			if(c < 300) {
     754:	2c 52       	subi	r18, 0x2C	; 44
     756:	31 40       	sbci	r19, 0x01	; 1
     758:	20 f4       	brcc	.+8      	; 0x762 <__vector_1+0xd4>
				// normal einnschalten
				mode = MODE_ON;
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	80 93 03 02 	sts	0x0203, r24
     760:	19 c0       	rjmp	.+50     	; 0x794 <__vector_1+0x106>
			}
			else {
				// einschalten, aber ohne Hitzeschutz
				mode = MODE_ON_NO_PROT;
     762:	82 e0       	ldi	r24, 0x02	; 2
     764:	80 93 03 02 	sts	0x0203, r24
				printf("Temperature Protection Off!\n");
     768:	82 e2       	ldi	r24, 0x22	; 34
     76a:	91 e0       	ldi	r25, 0x01	; 1
     76c:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <puts>
				STATUS_LED1_OFF;		// rot
     770:	eb e2       	ldi	r30, 0x2B	; 43
     772:	f0 e0       	ldi	r31, 0x00	; 0
     774:	80 81       	ld	r24, Z
     776:	8f 7e       	andi	r24, 0xEF	; 239
     778:	80 83       	st	Z, r24
				STATUS_LED2_ON;
     77a:	80 81       	ld	r24, Z
     77c:	88 60       	ori	r24, 0x08	; 8
     77e:	80 83       	st	Z, r24
				beep(BEEP_SHORT_LONG);
     780:	86 e0       	ldi	r24, 0x06	; 6
     782:	0e 94 09 03 	call	0x612	; 0x612 <beep>
     786:	06 c0       	rjmp	.+12     	; 0x794 <__vector_1+0x106>
			break;
		case MODE_ON:
		case MODE_ON_NO_PROT:
		case MODE_TEMP_PROT:
		default:
			printf("\nxXx\n");
     788:	8e e3       	ldi	r24, 0x3E	; 62
     78a:	91 e0       	ldi	r25, 0x01	; 1
     78c:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <puts>
			mode = MODE_OFF;
     790:	10 92 03 02 	sts	0x0203, r1
		}
	}
//	printf("Out\n");
	EIFR 		= (1<<INTF0);
     794:	81 e0       	ldi	r24, 0x01	; 1
     796:	8c bb       	out	0x1c, r24	; 28
	EIMSK 	= (1<<INT0);
     798:	8d bb       	out	0x1d, r24	; 29
	running 	= 0;
     79a:	10 92 d0 01 	sts	0x01D0, r1
	//printf("Exit\n");
}
     79e:	ff 91       	pop	r31
     7a0:	ef 91       	pop	r30
     7a2:	bf 91       	pop	r27
     7a4:	af 91       	pop	r26
     7a6:	9f 91       	pop	r25
     7a8:	8f 91       	pop	r24
     7aa:	7f 91       	pop	r23
     7ac:	6f 91       	pop	r22
     7ae:	5f 91       	pop	r21
     7b0:	4f 91       	pop	r20
     7b2:	3f 91       	pop	r19
     7b4:	2f 91       	pop	r18
     7b6:	0f 90       	pop	r0
     7b8:	0f be       	out	0x3f, r0	; 63
     7ba:	0f 90       	pop	r0
     7bc:	1f 90       	pop	r1
     7be:	18 95       	reti

000007c0 <get_temperature>:
//********************************************
//
// Liest die vom MLX90614 gemessene Temperatur aus
// Rückgabe in 0.1°C, also 215 = 21.5°C
//
uint16_t get_temperature(uint8_t adr) {
     7c0:	1f 93       	push	r17
     7c2:	cf 93       	push	r28
     7c4:	df 93       	push	r29
     7c6:	18 2f       	mov	r17, r24
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	if(i2c_start(MLX90614_WRITE)) return DEFAULT_TEMP;
     7c8:	84 eb       	ldi	r24, 0xB4	; 180
     7ca:	0e 94 a4 06 	call	0xd48	; 0xd48 <i2c_start>
     7ce:	88 23       	and	r24, r24
     7d0:	29 f5       	brne	.+74     	; 0x81c <get_temperature+0x5c>
	if(i2c_write(adr)) return DEFAULT_TEMP;
     7d2:	81 2f       	mov	r24, r17
     7d4:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_write>
     7d8:	88 23       	and	r24, r24
     7da:	01 f5       	brne	.+64     	; 0x81c <get_temperature+0x5c>
	
	ret = i2c_rep_start(MLX90614_READ);
     7dc:	85 eb       	ldi	r24, 0xB5	; 181
     7de:	0e 94 db 06 	call	0xdb6	; 0xdb6 <i2c_rep_start>
	if(ret) {
     7e2:	88 23       	and	r24, r24
     7e4:	19 f0       	breq	.+6      	; 0x7ec <get_temperature+0x2c>
		i2c_rep_start(MLX90614_READ);
     7e6:	85 eb       	ldi	r24, 0xB5	; 181
     7e8:	0e 94 db 06 	call	0xdb6	; 0xdb6 <i2c_rep_start>
   }

	lo = i2c_read_ack();
     7ec:	0e 94 2f 07 	call	0xe5e	; 0xe5e <i2c_read_ack>
     7f0:	18 2f       	mov	r17, r24
	hi = i2c_read_ack();
     7f2:	0e 94 2f 07 	call	0xe5e	; 0xe5e <i2c_read_ack>
	raw = (uint16_t)(hi<<8)+lo;
     7f6:	38 2f       	mov	r19, r24
     7f8:	20 e0       	ldi	r18, 0x00	; 0
     7fa:	e9 01       	movw	r28, r18
     7fc:	c1 0f       	add	r28, r17
     7fe:	d1 1d       	adc	r29, r1
	pec = i2c_read_ack();
     800:	0e 94 2f 07 	call	0xe5e	; 0xe5e <i2c_read_ack>
	
	i2c_stop();
     804:	0e 94 59 07 	call	0xeb2	; 0xeb2 <i2c_stop>
	
	if(raw & 0x8000) return DEFAULT_TEMP;
     808:	dd 23       	and	r29, r29
     80a:	44 f0       	brlt	.+16     	; 0x81c <get_temperature+0x5c>
	
	return (raw / 5 - 2731); 					// 1 = 0.1°C
     80c:	ce 01       	movw	r24, r28
     80e:	65 e0       	ldi	r22, 0x05	; 5
     810:	70 e0       	ldi	r23, 0x00	; 0
     812:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__udivmodhi4>
     816:	6b 5a       	subi	r22, 0xAB	; 171
     818:	7a 40       	sbci	r23, 0x0A	; 10
     81a:	02 c0       	rjmp	.+4      	; 0x820 <get_temperature+0x60>
     81c:	66 e9       	ldi	r22, 0x96	; 150
     81e:	70 e0       	ldi	r23, 0x00	; 0
}
     820:	86 2f       	mov	r24, r22
     822:	97 2f       	mov	r25, r23
     824:	df 91       	pop	r29
     826:	cf 91       	pop	r28
     828:	1f 91       	pop	r17
     82a:	08 95       	ret

0000082c <print_array>:
//*********************************************
//
// Gibt den Temperatur Ringspeicher
// über den UART aus
//
void print_array(){
     82c:	cf 92       	push	r12
     82e:	df 92       	push	r13
     830:	ef 92       	push	r14
     832:	ff 92       	push	r15
     834:	0f 93       	push	r16
     836:	1f 93       	push	r17
	uint8_t i;
  	printf("Array:");
     838:	00 d0       	rcall	.+0      	; 0x83a <print_array+0xe>
     83a:	83 e4       	ldi	r24, 0x43	; 67
     83c:	91 e0       	ldi	r25, 0x01	; 1
     83e:	ad b7       	in	r26, 0x3d	; 61
     840:	be b7       	in	r27, 0x3e	; 62
     842:	12 96       	adiw	r26, 0x02	; 2
     844:	9c 93       	st	X, r25
     846:	8e 93       	st	-X, r24
     848:	11 97       	sbiw	r26, 0x01	; 1
     84a:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
	for(i=0;i<6;i++) {
   	printf(" %i", t_array[i]);
     84e:	00 d0       	rcall	.+0      	; 0x850 <print_array+0x24>
     850:	ed b7       	in	r30, 0x3d	; 61
     852:	fe b7       	in	r31, 0x3e	; 62
     854:	31 96       	adiw	r30, 0x01	; 1
     856:	0f 2e       	mov	r0, r31
     858:	fa e4       	ldi	r31, 0x4A	; 74
     85a:	ef 2e       	mov	r14, r31
     85c:	f1 e0       	ldi	r31, 0x01	; 1
     85e:	ff 2e       	mov	r15, r31
     860:	f0 2d       	mov	r31, r0
     862:	f1 82       	std	Z+1, r15	; 0x01
     864:	e0 82       	st	Z, r14
     866:	0f 2e       	mov	r0, r31
     868:	f6 ed       	ldi	r31, 0xD6	; 214
     86a:	cf 2e       	mov	r12, r31
     86c:	f1 e0       	ldi	r31, 0x01	; 1
     86e:	df 2e       	mov	r13, r31
     870:	f0 2d       	mov	r31, r0
     872:	d6 01       	movw	r26, r12
     874:	8d 91       	ld	r24, X+
     876:	9d 91       	ld	r25, X+
     878:	8d 01       	movw	r16, r26
     87a:	93 83       	std	Z+3, r25	; 0x03
     87c:	82 83       	std	Z+2, r24	; 0x02
     87e:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     882:	ed b7       	in	r30, 0x3d	; 61
     884:	fe b7       	in	r31, 0x3e	; 62
     886:	31 96       	adiw	r30, 0x01	; 1
     888:	f1 82       	std	Z+1, r15	; 0x01
     88a:	e0 82       	st	Z, r14
     88c:	d8 01       	movw	r26, r16
     88e:	8d 91       	ld	r24, X+
     890:	9c 91       	ld	r25, X
     892:	93 83       	std	Z+3, r25	; 0x03
     894:	82 83       	std	Z+2, r24	; 0x02
     896:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     89a:	ed b7       	in	r30, 0x3d	; 61
     89c:	fe b7       	in	r31, 0x3e	; 62
     89e:	31 96       	adiw	r30, 0x01	; 1
     8a0:	f1 82       	std	Z+1, r15	; 0x01
     8a2:	e0 82       	st	Z, r14
     8a4:	d6 01       	movw	r26, r12
     8a6:	14 96       	adiw	r26, 0x04	; 4
     8a8:	8d 91       	ld	r24, X+
     8aa:	9c 91       	ld	r25, X
     8ac:	15 97       	sbiw	r26, 0x05	; 5
     8ae:	93 83       	std	Z+3, r25	; 0x03
     8b0:	82 83       	std	Z+2, r24	; 0x02
     8b2:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     8b6:	ed b7       	in	r30, 0x3d	; 61
     8b8:	fe b7       	in	r31, 0x3e	; 62
     8ba:	31 96       	adiw	r30, 0x01	; 1
     8bc:	f1 82       	std	Z+1, r15	; 0x01
     8be:	e0 82       	st	Z, r14
     8c0:	d6 01       	movw	r26, r12
     8c2:	16 96       	adiw	r26, 0x06	; 6
     8c4:	8d 91       	ld	r24, X+
     8c6:	9c 91       	ld	r25, X
     8c8:	17 97       	sbiw	r26, 0x07	; 7
     8ca:	93 83       	std	Z+3, r25	; 0x03
     8cc:	82 83       	std	Z+2, r24	; 0x02
     8ce:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     8d2:	ed b7       	in	r30, 0x3d	; 61
     8d4:	fe b7       	in	r31, 0x3e	; 62
     8d6:	31 96       	adiw	r30, 0x01	; 1
     8d8:	f1 82       	std	Z+1, r15	; 0x01
     8da:	e0 82       	st	Z, r14
     8dc:	d6 01       	movw	r26, r12
     8de:	18 96       	adiw	r26, 0x08	; 8
     8e0:	8d 91       	ld	r24, X+
     8e2:	9c 91       	ld	r25, X
     8e4:	19 97       	sbiw	r26, 0x09	; 9
     8e6:	93 83       	std	Z+3, r25	; 0x03
     8e8:	82 83       	std	Z+2, r24	; 0x02
     8ea:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     8ee:	ed b7       	in	r30, 0x3d	; 61
     8f0:	fe b7       	in	r31, 0x3e	; 62
     8f2:	31 96       	adiw	r30, 0x01	; 1
     8f4:	f1 82       	std	Z+1, r15	; 0x01
     8f6:	e0 82       	st	Z, r14
     8f8:	d6 01       	movw	r26, r12
     8fa:	1a 96       	adiw	r26, 0x0a	; 10
     8fc:	8d 91       	ld	r24, X+
     8fe:	9c 91       	ld	r25, X
     900:	1b 97       	sbiw	r26, 0x0b	; 11
     902:	93 83       	std	Z+3, r25	; 0x03
     904:	82 83       	std	Z+2, r24	; 0x02
     906:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
	}
  	printf("\n");
     90a:	0f 90       	pop	r0
     90c:	0f 90       	pop	r0
     90e:	0f 90       	pop	r0
     910:	0f 90       	pop	r0
     912:	8a e0       	ldi	r24, 0x0A	; 10
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <putchar>
}
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	ff 90       	pop	r15
     920:	ef 90       	pop	r14
     922:	df 90       	pop	r13
     924:	cf 90       	pop	r12
     926:	08 95       	ret

00000928 <UART_first_init>:
void UART_first_init(void) {
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 		// 4800 BPS
     928:	8c e0       	ldi	r24, 0x0C	; 12
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	90 93 c5 00 	sts	0x00C5, r25
     930:	80 93 c4 00 	sts	0x00C4, r24
	
	//UCSR0A |= (1<<U2X0);
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	// 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     934:	88 e9       	ldi	r24, 0x98	; 152
     936:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     93a:	86 e0       	ldi	r24, 0x06	; 6
     93c:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(UART_putchar, UART_getchar);
     940:	85 e9       	ldi	r24, 0x95	; 149
     942:	91 e0       	ldi	r25, 0x01	; 1
     944:	61 ec       	ldi	r22, 0xC1	; 193
     946:	71 e0       	ldi	r23, 0x01	; 1
     948:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <fdevopen>
	sei();											 		// Global interrupt enable
     94c:	78 94       	sei
}
     94e:	08 95       	ret

00000950 <main>:


// ***********************************************************
// Main program
//
int main(void) {
     950:	2f 92       	push	r2
     952:	3f 92       	push	r3
     954:	4f 92       	push	r4
     956:	5f 92       	push	r5
     958:	6f 92       	push	r6
     95a:	7f 92       	push	r7
     95c:	8f 92       	push	r8
     95e:	9f 92       	push	r9
     960:	af 92       	push	r10
     962:	bf 92       	push	r11
     964:	cf 92       	push	r12
     966:	df 92       	push	r13
     968:	ef 92       	push	r14
     96a:	ff 92       	push	r15
     96c:	0f 93       	push	r16
     96e:	1f 93       	push	r17
     970:	df 93       	push	r29
     972:	cf 93       	push	r28
     974:	00 d0       	rcall	.+0      	; 0x976 <main+0x26>
     976:	0f 92       	push	r0
     978:	cd b7       	in	r28, 0x3d	; 61
     97a:	de b7       	in	r29, 0x3e	; 62
   // Ausgänge definieren
	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     97c:	80 ec       	ldi	r24, 0xC0	; 192
     97e:	84 b9       	out	0x04, r24	; 4
	DDRC = 0x00 | (1<<FLASH_LED);
     980:	88 e0       	ldi	r24, 0x08	; 8
     982:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED);
     984:	88 e1       	ldi	r24, 0x18	; 24
     986:	8a b9       	out	0x0a, r24	; 10

	// Ausgänge ausschalten
	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     988:	8f e3       	ldi	r24, 0x3F	; 63
     98a:	85 b9       	out	0x05, r24	; 5
	PORTC = ~(1<<FLASH_LED);
     98c:	87 ef       	ldi	r24, 0xF7	; 247
     98e:	88 b9       	out	0x08, r24	; 8
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     990:	0b e2       	ldi	r16, 0x2B	; 43
     992:	10 e0       	ldi	r17, 0x00	; 0
     994:	87 ee       	ldi	r24, 0xE7	; 231
     996:	f8 01       	movw	r30, r16
     998:	80 83       	st	Z, r24

	// TWI aus Energiesparmode rausnehmen
	PRR != ~(1<<PRTWI);
     99a:	80 91 64 00 	lds	r24, 0x0064

	// Whatchdog initialisieren
	wdt_reset();
     99e:	a8 95       	wdr
	wdt_enable(WDTO_8S);
     9a0:	29 e2       	ldi	r18, 0x29	; 41
     9a2:	88 e1       	ldi	r24, 0x18	; 24
     9a4:	90 e0       	ldi	r25, 0x00	; 0
     9a6:	0f b6       	in	r0, 0x3f	; 63
     9a8:	f8 94       	cli
     9aa:	a8 95       	wdr
     9ac:	80 93 60 00 	sts	0x0060, r24
     9b0:	0f be       	out	0x3f, r0	; 63
     9b2:	20 93 60 00 	sts	0x0060, r18
	
	// Set clock divider to 4 => 2MHz
	CLKPR = (1<<CLKPCE);
     9b6:	e1 e6       	ldi	r30, 0x61	; 97
     9b8:	f0 e0       	ldi	r31, 0x00	; 0
     9ba:	80 e8       	ldi	r24, 0x80	; 128
     9bc:	80 83       	st	Z, r24
	CLKPR = (0<<CLKPS3) | (0<<CLKPS2) | (1<<CLKPS1) | (0<<CLKPS0);
     9be:	ff 24       	eor	r15, r15
     9c0:	68 94       	set
     9c2:	f1 f8       	bld	r15, 1
     9c4:	f0 82       	st	Z, r15
	
	// UART initialisieren
	UART_first_init();
     9c6:	0e 94 94 04 	call	0x928	; 0x928 <UART_first_init>
	i2c_init();
     9ca:	0e 94 9d 06 	call	0xd3a	; 0xd3a <i2c_init>
	
	interval=0;
     9ce:	10 92 c3 01 	sts	0x01C3, r1
	
	// Timer 2 initialisieren (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     9d2:	87 e0       	ldi	r24, 0x07	; 7
     9d4:	80 93 b1 00 	sts	0x00B1, r24
   TIMSK2 = (1<<TOIE2);
     9d8:	91 e0       	ldi	r25, 0x01	; 1
     9da:	90 93 70 00 	sts	0x0070, r25

 	// Timer 0 initialisieren (Blinken)
	TCCR0A = 0;
     9de:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     9e0:	83 e0       	ldi	r24, 0x03	; 3
     9e2:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     9e4:	90 93 6e 00 	sts	0x006E, r25
	
	// Timer 1 initialisieren (Entprellen?)
	TCCR1A = 0;
     9e8:	10 92 80 00 	sts	0x0080, r1
	TIMER1_STOP;
     9ec:	10 92 81 00 	sts	0x0081, r1
	TCCR1C = 0;
     9f0:	10 92 82 00 	sts	0x0082, r1
	TIMSK1 = (1<<TOIE1);
     9f4:	90 93 6f 00 	sts	0x006F, r25
	
	// Interrupt für Taster initialisieren
	EICRA = (1<<ISC01);
     9f8:	f0 92 69 00 	sts	0x0069, r15
	EIMSK = (1<<INT0);
     9fc:	9d bb       	out	0x1d, r25	; 29
	

	printf("\n\nStart\n\n");
     9fe:	8e e4       	ldi	r24, 0x4E	; 78
     a00:	91 e0       	ldi	r25, 0x01	; 1
     a02:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <puts>
	STATUS_LED1_ON;		// grüne LED ein
     a06:	f8 01       	movw	r30, r16
     a08:	80 81       	ld	r24, Z
     a0a:	80 61       	ori	r24, 0x10	; 16
     a0c:	80 83       	st	Z, r24
	STATUS_LED2_OFF;		// rote LED aus
     a0e:	80 81       	ld	r24, Z
     a10:	87 7f       	andi	r24, 0xF7	; 247
     a12:	80 83       	st	Z, r24
	set_relais(0);			// Relais aus
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
	mode = MODE_OFF;
     a1a:	10 92 03 02 	sts	0x0203, r1
	
	int16_t	slope_std = 0;
	int16_t	slope_real = 0;
		
	// Interrupts aktivieren
	sei();
     a1e:	78 94       	sei
     a20:	ee 24       	eor	r14, r14
     a22:	ff 24       	eor	r15, r15
     a24:	00 e0       	ldi	r16, 0x00	; 0
     a26:	ff ef       	ldi	r31, 0xFF	; 255
     a28:	f9 83       	std	Y+1, r31	; 0x01
     a2a:	0f 2e       	mov	r0, r31
     a2c:	f3 e0       	ldi	r31, 0x03	; 3
     a2e:	6f 2e       	mov	r6, r31
     a30:	f0 2d       	mov	r31, r0
     a32:	aa 24       	eor	r10, r10
     a34:	bb 24       	eor	r11, r11
     a36:	77 24       	eor	r7, r7

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
		case MODE_OFF:
			set_relais(0);
			STATUS_LED1_ON;      // Grün
     a38:	0f 2e       	mov	r0, r31
     a3a:	fb e2       	ldi	r31, 0x2B	; 43
     a3c:	cf 2e       	mov	r12, r31
     a3e:	dd 24       	eor	r13, r13
     a40:	f0 2d       	mov	r31, r0

   		if(off_counter) {
   			// Protection Counter läuft
  				off_counter--;
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
				printf("Off-Counter: %i; \n", off_counter);
     a42:	22 24       	eor	r2, r2
     a44:	33 24       	eor	r3, r3
     a46:	0f 2e       	mov	r0, r31
     a48:	f8 ea       	ldi	r31, 0xA8	; 168
     a4a:	4f 2e       	mov	r4, r31
     a4c:	f1 e6       	ldi	r31, 0x61	; 97
     a4e:	5f 2e       	mov	r5, r31
     a50:	f0 2d       	mov	r31, r0
		
	// Interrupts aktivieren
	sei();

   while(1) {
   	if(!(interval < 16)) { 					// Alle 16x (alle 4 Sekunden) Temperatur checken
     a52:	40 91 c3 01 	lds	r20, 0x01C3
     a56:	40 31       	cpi	r20, 0x10	; 16
     a58:	0c f4       	brge	.+2      	; 0xa5c <main+0x10c>
     a5a:	25 c1       	rjmp	.+586    	; 0xca6 <main+0x356>
   		wdt_reset();                  	// Whatchdog zurücksetzen
     a5c:	a8 95       	wdr

			temp = temp_sum / count;				// Mittelwert der 16 Messungen ermitteln
     a5e:	c7 01       	movw	r24, r14
     a60:	60 2f       	mov	r22, r16
     a62:	70 e0       	ldi	r23, 0x00	; 0
     a64:	0e 94 ce 0b 	call	0x179c	; 0x179c <__divmodhi4>
     a68:	86 2f       	mov	r24, r22
     a6a:	97 2f       	mov	r25, r23
     a6c:	7c 01       	movw	r14, r24

   		interval=0;
     a6e:	10 92 c3 01 	sts	0x01C3, r1
   		count=0;
			temp_sum = 0;
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     a72:	e1 14       	cp	r14, r1
     a74:	f1 04       	cpc	r15, r1
     a76:	61 f4       	brne	.+24     	; 0xa90 <main+0x140>
	      	// error!
	      	printf("Error Temp=0");
     a78:	00 d0       	rcall	.+0      	; 0xa7a <main+0x12a>
     a7a:	87 e5       	ldi	r24, 0x57	; 87
     a7c:	91 e0       	ldi	r25, 0x01	; 1
     a7e:	ed b7       	in	r30, 0x3d	; 61
     a80:	fe b7       	in	r31, 0x3e	; 62
     a82:	92 83       	std	Z+2, r25	; 0x02
     a84:	81 83       	std	Z+1, r24	; 0x01
     a86:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     a8a:	0f 90       	pop	r0
     a8c:	0f 90       	pop	r0
     a8e:	db c0       	rjmp	.+438    	; 0xc46 <main+0x2f6>
	      }
	      else {
				if (startup>0) {
     a90:	66 20       	and	r6, r6
     a92:	b1 f0       	breq	.+44     	; 0xac0 <main+0x170>
					// wird nur beim ersten Durchlauf, direkt nach Startup ausgeführt
					printf("Startup %i ", startup);
     a94:	00 d0       	rcall	.+0      	; 0xa96 <main+0x146>
     a96:	00 d0       	rcall	.+0      	; 0xa98 <main+0x148>
     a98:	ed b7       	in	r30, 0x3d	; 61
     a9a:	fe b7       	in	r31, 0x3e	; 62
     a9c:	31 96       	adiw	r30, 0x01	; 1
     a9e:	84 e6       	ldi	r24, 0x64	; 100
     aa0:	91 e0       	ldi	r25, 0x01	; 1
     aa2:	91 83       	std	Z+1, r25	; 0x01
     aa4:	80 83       	st	Z, r24
     aa6:	62 82       	std	Z+2, r6	; 0x02
     aa8:	13 82       	std	Z+3, r1	; 0x03
     aaa:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
					startup--;
     aae:	6a 94       	dec	r6
					temp = get_temperature(ADR_T_OBJ1);
     ab0:	0f 90       	pop	r0
     ab2:	0f 90       	pop	r0
     ab4:	0f 90       	pop	r0
     ab6:	0f 90       	pop	r0
     ab8:	87 e0       	ldi	r24, 0x07	; 7
     aba:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <get_temperature>
     abe:	7c 01       	movw	r14, r24
					slope = 0;
				}
   	   	printf("Temp: %i, ", temp);
     ac0:	00 d0       	rcall	.+0      	; 0xac2 <main+0x172>
     ac2:	00 d0       	rcall	.+0      	; 0xac4 <main+0x174>
     ac4:	ed b7       	in	r30, 0x3d	; 61
     ac6:	fe b7       	in	r31, 0x3e	; 62
     ac8:	31 96       	adiw	r30, 0x01	; 1
     aca:	80 e7       	ldi	r24, 0x70	; 112
     acc:	91 e0       	ldi	r25, 0x01	; 1
     ace:	91 83       	std	Z+1, r25	; 0x01
     ad0:	80 83       	st	Z, r24
     ad2:	f3 82       	std	Z+3, r15	; 0x03
     ad4:	e2 82       	std	Z+2, r14	; 0x02
     ad6:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
   	   	add_value(temp);									// Neue Temperatur zu Array hinzufügen
     ada:	0f 90       	pop	r0
     adc:	0f 90       	pop	r0
     ade:	0f 90       	pop	r0
     ae0:	0f 90       	pop	r0
     ae2:	c7 01       	movw	r24, r14
     ae4:	0e 94 17 02 	call	0x42e	; 0x42e <add_value>
   	   	slope_raw = get_slope();						// Aktuelle Steigung ermitteln
     ae8:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <get_slope>
     aec:	4c 01       	movw	r8, r24
   	   	if (slope_raw < -100) slope_raw = -100;
   	   	
   	   	factor = (temp - 620) / -25;					// Fakort ermitteln
   	   	temp_a = get_temperature(ADR_T_A);
     aee:	86 e0       	ldi	r24, 0x06	; 6
     af0:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <get_temperature>
				else {
	   	   	slope = (31*slope + 10*slope_raw)/32;	// Positive Steigung wird mit einer Dämpfung von 16 gedämpft
	   	   }
	   	

	   		slope_real = get_slope2();
     af4:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <get_slope2>
     af8:	9b 83       	std	Y+3, r25	; 0x03
     afa:	8a 83       	std	Y+2, r24	; 0x02

				//printf("bc: %i,sr: %i", beep_counter, slope_real);
				if(beep_counter > 0) {
     afc:	1b 14       	cp	r1, r11
     afe:	54 f4       	brge	.+20     	; 0xb14 <main+0x1c4>
					beep_counter++;
					if((slope_real < 0)) {
     b00:	99 23       	and	r25, r25
     b02:	14 f0       	brlt	.+4      	; 0xb08 <main+0x1b8>

	   		slope_real = get_slope2();

				//printf("bc: %i,sr: %i", beep_counter, slope_real);
				if(beep_counter > 0) {
					beep_counter++;
     b04:	b3 94       	inc	r11
     b06:	06 c0       	rjmp	.+12     	; 0xb14 <main+0x1c4>
					if((slope_real < 0)) {
						fx = fx+20;
     b08:	94 e1       	ldi	r25, 0x14	; 20
     b0a:	79 0e       	add	r7, r25
     b0c:	0f 2e       	mov	r0, r31
     b0e:	f6 ef       	ldi	r31, 0xF6	; 246
     b10:	bf 2e       	mov	r11, r31
     b12:	f0 2d       	mov	r31, r0
     b14:	ec e3       	ldi	r30, 0x3C	; 60
     b16:	e7 15       	cp	r30, r7
     b18:	24 f4       	brge	.+8      	; 0xb22 <main+0x1d2>
     b1a:	0f 2e       	mov	r0, r31
     b1c:	fc e3       	ldi	r31, 0x3C	; 60
     b1e:	7f 2e       	mov	r7, r31
     b20:	f0 2d       	mov	r31, r0
					}
				}
				
				if(fx > 60) fx= 60;

	   		slope_std = exp_slope(temp) + fx;
     b22:	c7 01       	movw	r24, r14
     b24:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <exp_slope>
     b28:	27 2d       	mov	r18, r7
     b2a:	33 27       	eor	r19, r19
     b2c:	27 fd       	sbrc	r18, 7
     b2e:	30 95       	com	r19
     b30:	89 01       	movw	r16, r18
     b32:	08 0f       	add	r16, r24
     b34:	19 1f       	adc	r17, r25
//   	   	max_slope = temp_a * -1.3 + 240;
//   	   	max_slope = max_slope * (600-temp)/50;
				max_slope = (float)temp * -0.8 + 360;

//   	   	printf("sl_raw: %i, sl: %i, s_max: %i, f: %i, int: %i t_a: %i\n", slope_raw, slope, max_slope, factor, integral, temp_a);
   	   	printf("exp_s: %i, s2: %i, bc: %i, fx: %i\n", slope_std, slope_real, beep_counter, fx);
     b36:	8d b7       	in	r24, 0x3d	; 61
     b38:	9e b7       	in	r25, 0x3e	; 62
     b3a:	0a 97       	sbiw	r24, 0x0a	; 10
     b3c:	0f b6       	in	r0, 0x3f	; 63
     b3e:	f8 94       	cli
     b40:	9e bf       	out	0x3e, r25	; 62
     b42:	0f be       	out	0x3f, r0	; 63
     b44:	8d bf       	out	0x3d, r24	; 61
     b46:	ed b7       	in	r30, 0x3d	; 61
     b48:	fe b7       	in	r31, 0x3e	; 62
     b4a:	31 96       	adiw	r30, 0x01	; 1
     b4c:	8b e7       	ldi	r24, 0x7B	; 123
     b4e:	91 e0       	ldi	r25, 0x01	; 1
     b50:	91 83       	std	Z+1, r25	; 0x01
     b52:	80 83       	st	Z, r24
     b54:	13 83       	std	Z+3, r17	; 0x03
     b56:	02 83       	std	Z+2, r16	; 0x02
     b58:	8a 81       	ldd	r24, Y+2	; 0x02
     b5a:	9b 81       	ldd	r25, Y+3	; 0x03
     b5c:	95 83       	std	Z+5, r25	; 0x05
     b5e:	84 83       	std	Z+4, r24	; 0x04
     b60:	8b 2d       	mov	r24, r11
     b62:	99 27       	eor	r25, r25
     b64:	87 fd       	sbrc	r24, 7
     b66:	90 95       	com	r25
     b68:	97 83       	std	Z+7, r25	; 0x07
     b6a:	86 83       	std	Z+6, r24	; 0x06
     b6c:	31 87       	std	Z+9, r19	; 0x09
     b6e:	20 87       	std	Z+8, r18	; 0x08
     b70:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>

//				if((slope > max_slope) || (integral > 500)) {
				if(slope_real > slope_std) {
     b74:	ed b7       	in	r30, 0x3d	; 61
     b76:	fe b7       	in	r31, 0x3e	; 62
     b78:	3a 96       	adiw	r30, 0x0a	; 10
     b7a:	0f b6       	in	r0, 0x3f	; 63
     b7c:	f8 94       	cli
     b7e:	fe bf       	out	0x3e, r31	; 62
     b80:	0f be       	out	0x3f, r0	; 63
     b82:	ed bf       	out	0x3d, r30	; 61
     b84:	8a 81       	ldd	r24, Y+2	; 0x02
     b86:	9b 81       	ldd	r25, Y+3	; 0x03
     b88:	08 17       	cp	r16, r24
     b8a:	19 07       	cpc	r17, r25
     b8c:	0c f0       	brlt	.+2      	; 0xb90 <main+0x240>
     b8e:	5a c0       	rjmp	.+180    	; 0xc44 <main+0x2f4>
					on_counter++;
     b90:	a3 94       	inc	r10
		   		printf("On-Counter: %i; \n", on_counter);
     b92:	00 d0       	rcall	.+0      	; 0xb94 <main+0x244>
     b94:	00 d0       	rcall	.+0      	; 0xb96 <main+0x246>
     b96:	ed b7       	in	r30, 0x3d	; 61
     b98:	fe b7       	in	r31, 0x3e	; 62
     b9a:	31 96       	adiw	r30, 0x01	; 1
     b9c:	8e e9       	ldi	r24, 0x9E	; 158
     b9e:	91 e0       	ldi	r25, 0x01	; 1
     ba0:	91 83       	std	Z+1, r25	; 0x01
     ba2:	80 83       	st	Z, r24
     ba4:	a2 82       	std	Z+2, r10	; 0x02
     ba6:	13 82       	std	Z+3, r1	; 0x03
     ba8:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
	   			if(mode == MODE_ON_NO_PROT){
     bac:	0f 90       	pop	r0
     bae:	0f 90       	pop	r0
     bb0:	0f 90       	pop	r0
     bb2:	0f 90       	pop	r0
     bb4:	80 91 03 02 	lds	r24, 0x0203
     bb8:	82 30       	cpi	r24, 0x02	; 2
     bba:	59 f4       	brne	.+22     	; 0xbd2 <main+0x282>
						//on_counter++;
	   				if(on_counter==3){
     bbc:	93 e0       	ldi	r25, 0x03	; 3
     bbe:	a9 16       	cp	r10, r25
     bc0:	09 f0       	breq	.+2      	; 0xbc4 <main+0x274>
     bc2:	41 c0       	rjmp	.+130    	; 0xc46 <main+0x2f6>
	   					beep(BEEP_SHORT);
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	0e 94 09 03 	call	0x612	; 0x612 <beep>
     bca:	aa 24       	eor	r10, r10
     bcc:	bb 24       	eor	r11, r11
     bce:	b3 94       	inc	r11
     bd0:	3a c0       	rjmp	.+116    	; 0xc46 <main+0x2f6>
	   					beep_counter=1;
	   					on_counter = 0;
	   				}
  					}
   				else {
   					if(get_last_slope() > 0) {
     bd2:	0e 94 ba 02 	call	0x574	; 0x574 <get_last_slope>
     bd6:	18 16       	cp	r1, r24
     bd8:	19 06       	cpc	r1, r25
     bda:	94 f5       	brge	.+100    	; 0xc40 <main+0x2f0>
							//on_counter++;
			   			if((on_counter > 11) || (temp > 520)) {
     bdc:	eb e0       	ldi	r30, 0x0B	; 11
     bde:	ea 15       	cp	r30, r10
     be0:	28 f0       	brcs	.+10     	; 0xbec <main+0x29c>
     be2:	f9 e0       	ldi	r31, 0x09	; 9
     be4:	ef 16       	cp	r14, r31
     be6:	f2 e0       	ldi	r31, 0x02	; 2
     be8:	ff 06       	cpc	r15, r31
     bea:	b4 f0       	brlt	.+44     	; 0xc18 <main+0x2c8>
   							off_counter = OFF_COUNTER+1;
     bec:	53 e0       	ldi	r21, 0x03	; 3
     bee:	50 93 ca 01 	sts	0x01CA, r21
   							on_counter = 0;
   							if(mode == MODE_ON) {
     bf2:	80 91 03 02 	lds	r24, 0x0203
     bf6:	81 30       	cpi	r24, 0x01	; 1
     bf8:	19 f0       	breq	.+6      	; 0xc00 <main+0x2b0>
     bfa:	aa 24       	eor	r10, r10
     bfc:	83 e0       	ldi	r24, 0x03	; 3
     bfe:	27 c0       	rjmp	.+78     	; 0xc4e <main+0x2fe>
	   							beep(BEEP_XLONG);
     c00:	84 e0       	ldi	r24, 0x04	; 4
     c02:	0e 94 09 03 	call	0x612	; 0x612 <beep>
   								if(temp<500) {
     c06:	84 ef       	ldi	r24, 0xF4	; 244
     c08:	e8 16       	cp	r14, r24
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	f8 06       	cpc	r15, r24
     c0e:	d4 f4       	brge	.+52     	; 0xc44 <main+0x2f4>
     c10:	aa 24       	eor	r10, r10
     c12:	bb 24       	eor	r11, r11
     c14:	b3 94       	inc	r11
     c16:	17 c0       	rjmp	.+46     	; 0xc46 <main+0x2f6>
   									//fx = fx+20;
   								}
   							}
		   				}
		   				else {
		   					if( ((on_counter > 4) && ((on_counter % 3) == 0)) || (temp > 500) ) {
     c18:	94 e0       	ldi	r25, 0x04	; 4
     c1a:	9a 15       	cp	r25, r10
     c1c:	30 f4       	brcc	.+12     	; 0xc2a <main+0x2da>
     c1e:	8a 2d       	mov	r24, r10
     c20:	63 e0       	ldi	r22, 0x03	; 3
     c22:	0e 94 ae 0b 	call	0x175c	; 0x175c <__udivmodqi4>
     c26:	99 23       	and	r25, r25
     c28:	29 f0       	breq	.+10     	; 0xc34 <main+0x2e4>
     c2a:	e5 ef       	ldi	r30, 0xF5	; 245
     c2c:	ee 16       	cp	r14, r30
     c2e:	e1 e0       	ldi	r30, 0x01	; 1
     c30:	fe 06       	cpc	r15, r30
     c32:	4c f0       	brlt	.+18     	; 0xc46 <main+0x2f6>
		   						beep(BEEP_LONG);
     c34:	83 e0       	ldi	r24, 0x03	; 3
     c36:	0e 94 09 03 	call	0x612	; 0x612 <beep>
     c3a:	bb 24       	eor	r11, r11
     c3c:	b3 94       	inc	r11
     c3e:	03 c0       	rjmp	.+6      	; 0xc46 <main+0x2f6>
		   						beep_counter = 1;
		   					}
   						}
   					}
   					else {
   						if(slope_raw<0) on_counter=0;
     c40:	99 20       	and	r9, r9
     c42:	0c f4       	brge	.+2      	; 0xc46 <main+0x2f6>
     c44:	aa 24       	eor	r10, r10
				else {
					on_counter = 0;
				}					
   	   }

   		if(off_counter) {
     c46:	80 91 ca 01 	lds	r24, 0x01CA
     c4a:	88 23       	and	r24, r24
     c4c:	01 f1       	breq	.+64     	; 0xc8e <main+0x33e>
   			// Protection Counter läuft
  				off_counter--;
     c4e:	81 50       	subi	r24, 0x01	; 1
     c50:	80 93 ca 01 	sts	0x01CA, r24
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     c54:	80 91 03 02 	lds	r24, 0x0203
     c58:	81 30       	cpi	r24, 0x01	; 1
     c5a:	19 f4       	brne	.+6      	; 0xc62 <main+0x312>
     c5c:	f3 e0       	ldi	r31, 0x03	; 3
     c5e:	f0 93 03 02 	sts	0x0203, r31
				printf("Off-Counter: %i; \n", off_counter);
     c62:	00 d0       	rcall	.+0      	; 0xc64 <main+0x314>
     c64:	00 d0       	rcall	.+0      	; 0xc66 <main+0x316>
     c66:	ed b7       	in	r30, 0x3d	; 61
     c68:	fe b7       	in	r31, 0x3e	; 62
     c6a:	31 96       	adiw	r30, 0x01	; 1
     c6c:	80 eb       	ldi	r24, 0xB0	; 176
     c6e:	91 e0       	ldi	r25, 0x01	; 1
     c70:	91 83       	std	Z+1, r25	; 0x01
     c72:	80 83       	st	Z, r24
     c74:	80 91 ca 01 	lds	r24, 0x01CA
     c78:	82 83       	std	Z+2, r24	; 0x02
     c7a:	13 82       	std	Z+3, r1	; 0x03
     c7c:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <printf>
     c80:	71 01       	movw	r14, r2
     c82:	00 e0       	ldi	r16, 0x00	; 0
     c84:	0f 90       	pop	r0
     c86:	0f 90       	pop	r0
     c88:	0f 90       	pop	r0
     c8a:	0f 90       	pop	r0
     c8c:	1f c0       	rjmp	.+62     	; 0xccc <main+0x37c>
   		}
   		else {
   			if(mode == MODE_TEMP_PROT) {
     c8e:	80 91 03 02 	lds	r24, 0x0203
     c92:	83 30       	cpi	r24, 0x03	; 3
     c94:	19 f0       	breq	.+6      	; 0xc9c <main+0x34c>
     c96:	71 01       	movw	r14, r2
     c98:	00 e0       	ldi	r16, 0x00	; 0
     c9a:	18 c0       	rjmp	.+48     	; 0xccc <main+0x37c>
   				slope = 0;
   				integral = 0;
   				mode = MODE_OFF;
     c9c:	10 92 03 02 	sts	0x0203, r1
     ca0:	71 01       	movw	r14, r2
     ca2:	00 e0       	ldi	r16, 0x00	; 0
     ca4:	1e c0       	rjmp	.+60     	; 0xce2 <main+0x392>
   			}
   		}
		}
		else if(interval != last_interval) {
     ca6:	24 2f       	mov	r18, r20
     ca8:	33 27       	eor	r19, r19
     caa:	27 fd       	sbrc	r18, 7
     cac:	30 95       	com	r19
     cae:	e9 81       	ldd	r30, Y+1	; 0x01
     cb0:	8e 2f       	mov	r24, r30
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	28 17       	cp	r18, r24
     cb6:	39 07       	cpc	r19, r25
     cb8:	49 f0       	breq	.+18     	; 0xccc <main+0x37c>
			// In jedem Interval 1x die Temperatur abrufen
			// und für den Mittelwert aufsummieren
   		last_interval = interval;
     cba:	49 83       	std	Y+1, r20	; 0x01
    		if(count<16) {
     cbc:	00 31       	cpi	r16, 0x10	; 16
     cbe:	30 f4       	brcc	.+12     	; 0xccc <main+0x37c>
	   		count++;
     cc0:	0f 5f       	subi	r16, 0xFF	; 255
   			// Messwerte für den Mittelwert aufsummieren
   			temp_sum += get_temperature(ADR_T_OBJ1);
     cc2:	87 e0       	ldi	r24, 0x07	; 7
     cc4:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <get_temperature>
     cc8:	e8 0e       	add	r14, r24
     cca:	f9 1e       	adc	r15, r25
   		}
   	}

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
     ccc:	80 91 03 02 	lds	r24, 0x0203
     cd0:	81 30       	cpi	r24, 0x01	; 1
     cd2:	b1 f0       	breq	.+44     	; 0xd00 <main+0x3b0>
     cd4:	81 30       	cpi	r24, 0x01	; 1
     cd6:	28 f0       	brcs	.+10     	; 0xce2 <main+0x392>
     cd8:	82 30       	cpi	r24, 0x02	; 2
     cda:	b1 f0       	breq	.+44     	; 0xd08 <main+0x3b8>
     cdc:	83 30       	cpi	r24, 0x03	; 3
     cde:	39 f5       	brne	.+78     	; 0xd2e <main+0x3de>
     ce0:	1b c0       	rjmp	.+54     	; 0xd18 <main+0x3c8>
		case MODE_OFF:
			set_relais(0);
     ce2:	80 e0       	ldi	r24, 0x00	; 0
     ce4:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED1_ON;      // Grün
     ce8:	f6 01       	movw	r30, r12
     cea:	80 81       	ld	r24, Z
     cec:	80 61       	ori	r24, 0x10	; 16
     cee:	80 83       	st	Z, r24
			STATUS_LED2_OFF;
     cf0:	80 81       	ld	r24, Z
     cf2:	87 7f       	andi	r24, 0xF7	; 247
     cf4:	80 83       	st	Z, r24
			off_counter = 0;
     cf6:	10 92 ca 01 	sts	0x01CA, r1
     cfa:	aa 24       	eor	r10, r10
     cfc:	bb 24       	eor	r11, r11
     cfe:	19 c0       	rjmp	.+50     	; 0xd32 <main+0x3e2>
			on_counter = 0;
			beep_counter = 0;
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
     d00:	f6 01       	movw	r30, r12
     d02:	80 81       	ld	r24, Z
     d04:	80 61       	ori	r24, 0x10	; 16
     d06:	80 83       	st	Z, r24
		case MODE_ON_NO_PROT:
			set_relais(1);
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED2_ON;      // Rot
     d0e:	f6 01       	movw	r30, r12
     d10:	80 81       	ld	r24, Z
     d12:	88 60       	ori	r24, 0x08	; 8
     d14:	80 83       	st	Z, r24
     d16:	0d c0       	rjmp	.+26     	; 0xd32 <main+0x3e2>
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     d18:	80 e0       	ldi	r24, 0x00	; 0
     d1a:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED1_OFF;
     d1e:	f6 01       	movw	r30, r12
     d20:	80 81       	ld	r24, Z
     d22:	8f 7e       	andi	r24, 0xEF	; 239
     d24:	80 83       	st	Z, r24
			STATUS_LED2_ON;      // Rot
     d26:	80 81       	ld	r24, Z
     d28:	88 60       	ori	r24, 0x08	; 8
     d2a:	80 83       	st	Z, r24
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <main+0x3e2>
			slope = 0;
			integral = 0;
			break;
		default:
			mode = MODE_OFF;
     d2e:	10 92 03 02 	sts	0x0203, r1
     d32:	c2 01       	movw	r24, r4
     d34:	01 97       	sbiw	r24, 0x01	; 1
     d36:	f1 f7       	brne	.-4      	; 0xd34 <main+0x3e4>
     d38:	8c ce       	rjmp	.-744    	; 0xa52 <main+0x102>

00000d3a <i2c_init>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
     d3a:	e8 eb       	ldi	r30, 0xB8	; 184
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	88 e4       	ldi	r24, 0x48	; 72
     d40:	80 83       	st	Z, r24
	TWBR = 10;
     d42:	8a e0       	ldi	r24, 0x0A	; 10
     d44:	80 83       	st	Z, r24
}
     d46:	08 95       	ret

00000d48 <i2c_start>:

uint8_t i2c_start(uint8_t address)
{
     d48:	98 2f       	mov	r25, r24
	uint16_t	timeout;
	// reset TWI control register
	TWCR = 0;
     d4a:	ec eb       	ldi	r30, 0xBC	; 188
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	10 82       	st	Z, r1
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d50:	84 ea       	ldi	r24, 0xA4	; 164
     d52:	80 83       	st	Z, r24
     d54:	20 e1       	ldi	r18, 0x10	; 16
     d56:	37 e2       	ldi	r19, 0x27	; 39
     d58:	05 c0       	rjmp	.+10     	; 0xd64 <i2c_start+0x1c>
	// wait for end of transmission
	timeout=10000;
	while( !(TWCR & (1<<TWINT))  ) { if(timeout-- == 0) return 1; }
     d5a:	21 15       	cp	r18, r1
     d5c:	31 05       	cpc	r19, r1
     d5e:	49 f1       	breq	.+82     	; 0xdb2 <i2c_start+0x6a>
     d60:	21 50       	subi	r18, 0x01	; 1
     d62:	30 40       	sbci	r19, 0x00	; 0
     d64:	80 81       	ld	r24, Z
     d66:	88 23       	and	r24, r24
     d68:	c4 f7       	brge	.-16     	; 0xd5a <i2c_start+0x12>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     d6a:	80 91 b9 00 	lds	r24, 0x00B9
     d6e:	88 7f       	andi	r24, 0xF8	; 248
     d70:	88 30       	cpi	r24, 0x08	; 8
     d72:	f9 f4       	brne	.+62     	; 0xdb2 <i2c_start+0x6a>
	
	// load slave address into data register
	TWDR = address;
     d74:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     d78:	84 e8       	ldi	r24, 0x84	; 132
     d7a:	80 93 bc 00 	sts	0x00BC, r24
     d7e:	20 e1       	ldi	r18, 0x10	; 16
     d80:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout=10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     d82:	ec eb       	ldi	r30, 0xBC	; 188
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	05 c0       	rjmp	.+10     	; 0xd92 <i2c_start+0x4a>
     d88:	21 15       	cp	r18, r1
     d8a:	31 05       	cpc	r19, r1
     d8c:	91 f0       	breq	.+36     	; 0xdb2 <i2c_start+0x6a>
     d8e:	21 50       	subi	r18, 0x01	; 1
     d90:	30 40       	sbci	r19, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	88 23       	and	r24, r24
     d96:	c4 f7       	brge	.-16     	; 0xd88 <i2c_start+0x40>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     d98:	80 91 b9 00 	lds	r24, 0x00B9
     d9c:	98 2f       	mov	r25, r24
     d9e:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     da0:	98 31       	cpi	r25, 0x18	; 24
     da2:	11 f4       	brne	.+4      	; 0xda8 <i2c_start+0x60>
     da4:	80 e0       	ldi	r24, 0x00	; 0
     da6:	08 95       	ret
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	90 34       	cpi	r25, 0x40	; 64
     dac:	19 f0       	breq	.+6      	; 0xdb4 <i2c_start+0x6c>
     dae:	81 e0       	ldi	r24, 0x01	; 1
     db0:	08 95       	ret
     db2:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     db4:	08 95       	ret

00000db6 <i2c_rep_start>:


uint8_t i2c_rep_start(uint8_t address)
{
     db6:	98 2f       	mov	r25, r24
	uint16_t timeout;
	// reset TWI control register
	// TWCR = 0;
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     db8:	84 ea       	ldi	r24, 0xA4	; 164
     dba:	80 93 bc 00 	sts	0x00BC, r24
     dbe:	20 e1       	ldi	r18, 0x10	; 16
     dc0:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     dc2:	ec eb       	ldi	r30, 0xBC	; 188
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	05 c0       	rjmp	.+10     	; 0xdd2 <i2c_rep_start+0x1c>
     dc8:	21 15       	cp	r18, r1
     dca:	31 05       	cpc	r19, r1
     dcc:	49 f1       	breq	.+82     	; 0xe20 <i2c_rep_start+0x6a>
     dce:	21 50       	subi	r18, 0x01	; 1
     dd0:	30 40       	sbci	r19, 0x00	; 0
     dd2:	80 81       	ld	r24, Z
     dd4:	88 23       	and	r24, r24
     dd6:	c4 f7       	brge	.-16     	; 0xdc8 <i2c_rep_start+0x12>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_REP_START){ return 1; }
     dd8:	80 91 b9 00 	lds	r24, 0x00B9
     ddc:	88 7f       	andi	r24, 0xF8	; 248
     dde:	80 31       	cpi	r24, 0x10	; 16
     de0:	f9 f4       	brne	.+62     	; 0xe20 <i2c_rep_start+0x6a>
	
	// load slave address into data register
	TWDR = address;
     de2:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     de6:	84 e8       	ldi	r24, 0x84	; 132
     de8:	80 93 bc 00 	sts	0x00BC, r24
     dec:	20 e1       	ldi	r18, 0x10	; 16
     dee:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     df0:	ec eb       	ldi	r30, 0xBC	; 188
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	05 c0       	rjmp	.+10     	; 0xe00 <i2c_rep_start+0x4a>
     df6:	21 15       	cp	r18, r1
     df8:	31 05       	cpc	r19, r1
     dfa:	91 f0       	breq	.+36     	; 0xe20 <i2c_rep_start+0x6a>
     dfc:	21 50       	subi	r18, 0x01	; 1
     dfe:	30 40       	sbci	r19, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	88 23       	and	r24, r24
     e04:	c4 f7       	brge	.-16     	; 0xdf6 <i2c_rep_start+0x40>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     e06:	80 91 b9 00 	lds	r24, 0x00B9
     e0a:	98 2f       	mov	r25, r24
     e0c:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     e0e:	98 31       	cpi	r25, 0x18	; 24
     e10:	11 f4       	brne	.+4      	; 0xe16 <i2c_rep_start+0x60>
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	08 95       	ret
     e16:	80 e0       	ldi	r24, 0x00	; 0
     e18:	90 34       	cpi	r25, 0x40	; 64
     e1a:	19 f0       	breq	.+6      	; 0xe22 <i2c_rep_start+0x6c>
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	08 95       	ret
     e20:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     e22:	08 95       	ret

00000e24 <i2c_write>:

uint8_t i2c_write(uint8_t data)
{
	uint16_t timeout;
	// load data into data register
	TWDR = data;
     e24:	80 93 bb 00 	sts	0x00BB, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     e28:	84 e8       	ldi	r24, 0x84	; 132
     e2a:	80 93 bc 00 	sts	0x00BC, r24
     e2e:	20 e1       	ldi	r18, 0x10	; 16
     e30:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     e32:	ec eb       	ldi	r30, 0xBC	; 188
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	07 c0       	rjmp	.+14     	; 0xe46 <i2c_write+0x22>
     e38:	21 15       	cp	r18, r1
     e3a:	31 05       	cpc	r19, r1
     e3c:	11 f4       	brne	.+4      	; 0xe42 <i2c_write+0x1e>
     e3e:	91 e0       	ldi	r25, 0x01	; 1
     e40:	0c c0       	rjmp	.+24     	; 0xe5a <i2c_write+0x36>
     e42:	21 50       	subi	r18, 0x01	; 1
     e44:	30 40       	sbci	r19, 0x00	; 0
     e46:	80 81       	ld	r24, Z
     e48:	88 23       	and	r24, r24
     e4a:	b4 f7       	brge	.-20     	; 0xe38 <i2c_write+0x14>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     e4c:	80 91 b9 00 	lds	r24, 0x00B9
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	88 7f       	andi	r24, 0xF8	; 248
     e54:	88 32       	cpi	r24, 0x28	; 40
     e56:	09 f0       	breq	.+2      	; 0xe5a <i2c_write+0x36>
     e58:	91 e0       	ldi	r25, 0x01	; 1
	
	return 0;
}
     e5a:	89 2f       	mov	r24, r25
     e5c:	08 95       	ret

00000e5e <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
	uint16_t timeout;
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     e5e:	84 ec       	ldi	r24, 0xC4	; 196
     e60:	80 93 bc 00 	sts	0x00BC, r24
     e64:	20 e1       	ldi	r18, 0x10	; 16
     e66:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     e68:	ec eb       	ldi	r30, 0xBC	; 188
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	07 c0       	rjmp	.+14     	; 0xe7c <i2c_read_ack+0x1e>
     e6e:	21 15       	cp	r18, r1
     e70:	31 05       	cpc	r19, r1
     e72:	11 f4       	brne	.+4      	; 0xe78 <i2c_read_ack+0x1a>
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	08 95       	ret
     e78:	21 50       	subi	r18, 0x01	; 1
     e7a:	30 40       	sbci	r19, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	88 23       	and	r24, r24
     e80:	b4 f7       	brge	.-20     	; 0xe6e <i2c_read_ack+0x10>
	// return received data from TWDR
	return TWDR;
     e82:	80 91 bb 00 	lds	r24, 0x00BB
}
     e86:	08 95       	ret

00000e88 <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
	uint16_t timeout;
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     e88:	84 e8       	ldi	r24, 0x84	; 132
     e8a:	80 93 bc 00 	sts	0x00BC, r24
     e8e:	20 e1       	ldi	r18, 0x10	; 16
     e90:	37 e2       	ldi	r19, 0x27	; 39
	// wait for end of transmission
	timeout = 10000;
	while( !(TWCR & (1<<TWINT)) ) { if(timeout-- == 0) return 1; }
     e92:	ec eb       	ldi	r30, 0xBC	; 188
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	07 c0       	rjmp	.+14     	; 0xea6 <i2c_read_nack+0x1e>
     e98:	21 15       	cp	r18, r1
     e9a:	31 05       	cpc	r19, r1
     e9c:	11 f4       	brne	.+4      	; 0xea2 <i2c_read_nack+0x1a>
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	08 95       	ret
     ea2:	21 50       	subi	r18, 0x01	; 1
     ea4:	30 40       	sbci	r19, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	88 23       	and	r24, r24
     eaa:	b4 f7       	brge	.-20     	; 0xe98 <i2c_read_nack+0x10>
	// return received data from TWDR
	return TWDR;
     eac:	80 91 bb 00 	lds	r24, 0x00BB
}
     eb0:	08 95       	ret

00000eb2 <i2c_stop>:
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     eb2:	84 e9       	ldi	r24, 0x94	; 148
     eb4:	80 93 bc 00 	sts	0x00BC, r24
}
     eb8:	08 95       	ret

00000eba <i2c_readReg>:

	return 0;
}

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     eba:	cf 92       	push	r12
     ebc:	df 92       	push	r13
     ebe:	ef 92       	push	r14
     ec0:	ff 92       	push	r15
     ec2:	0f 93       	push	r16
     ec4:	1f 93       	push	r17
     ec6:	cf 93       	push	r28
     ec8:	df 93       	push	r29
     eca:	18 2f       	mov	r17, r24
     ecc:	06 2f       	mov	r16, r22
     ece:	7a 01       	movw	r14, r20
     ed0:	69 01       	movw	r12, r18
	if (i2c_start(devaddr)) return 1;
     ed2:	0e 94 a4 06 	call	0xd48	; 0xd48 <i2c_start>
     ed6:	88 23       	and	r24, r24
     ed8:	21 f5       	brne	.+72     	; 0xf22 <i2c_readReg+0x68>

	i2c_write(regaddr);
     eda:	80 2f       	mov	r24, r16
     edc:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_write>

	if (i2c_start(devaddr | 0x01)) return 1;
     ee0:	81 2f       	mov	r24, r17
     ee2:	81 60       	ori	r24, 0x01	; 1
     ee4:	0e 94 a4 06 	call	0xd48	; 0xd48 <i2c_start>
     ee8:	88 23       	and	r24, r24
     eea:	d9 f4       	brne	.+54     	; 0xf22 <i2c_readReg+0x68>

	for (uint16_t i = 0; i < (length-1); i++)
     eec:	86 01       	movw	r16, r12
     eee:	01 50       	subi	r16, 0x01	; 1
     ef0:	10 40       	sbci	r17, 0x00	; 0
     ef2:	61 f0       	breq	.+24     	; 0xf0c <i2c_readReg+0x52>
     ef4:	c0 e0       	ldi	r28, 0x00	; 0
     ef6:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     ef8:	0e 94 2f 07 	call	0xe5e	; 0xe5e <i2c_read_ack>
     efc:	f7 01       	movw	r30, r14
     efe:	ec 0f       	add	r30, r28
     f00:	fd 1f       	adc	r31, r29
     f02:	80 83       	st	Z, r24

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
     f04:	21 96       	adiw	r28, 0x01	; 1
     f06:	c0 17       	cp	r28, r16
     f08:	d1 07       	cpc	r29, r17
     f0a:	b0 f3       	brcs	.-20     	; 0xef8 <i2c_readReg+0x3e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     f0c:	0e 94 44 07 	call	0xe88	; 0xe88 <i2c_read_nack>
     f10:	f7 01       	movw	r30, r14
     f12:	ec 0d       	add	r30, r12
     f14:	fd 1d       	adc	r31, r13
     f16:	31 97       	sbiw	r30, 0x01	; 1
     f18:	80 83       	st	Z, r24

	i2c_stop();
     f1a:	0e 94 59 07 	call	0xeb2	; 0xeb2 <i2c_stop>
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	01 c0       	rjmp	.+2      	; 0xf24 <i2c_readReg+0x6a>

	return 0;
     f22:	81 e0       	ldi	r24, 0x01	; 1
}
     f24:	df 91       	pop	r29
     f26:	cf 91       	pop	r28
     f28:	1f 91       	pop	r17
     f2a:	0f 91       	pop	r16
     f2c:	ff 90       	pop	r15
     f2e:	ef 90       	pop	r14
     f30:	df 90       	pop	r13
     f32:	cf 90       	pop	r12
     f34:	08 95       	ret

00000f36 <i2c_writeReg>:
	
	return 0;
}

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     f36:	df 92       	push	r13
     f38:	ef 92       	push	r14
     f3a:	ff 92       	push	r15
     f3c:	0f 93       	push	r16
     f3e:	1f 93       	push	r17
     f40:	cf 93       	push	r28
     f42:	df 93       	push	r29
     f44:	d6 2e       	mov	r13, r22
     f46:	7a 01       	movw	r14, r20
     f48:	89 01       	movw	r16, r18
	if (i2c_start(devaddr | 0x00)) return 1;
     f4a:	0e 94 a4 06 	call	0xd48	; 0xd48 <i2c_start>
     f4e:	88 23       	and	r24, r24
     f50:	c1 f4       	brne	.+48     	; 0xf82 <i2c_writeReg+0x4c>

	i2c_write(regaddr);
     f52:	8d 2d       	mov	r24, r13
     f54:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_write>

	for (uint16_t i = 0; i < length; i++)
     f58:	01 15       	cp	r16, r1
     f5a:	11 05       	cpc	r17, r1
     f5c:	71 f0       	breq	.+28     	; 0xf7a <i2c_writeReg+0x44>
     f5e:	c0 e0       	ldi	r28, 0x00	; 0
     f60:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     f62:	f7 01       	movw	r30, r14
     f64:	ec 0f       	add	r30, r28
     f66:	fd 1f       	adc	r31, r29
     f68:	80 81       	ld	r24, Z
     f6a:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_write>
     f6e:	88 23       	and	r24, r24
     f70:	41 f4       	brne	.+16     	; 0xf82 <i2c_writeReg+0x4c>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     f72:	21 96       	adiw	r28, 0x01	; 1
     f74:	c0 17       	cp	r28, r16
     f76:	d1 07       	cpc	r29, r17
     f78:	a0 f3       	brcs	.-24     	; 0xf62 <i2c_writeReg+0x2c>
	{
		if (i2c_write(data[i])) return 1;
	}

	i2c_stop();
     f7a:	0e 94 59 07 	call	0xeb2	; 0xeb2 <i2c_stop>
     f7e:	80 e0       	ldi	r24, 0x00	; 0
     f80:	01 c0       	rjmp	.+2      	; 0xf84 <i2c_writeReg+0x4e>

	return 0;
     f82:	81 e0       	ldi	r24, 0x01	; 1
}
     f84:	df 91       	pop	r29
     f86:	cf 91       	pop	r28
     f88:	1f 91       	pop	r17
     f8a:	0f 91       	pop	r16
     f8c:	ff 90       	pop	r15
     f8e:	ef 90       	pop	r14
     f90:	df 90       	pop	r13
     f92:	08 95       	ret

00000f94 <i2c_receive>:
	
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     f94:	cf 92       	push	r12
     f96:	df 92       	push	r13
     f98:	ef 92       	push	r14
     f9a:	ff 92       	push	r15
     f9c:	0f 93       	push	r16
     f9e:	1f 93       	push	r17
     fa0:	cf 93       	push	r28
     fa2:	df 93       	push	r29
     fa4:	7b 01       	movw	r14, r22
     fa6:	6a 01       	movw	r12, r20
	if (i2c_start(address | I2C_READ)) return 1;
     fa8:	81 60       	ori	r24, 0x01	; 1
     faa:	0e 94 a4 06 	call	0xd48	; 0xd48 <i2c_start>
     fae:	88 23       	and	r24, r24
     fb0:	11 f0       	breq	.+4      	; 0xfb6 <i2c_receive+0x22>
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	1a c0       	rjmp	.+52     	; 0xfea <i2c_receive+0x56>
	
	for (uint16_t i = 0; i < (length-1); i++)
     fb6:	86 01       	movw	r16, r12
     fb8:	01 50       	subi	r16, 0x01	; 1
     fba:	10 40       	sbci	r17, 0x00	; 0
     fbc:	61 f0       	breq	.+24     	; 0xfd6 <i2c_receive+0x42>
     fbe:	c0 e0       	ldi	r28, 0x00	; 0
     fc0:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     fc2:	0e 94 2f 07 	call	0xe5e	; 0xe5e <i2c_read_ack>
     fc6:	f7 01       	movw	r30, r14
     fc8:	ec 0f       	add	r30, r28
     fca:	fd 1f       	adc	r31, r29
     fcc:	80 83       	st	Z, r24

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     fce:	21 96       	adiw	r28, 0x01	; 1
     fd0:	c0 17       	cp	r28, r16
     fd2:	d1 07       	cpc	r29, r17
     fd4:	b0 f3       	brcs	.-20     	; 0xfc2 <i2c_receive+0x2e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     fd6:	0e 94 44 07 	call	0xe88	; 0xe88 <i2c_read_nack>
     fda:	f7 01       	movw	r30, r14
     fdc:	ec 0d       	add	r30, r12
     fde:	fd 1d       	adc	r31, r13
     fe0:	31 97       	sbiw	r30, 0x01	; 1
     fe2:	80 83       	st	Z, r24
	
	i2c_stop();
     fe4:	0e 94 59 07 	call	0xeb2	; 0xeb2 <i2c_stop>
     fe8:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
     fea:	df 91       	pop	r29
     fec:	cf 91       	pop	r28
     fee:	1f 91       	pop	r17
     ff0:	0f 91       	pop	r16
     ff2:	ff 90       	pop	r15
     ff4:	ef 90       	pop	r14
     ff6:	df 90       	pop	r13
     ff8:	cf 90       	pop	r12
     ffa:	08 95       	ret

00000ffc <i2c_transmit>:
	// return received data from TWDR
	return TWDR;
}

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     ffc:	ef 92       	push	r14
     ffe:	ff 92       	push	r15
    1000:	0f 93       	push	r16
    1002:	1f 93       	push	r17
    1004:	cf 93       	push	r28
    1006:	df 93       	push	r29
    1008:	7b 01       	movw	r14, r22
    100a:	8a 01       	movw	r16, r20
	if (i2c_start(address | I2C_WRITE)) return 1;
    100c:	0e 94 a4 06 	call	0xd48	; 0xd48 <i2c_start>
    1010:	88 23       	and	r24, r24
    1012:	a9 f4       	brne	.+42     	; 0x103e <i2c_transmit+0x42>
	
	for (uint16_t i = 0; i < length; i++)
    1014:	01 15       	cp	r16, r1
    1016:	11 05       	cpc	r17, r1
    1018:	71 f0       	breq	.+28     	; 0x1036 <i2c_transmit+0x3a>
    101a:	c0 e0       	ldi	r28, 0x00	; 0
    101c:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
    101e:	f7 01       	movw	r30, r14
    1020:	ec 0f       	add	r30, r28
    1022:	fd 1f       	adc	r31, r29
    1024:	80 81       	ld	r24, Z
    1026:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_write>
    102a:	88 23       	and	r24, r24
    102c:	41 f4       	brne	.+16     	; 0x103e <i2c_transmit+0x42>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
    102e:	21 96       	adiw	r28, 0x01	; 1
    1030:	c0 17       	cp	r28, r16
    1032:	d1 07       	cpc	r29, r17
    1034:	a0 f3       	brcs	.-24     	; 0x101e <i2c_transmit+0x22>
	{
		if (i2c_write(data[i])) return 1;
	}
	
	i2c_stop();
    1036:	0e 94 59 07 	call	0xeb2	; 0xeb2 <i2c_stop>
    103a:	80 e0       	ldi	r24, 0x00	; 0
    103c:	01 c0       	rjmp	.+2      	; 0x1040 <i2c_transmit+0x44>
	
	return 0;
    103e:	81 e0       	ldi	r24, 0x01	; 1
}
    1040:	df 91       	pop	r29
    1042:	cf 91       	pop	r28
    1044:	1f 91       	pop	r17
    1046:	0f 91       	pop	r16
    1048:	ff 90       	pop	r15
    104a:	ef 90       	pop	r14
    104c:	08 95       	ret

0000104e <vfprintf>:
    104e:	a1 e1       	ldi	r26, 0x11	; 17
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	ed e2       	ldi	r30, 0x2D	; 45
    1054:	f8 e0       	ldi	r31, 0x08	; 8
    1056:	0c 94 e1 0b 	jmp	0x17c2	; 0x17c2 <__prologue_saves__>
    105a:	3c 01       	movw	r6, r24
    105c:	7f 87       	std	Y+15, r23	; 0x0f
    105e:	6e 87       	std	Y+14, r22	; 0x0e
    1060:	6a 01       	movw	r12, r20
    1062:	fc 01       	movw	r30, r24
    1064:	17 82       	std	Z+7, r1	; 0x07
    1066:	16 82       	std	Z+6, r1	; 0x06
    1068:	83 81       	ldd	r24, Z+3	; 0x03
    106a:	81 fd       	sbrc	r24, 1
    106c:	03 c0       	rjmp	.+6      	; 0x1074 <vfprintf+0x26>
    106e:	6f ef       	ldi	r22, 0xFF	; 255
    1070:	7f ef       	ldi	r23, 0xFF	; 255
    1072:	6f c3       	rjmp	.+1758   	; 0x1752 <vfprintf+0x704>
    1074:	9e 01       	movw	r18, r28
    1076:	2f 5f       	subi	r18, 0xFF	; 255
    1078:	3f 4f       	sbci	r19, 0xFF	; 255
    107a:	39 8b       	std	Y+17, r19	; 0x11
    107c:	28 8b       	std	Y+16, r18	; 0x10
    107e:	f3 01       	movw	r30, r6
    1080:	23 81       	ldd	r18, Z+3	; 0x03
    1082:	ee 85       	ldd	r30, Y+14	; 0x0e
    1084:	ff 85       	ldd	r31, Y+15	; 0x0f
    1086:	23 fd       	sbrc	r18, 3
    1088:	85 91       	lpm	r24, Z+
    108a:	23 ff       	sbrs	r18, 3
    108c:	81 91       	ld	r24, Z+
    108e:	ff 87       	std	Y+15, r31	; 0x0f
    1090:	ee 87       	std	Y+14, r30	; 0x0e
    1092:	88 23       	and	r24, r24
    1094:	09 f4       	brne	.+2      	; 0x1098 <vfprintf+0x4a>
    1096:	5a c3       	rjmp	.+1716   	; 0x174c <vfprintf+0x6fe>
    1098:	85 32       	cpi	r24, 0x25	; 37
    109a:	51 f4       	brne	.+20     	; 0x10b0 <vfprintf+0x62>
    109c:	ee 85       	ldd	r30, Y+14	; 0x0e
    109e:	ff 85       	ldd	r31, Y+15	; 0x0f
    10a0:	23 fd       	sbrc	r18, 3
    10a2:	85 91       	lpm	r24, Z+
    10a4:	23 ff       	sbrs	r18, 3
    10a6:	81 91       	ld	r24, Z+
    10a8:	ff 87       	std	Y+15, r31	; 0x0f
    10aa:	ee 87       	std	Y+14, r30	; 0x0e
    10ac:	85 32       	cpi	r24, 0x25	; 37
    10ae:	29 f4       	brne	.+10     	; 0x10ba <vfprintf+0x6c>
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	b3 01       	movw	r22, r6
    10b4:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    10b8:	e2 cf       	rjmp	.-60     	; 0x107e <vfprintf+0x30>
    10ba:	98 2f       	mov	r25, r24
    10bc:	10 e0       	ldi	r17, 0x00	; 0
    10be:	88 24       	eor	r8, r8
    10c0:	99 24       	eor	r9, r9
    10c2:	10 32       	cpi	r17, 0x20	; 32
    10c4:	b0 f4       	brcc	.+44     	; 0x10f2 <vfprintf+0xa4>
    10c6:	9b 32       	cpi	r25, 0x2B	; 43
    10c8:	69 f0       	breq	.+26     	; 0x10e4 <vfprintf+0x96>
    10ca:	9c 32       	cpi	r25, 0x2C	; 44
    10cc:	28 f4       	brcc	.+10     	; 0x10d8 <vfprintf+0x8a>
    10ce:	90 32       	cpi	r25, 0x20	; 32
    10d0:	51 f0       	breq	.+20     	; 0x10e6 <vfprintf+0x98>
    10d2:	93 32       	cpi	r25, 0x23	; 35
    10d4:	71 f4       	brne	.+28     	; 0x10f2 <vfprintf+0xa4>
    10d6:	0b c0       	rjmp	.+22     	; 0x10ee <vfprintf+0xa0>
    10d8:	9d 32       	cpi	r25, 0x2D	; 45
    10da:	39 f0       	breq	.+14     	; 0x10ea <vfprintf+0x9c>
    10dc:	90 33       	cpi	r25, 0x30	; 48
    10de:	49 f4       	brne	.+18     	; 0x10f2 <vfprintf+0xa4>
    10e0:	11 60       	ori	r17, 0x01	; 1
    10e2:	28 c0       	rjmp	.+80     	; 0x1134 <vfprintf+0xe6>
    10e4:	12 60       	ori	r17, 0x02	; 2
    10e6:	14 60       	ori	r17, 0x04	; 4
    10e8:	25 c0       	rjmp	.+74     	; 0x1134 <vfprintf+0xe6>
    10ea:	18 60       	ori	r17, 0x08	; 8
    10ec:	23 c0       	rjmp	.+70     	; 0x1134 <vfprintf+0xe6>
    10ee:	10 61       	ori	r17, 0x10	; 16
    10f0:	21 c0       	rjmp	.+66     	; 0x1134 <vfprintf+0xe6>
    10f2:	17 fd       	sbrc	r17, 7
    10f4:	2a c0       	rjmp	.+84     	; 0x114a <vfprintf+0xfc>
    10f6:	89 2f       	mov	r24, r25
    10f8:	80 53       	subi	r24, 0x30	; 48
    10fa:	8a 30       	cpi	r24, 0x0A	; 10
    10fc:	78 f4       	brcc	.+30     	; 0x111c <vfprintf+0xce>
    10fe:	16 ff       	sbrs	r17, 6
    1100:	06 c0       	rjmp	.+12     	; 0x110e <vfprintf+0xc0>
    1102:	fa e0       	ldi	r31, 0x0A	; 10
    1104:	9f 9e       	mul	r9, r31
    1106:	90 2c       	mov	r9, r0
    1108:	11 24       	eor	r1, r1
    110a:	98 0e       	add	r9, r24
    110c:	13 c0       	rjmp	.+38     	; 0x1134 <vfprintf+0xe6>
    110e:	3a e0       	ldi	r19, 0x0A	; 10
    1110:	83 9e       	mul	r8, r19
    1112:	80 2c       	mov	r8, r0
    1114:	11 24       	eor	r1, r1
    1116:	88 0e       	add	r8, r24
    1118:	10 62       	ori	r17, 0x20	; 32
    111a:	0c c0       	rjmp	.+24     	; 0x1134 <vfprintf+0xe6>
    111c:	9e 32       	cpi	r25, 0x2E	; 46
    111e:	21 f4       	brne	.+8      	; 0x1128 <vfprintf+0xda>
    1120:	16 fd       	sbrc	r17, 6
    1122:	14 c3       	rjmp	.+1576   	; 0x174c <vfprintf+0x6fe>
    1124:	10 64       	ori	r17, 0x40	; 64
    1126:	06 c0       	rjmp	.+12     	; 0x1134 <vfprintf+0xe6>
    1128:	9c 36       	cpi	r25, 0x6C	; 108
    112a:	11 f4       	brne	.+4      	; 0x1130 <vfprintf+0xe2>
    112c:	10 68       	ori	r17, 0x80	; 128
    112e:	02 c0       	rjmp	.+4      	; 0x1134 <vfprintf+0xe6>
    1130:	98 36       	cpi	r25, 0x68	; 104
    1132:	59 f4       	brne	.+22     	; 0x114a <vfprintf+0xfc>
    1134:	ee 85       	ldd	r30, Y+14	; 0x0e
    1136:	ff 85       	ldd	r31, Y+15	; 0x0f
    1138:	23 fd       	sbrc	r18, 3
    113a:	95 91       	lpm	r25, Z+
    113c:	23 ff       	sbrs	r18, 3
    113e:	91 91       	ld	r25, Z+
    1140:	ff 87       	std	Y+15, r31	; 0x0f
    1142:	ee 87       	std	Y+14, r30	; 0x0e
    1144:	99 23       	and	r25, r25
    1146:	09 f0       	breq	.+2      	; 0x114a <vfprintf+0xfc>
    1148:	bc cf       	rjmp	.-136    	; 0x10c2 <vfprintf+0x74>
    114a:	89 2f       	mov	r24, r25
    114c:	85 54       	subi	r24, 0x45	; 69
    114e:	83 30       	cpi	r24, 0x03	; 3
    1150:	20 f4       	brcc	.+8      	; 0x115a <vfprintf+0x10c>
    1152:	81 2f       	mov	r24, r17
    1154:	80 61       	ori	r24, 0x10	; 16
    1156:	90 5e       	subi	r25, 0xE0	; 224
    1158:	07 c0       	rjmp	.+14     	; 0x1168 <vfprintf+0x11a>
    115a:	89 2f       	mov	r24, r25
    115c:	85 56       	subi	r24, 0x65	; 101
    115e:	83 30       	cpi	r24, 0x03	; 3
    1160:	08 f0       	brcs	.+2      	; 0x1164 <vfprintf+0x116>
    1162:	9f c1       	rjmp	.+830    	; 0x14a2 <vfprintf+0x454>
    1164:	81 2f       	mov	r24, r17
    1166:	8f 7e       	andi	r24, 0xEF	; 239
    1168:	86 fd       	sbrc	r24, 6
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <vfprintf+0x122>
    116c:	76 e0       	ldi	r23, 0x06	; 6
    116e:	97 2e       	mov	r9, r23
    1170:	6f e3       	ldi	r22, 0x3F	; 63
    1172:	f6 2e       	mov	r15, r22
    1174:	f8 22       	and	r15, r24
    1176:	95 36       	cpi	r25, 0x65	; 101
    1178:	19 f4       	brne	.+6      	; 0x1180 <vfprintf+0x132>
    117a:	f0 e4       	ldi	r31, 0x40	; 64
    117c:	ff 2a       	or	r15, r31
    117e:	07 c0       	rjmp	.+14     	; 0x118e <vfprintf+0x140>
    1180:	96 36       	cpi	r25, 0x66	; 102
    1182:	19 f4       	brne	.+6      	; 0x118a <vfprintf+0x13c>
    1184:	20 e8       	ldi	r18, 0x80	; 128
    1186:	f2 2a       	or	r15, r18
    1188:	02 c0       	rjmp	.+4      	; 0x118e <vfprintf+0x140>
    118a:	91 10       	cpse	r9, r1
    118c:	9a 94       	dec	r9
    118e:	f7 fe       	sbrs	r15, 7
    1190:	0a c0       	rjmp	.+20     	; 0x11a6 <vfprintf+0x158>
    1192:	3b e3       	ldi	r19, 0x3B	; 59
    1194:	39 15       	cp	r19, r9
    1196:	18 f4       	brcc	.+6      	; 0x119e <vfprintf+0x150>
    1198:	5c e3       	ldi	r21, 0x3C	; 60
    119a:	b5 2e       	mov	r11, r21
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <vfprintf+0x154>
    119e:	b9 2c       	mov	r11, r9
    11a0:	b3 94       	inc	r11
    11a2:	27 e0       	ldi	r18, 0x07	; 7
    11a4:	09 c0       	rjmp	.+18     	; 0x11b8 <vfprintf+0x16a>
    11a6:	47 e0       	ldi	r20, 0x07	; 7
    11a8:	49 15       	cp	r20, r9
    11aa:	20 f4       	brcc	.+8      	; 0x11b4 <vfprintf+0x166>
    11ac:	bb 24       	eor	r11, r11
    11ae:	47 e0       	ldi	r20, 0x07	; 7
    11b0:	94 2e       	mov	r9, r20
    11b2:	f7 cf       	rjmp	.-18     	; 0x11a2 <vfprintf+0x154>
    11b4:	29 2d       	mov	r18, r9
    11b6:	bb 24       	eor	r11, r11
    11b8:	c6 01       	movw	r24, r12
    11ba:	04 96       	adiw	r24, 0x04	; 4
    11bc:	9d 87       	std	Y+13, r25	; 0x0d
    11be:	8c 87       	std	Y+12, r24	; 0x0c
    11c0:	f6 01       	movw	r30, r12
    11c2:	60 81       	ld	r22, Z
    11c4:	71 81       	ldd	r23, Z+1	; 0x01
    11c6:	82 81       	ldd	r24, Z+2	; 0x02
    11c8:	93 81       	ldd	r25, Z+3	; 0x03
    11ca:	ae 01       	movw	r20, r28
    11cc:	4f 5f       	subi	r20, 0xFF	; 255
    11ce:	5f 4f       	sbci	r21, 0xFF	; 255
    11d0:	0b 2d       	mov	r16, r11
    11d2:	0e 94 18 0c 	call	0x1830	; 0x1830 <__ftoa_engine>
    11d6:	6c 01       	movw	r12, r24
    11d8:	09 81       	ldd	r16, Y+1	; 0x01
    11da:	20 2e       	mov	r2, r16
    11dc:	33 24       	eor	r3, r3
    11de:	00 ff       	sbrs	r16, 0
    11e0:	04 c0       	rjmp	.+8      	; 0x11ea <vfprintf+0x19c>
    11e2:	03 fd       	sbrc	r16, 3
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <vfprintf+0x19c>
    11e6:	1d e2       	ldi	r17, 0x2D	; 45
    11e8:	09 c0       	rjmp	.+18     	; 0x11fc <vfprintf+0x1ae>
    11ea:	f1 fe       	sbrs	r15, 1
    11ec:	02 c0       	rjmp	.+4      	; 0x11f2 <vfprintf+0x1a4>
    11ee:	1b e2       	ldi	r17, 0x2B	; 43
    11f0:	05 c0       	rjmp	.+10     	; 0x11fc <vfprintf+0x1ae>
    11f2:	f2 fc       	sbrc	r15, 2
    11f4:	02 c0       	rjmp	.+4      	; 0x11fa <vfprintf+0x1ac>
    11f6:	10 e0       	ldi	r17, 0x00	; 0
    11f8:	01 c0       	rjmp	.+2      	; 0x11fc <vfprintf+0x1ae>
    11fa:	10 e2       	ldi	r17, 0x20	; 32
    11fc:	c1 01       	movw	r24, r2
    11fe:	8c 70       	andi	r24, 0x0C	; 12
    1200:	90 70       	andi	r25, 0x00	; 0
    1202:	89 2b       	or	r24, r25
    1204:	b9 f1       	breq	.+110    	; 0x1274 <vfprintf+0x226>
    1206:	11 23       	and	r17, r17
    1208:	11 f4       	brne	.+4      	; 0x120e <vfprintf+0x1c0>
    120a:	83 e0       	ldi	r24, 0x03	; 3
    120c:	01 c0       	rjmp	.+2      	; 0x1210 <vfprintf+0x1c2>
    120e:	84 e0       	ldi	r24, 0x04	; 4
    1210:	88 15       	cp	r24, r8
    1212:	10 f0       	brcs	.+4      	; 0x1218 <vfprintf+0x1ca>
    1214:	88 24       	eor	r8, r8
    1216:	0a c0       	rjmp	.+20     	; 0x122c <vfprintf+0x1de>
    1218:	88 1a       	sub	r8, r24
    121a:	f3 fc       	sbrc	r15, 3
    121c:	07 c0       	rjmp	.+14     	; 0x122c <vfprintf+0x1de>
    121e:	80 e2       	ldi	r24, 0x20	; 32
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	b3 01       	movw	r22, r6
    1224:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1228:	8a 94       	dec	r8
    122a:	c9 f7       	brne	.-14     	; 0x121e <vfprintf+0x1d0>
    122c:	11 23       	and	r17, r17
    122e:	29 f0       	breq	.+10     	; 0x123a <vfprintf+0x1ec>
    1230:	81 2f       	mov	r24, r17
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	b3 01       	movw	r22, r6
    1236:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    123a:	23 fe       	sbrs	r2, 3
    123c:	03 c0       	rjmp	.+6      	; 0x1244 <vfprintf+0x1f6>
    123e:	08 e6       	ldi	r16, 0x68	; 104
    1240:	10 e0       	ldi	r17, 0x00	; 0
    1242:	0e c0       	rjmp	.+28     	; 0x1260 <vfprintf+0x212>
    1244:	0c e6       	ldi	r16, 0x6C	; 108
    1246:	10 e0       	ldi	r17, 0x00	; 0
    1248:	0b c0       	rjmp	.+22     	; 0x1260 <vfprintf+0x212>
    124a:	e1 14       	cp	r14, r1
    124c:	f1 04       	cpc	r15, r1
    124e:	09 f0       	breq	.+2      	; 0x1252 <vfprintf+0x204>
    1250:	80 52       	subi	r24, 0x20	; 32
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	b3 01       	movw	r22, r6
    1256:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    125a:	0f 5f       	subi	r16, 0xFF	; 255
    125c:	1f 4f       	sbci	r17, 0xFF	; 255
    125e:	05 c0       	rjmp	.+10     	; 0x126a <vfprintf+0x21c>
    1260:	ef 2c       	mov	r14, r15
    1262:	ff 24       	eor	r15, r15
    1264:	f0 e1       	ldi	r31, 0x10	; 16
    1266:	ef 22       	and	r14, r31
    1268:	ff 24       	eor	r15, r15
    126a:	f8 01       	movw	r30, r16
    126c:	84 91       	lpm	r24, Z+
    126e:	88 23       	and	r24, r24
    1270:	61 f7       	brne	.-40     	; 0x124a <vfprintf+0x1fc>
    1272:	14 c1       	rjmp	.+552    	; 0x149c <vfprintf+0x44e>
    1274:	f7 fe       	sbrs	r15, 7
    1276:	12 c0       	rjmp	.+36     	; 0x129c <vfprintf+0x24e>
    1278:	bc 0c       	add	r11, r12
    127a:	24 fe       	sbrs	r2, 4
    127c:	04 c0       	rjmp	.+8      	; 0x1286 <vfprintf+0x238>
    127e:	8a 81       	ldd	r24, Y+2	; 0x02
    1280:	81 33       	cpi	r24, 0x31	; 49
    1282:	09 f4       	brne	.+2      	; 0x1286 <vfprintf+0x238>
    1284:	ba 94       	dec	r11
    1286:	1b 14       	cp	r1, r11
    1288:	1c f0       	brlt	.+6      	; 0x1290 <vfprintf+0x242>
    128a:	bb 24       	eor	r11, r11
    128c:	b3 94       	inc	r11
    128e:	2d c0       	rjmp	.+90     	; 0x12ea <vfprintf+0x29c>
    1290:	f8 e0       	ldi	r31, 0x08	; 8
    1292:	fb 15       	cp	r31, r11
    1294:	50 f5       	brcc	.+84     	; 0x12ea <vfprintf+0x29c>
    1296:	38 e0       	ldi	r19, 0x08	; 8
    1298:	b3 2e       	mov	r11, r19
    129a:	27 c0       	rjmp	.+78     	; 0x12ea <vfprintf+0x29c>
    129c:	f6 fc       	sbrc	r15, 6
    129e:	25 c0       	rjmp	.+74     	; 0x12ea <vfprintf+0x29c>
    12a0:	89 2d       	mov	r24, r9
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	8c 15       	cp	r24, r12
    12a6:	9d 05       	cpc	r25, r13
    12a8:	4c f0       	brlt	.+18     	; 0x12bc <vfprintf+0x26e>
    12aa:	2c ef       	ldi	r18, 0xFC	; 252
    12ac:	c2 16       	cp	r12, r18
    12ae:	2f ef       	ldi	r18, 0xFF	; 255
    12b0:	d2 06       	cpc	r13, r18
    12b2:	24 f0       	brlt	.+8      	; 0x12bc <vfprintf+0x26e>
    12b4:	30 e8       	ldi	r19, 0x80	; 128
    12b6:	f3 2a       	or	r15, r19
    12b8:	01 c0       	rjmp	.+2      	; 0x12bc <vfprintf+0x26e>
    12ba:	9a 94       	dec	r9
    12bc:	99 20       	and	r9, r9
    12be:	49 f0       	breq	.+18     	; 0x12d2 <vfprintf+0x284>
    12c0:	e2 e0       	ldi	r30, 0x02	; 2
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	ec 0f       	add	r30, r28
    12c6:	fd 1f       	adc	r31, r29
    12c8:	e9 0d       	add	r30, r9
    12ca:	f1 1d       	adc	r31, r1
    12cc:	80 81       	ld	r24, Z
    12ce:	80 33       	cpi	r24, 0x30	; 48
    12d0:	a1 f3       	breq	.-24     	; 0x12ba <vfprintf+0x26c>
    12d2:	f7 fe       	sbrs	r15, 7
    12d4:	0a c0       	rjmp	.+20     	; 0x12ea <vfprintf+0x29c>
    12d6:	b9 2c       	mov	r11, r9
    12d8:	b3 94       	inc	r11
    12da:	89 2d       	mov	r24, r9
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	c8 16       	cp	r12, r24
    12e0:	d9 06       	cpc	r13, r25
    12e2:	14 f0       	brlt	.+4      	; 0x12e8 <vfprintf+0x29a>
    12e4:	99 24       	eor	r9, r9
    12e6:	01 c0       	rjmp	.+2      	; 0x12ea <vfprintf+0x29c>
    12e8:	9c 18       	sub	r9, r12
    12ea:	f7 fc       	sbrc	r15, 7
    12ec:	03 c0       	rjmp	.+6      	; 0x12f4 <vfprintf+0x2a6>
    12ee:	25 e0       	ldi	r18, 0x05	; 5
    12f0:	30 e0       	ldi	r19, 0x00	; 0
    12f2:	09 c0       	rjmp	.+18     	; 0x1306 <vfprintf+0x2b8>
    12f4:	1c 14       	cp	r1, r12
    12f6:	1d 04       	cpc	r1, r13
    12f8:	1c f0       	brlt	.+6      	; 0x1300 <vfprintf+0x2b2>
    12fa:	21 e0       	ldi	r18, 0x01	; 1
    12fc:	30 e0       	ldi	r19, 0x00	; 0
    12fe:	03 c0       	rjmp	.+6      	; 0x1306 <vfprintf+0x2b8>
    1300:	96 01       	movw	r18, r12
    1302:	2f 5f       	subi	r18, 0xFF	; 255
    1304:	3f 4f       	sbci	r19, 0xFF	; 255
    1306:	11 23       	and	r17, r17
    1308:	11 f0       	breq	.+4      	; 0x130e <vfprintf+0x2c0>
    130a:	2f 5f       	subi	r18, 0xFF	; 255
    130c:	3f 4f       	sbci	r19, 0xFF	; 255
    130e:	99 20       	and	r9, r9
    1310:	29 f0       	breq	.+10     	; 0x131c <vfprintf+0x2ce>
    1312:	89 2d       	mov	r24, r9
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	01 96       	adiw	r24, 0x01	; 1
    1318:	28 0f       	add	r18, r24
    131a:	39 1f       	adc	r19, r25
    131c:	88 2d       	mov	r24, r8
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	28 17       	cp	r18, r24
    1322:	39 07       	cpc	r19, r25
    1324:	14 f0       	brlt	.+4      	; 0x132a <vfprintf+0x2dc>
    1326:	88 24       	eor	r8, r8
    1328:	01 c0       	rjmp	.+2      	; 0x132c <vfprintf+0x2de>
    132a:	82 1a       	sub	r8, r18
    132c:	4f 2c       	mov	r4, r15
    132e:	55 24       	eor	r5, r5
    1330:	c2 01       	movw	r24, r4
    1332:	89 70       	andi	r24, 0x09	; 9
    1334:	90 70       	andi	r25, 0x00	; 0
    1336:	89 2b       	or	r24, r25
    1338:	39 f0       	breq	.+14     	; 0x1348 <vfprintf+0x2fa>
    133a:	08 c0       	rjmp	.+16     	; 0x134c <vfprintf+0x2fe>
    133c:	80 e2       	ldi	r24, 0x20	; 32
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	b3 01       	movw	r22, r6
    1342:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1346:	8a 94       	dec	r8
    1348:	88 20       	and	r8, r8
    134a:	c1 f7       	brne	.-16     	; 0x133c <vfprintf+0x2ee>
    134c:	11 23       	and	r17, r17
    134e:	29 f0       	breq	.+10     	; 0x135a <vfprintf+0x30c>
    1350:	81 2f       	mov	r24, r17
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	b3 01       	movw	r22, r6
    1356:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    135a:	43 fe       	sbrs	r4, 3
    135c:	07 c0       	rjmp	.+14     	; 0x136c <vfprintf+0x31e>
    135e:	08 c0       	rjmp	.+16     	; 0x1370 <vfprintf+0x322>
    1360:	80 e3       	ldi	r24, 0x30	; 48
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	b3 01       	movw	r22, r6
    1366:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    136a:	8a 94       	dec	r8
    136c:	88 20       	and	r8, r8
    136e:	c1 f7       	brne	.-16     	; 0x1360 <vfprintf+0x312>
    1370:	f7 fe       	sbrs	r15, 7
    1372:	46 c0       	rjmp	.+140    	; 0x1400 <vfprintf+0x3b2>
    1374:	86 01       	movw	r16, r12
    1376:	d7 fe       	sbrs	r13, 7
    1378:	02 c0       	rjmp	.+4      	; 0x137e <vfprintf+0x330>
    137a:	00 e0       	ldi	r16, 0x00	; 0
    137c:	10 e0       	ldi	r17, 0x00	; 0
    137e:	76 01       	movw	r14, r12
    1380:	08 94       	sec
    1382:	e1 1c       	adc	r14, r1
    1384:	f1 1c       	adc	r15, r1
    1386:	e0 1a       	sub	r14, r16
    1388:	f1 0a       	sbc	r15, r17
    138a:	41 e0       	ldi	r20, 0x01	; 1
    138c:	50 e0       	ldi	r21, 0x00	; 0
    138e:	4c 0f       	add	r20, r28
    1390:	5d 1f       	adc	r21, r29
    1392:	e4 0e       	add	r14, r20
    1394:	f5 1e       	adc	r15, r21
    1396:	26 01       	movw	r4, r12
    1398:	4b 18       	sub	r4, r11
    139a:	51 08       	sbc	r5, r1
    139c:	89 2d       	mov	r24, r9
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	aa 24       	eor	r10, r10
    13a2:	bb 24       	eor	r11, r11
    13a4:	a8 1a       	sub	r10, r24
    13a6:	b9 0a       	sbc	r11, r25
    13a8:	5f ef       	ldi	r21, 0xFF	; 255
    13aa:	0f 3f       	cpi	r16, 0xFF	; 255
    13ac:	15 07       	cpc	r17, r21
    13ae:	29 f4       	brne	.+10     	; 0x13ba <vfprintf+0x36c>
    13b0:	8e e2       	ldi	r24, 0x2E	; 46
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	b3 01       	movw	r22, r6
    13b6:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    13ba:	c0 16       	cp	r12, r16
    13bc:	d1 06       	cpc	r13, r17
    13be:	34 f0       	brlt	.+12     	; 0x13cc <vfprintf+0x37e>
    13c0:	40 16       	cp	r4, r16
    13c2:	51 06       	cpc	r5, r17
    13c4:	1c f4       	brge	.+6      	; 0x13cc <vfprintf+0x37e>
    13c6:	f7 01       	movw	r30, r14
    13c8:	80 81       	ld	r24, Z
    13ca:	01 c0       	rjmp	.+2      	; 0x13ce <vfprintf+0x380>
    13cc:	80 e3       	ldi	r24, 0x30	; 48
    13ce:	01 50       	subi	r16, 0x01	; 1
    13d0:	10 40       	sbci	r17, 0x00	; 0
    13d2:	08 94       	sec
    13d4:	e1 1c       	adc	r14, r1
    13d6:	f1 1c       	adc	r15, r1
    13d8:	0a 15       	cp	r16, r10
    13da:	1b 05       	cpc	r17, r11
    13dc:	2c f0       	brlt	.+10     	; 0x13e8 <vfprintf+0x39a>
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	b3 01       	movw	r22, r6
    13e2:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    13e6:	e0 cf       	rjmp	.-64     	; 0x13a8 <vfprintf+0x35a>
    13e8:	0c 15       	cp	r16, r12
    13ea:	1d 05       	cpc	r17, r13
    13ec:	39 f4       	brne	.+14     	; 0x13fc <vfprintf+0x3ae>
    13ee:	9a 81       	ldd	r25, Y+2	; 0x02
    13f0:	96 33       	cpi	r25, 0x36	; 54
    13f2:	18 f4       	brcc	.+6      	; 0x13fa <vfprintf+0x3ac>
    13f4:	95 33       	cpi	r25, 0x35	; 53
    13f6:	11 f4       	brne	.+4      	; 0x13fc <vfprintf+0x3ae>
    13f8:	24 fe       	sbrs	r2, 4
    13fa:	81 e3       	ldi	r24, 0x31	; 49
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	4b c0       	rjmp	.+150    	; 0x1496 <vfprintf+0x448>
    1400:	8a 81       	ldd	r24, Y+2	; 0x02
    1402:	81 33       	cpi	r24, 0x31	; 49
    1404:	09 f0       	breq	.+2      	; 0x1408 <vfprintf+0x3ba>
    1406:	0f 7e       	andi	r16, 0xEF	; 239
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	b3 01       	movw	r22, r6
    140c:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1410:	99 20       	and	r9, r9
    1412:	a1 f0       	breq	.+40     	; 0x143c <vfprintf+0x3ee>
    1414:	8e e2       	ldi	r24, 0x2E	; 46
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	b3 01       	movw	r22, r6
    141a:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    141e:	12 e0       	ldi	r17, 0x02	; 2
    1420:	e1 e0       	ldi	r30, 0x01	; 1
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	ec 0f       	add	r30, r28
    1426:	fd 1f       	adc	r31, r29
    1428:	e1 0f       	add	r30, r17
    142a:	f1 1d       	adc	r31, r1
    142c:	1f 5f       	subi	r17, 0xFF	; 255
    142e:	80 81       	ld	r24, Z
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	b3 01       	movw	r22, r6
    1434:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1438:	9a 94       	dec	r9
    143a:	91 f7       	brne	.-28     	; 0x1420 <vfprintf+0x3d2>
    143c:	44 fc       	sbrc	r4, 4
    143e:	03 c0       	rjmp	.+6      	; 0x1446 <vfprintf+0x3f8>
    1440:	85 e6       	ldi	r24, 0x65	; 101
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	02 c0       	rjmp	.+4      	; 0x144a <vfprintf+0x3fc>
    1446:	85 e4       	ldi	r24, 0x45	; 69
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	b3 01       	movw	r22, r6
    144c:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1450:	d7 fc       	sbrc	r13, 7
    1452:	05 c0       	rjmp	.+10     	; 0x145e <vfprintf+0x410>
    1454:	c1 14       	cp	r12, r1
    1456:	d1 04       	cpc	r13, r1
    1458:	41 f4       	brne	.+16     	; 0x146a <vfprintf+0x41c>
    145a:	04 ff       	sbrs	r16, 4
    145c:	06 c0       	rjmp	.+12     	; 0x146a <vfprintf+0x41c>
    145e:	d0 94       	com	r13
    1460:	c1 94       	neg	r12
    1462:	d1 08       	sbc	r13, r1
    1464:	d3 94       	inc	r13
    1466:	8d e2       	ldi	r24, 0x2D	; 45
    1468:	01 c0       	rjmp	.+2      	; 0x146c <vfprintf+0x41e>
    146a:	8b e2       	ldi	r24, 0x2B	; 43
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	b3 01       	movw	r22, r6
    1470:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1474:	80 e3       	ldi	r24, 0x30	; 48
    1476:	05 c0       	rjmp	.+10     	; 0x1482 <vfprintf+0x434>
    1478:	8f 5f       	subi	r24, 0xFF	; 255
    147a:	26 ef       	ldi	r18, 0xF6	; 246
    147c:	3f ef       	ldi	r19, 0xFF	; 255
    147e:	c2 0e       	add	r12, r18
    1480:	d3 1e       	adc	r13, r19
    1482:	3a e0       	ldi	r19, 0x0A	; 10
    1484:	c3 16       	cp	r12, r19
    1486:	d1 04       	cpc	r13, r1
    1488:	bc f7       	brge	.-18     	; 0x1478 <vfprintf+0x42a>
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	b3 01       	movw	r22, r6
    148e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1492:	c6 01       	movw	r24, r12
    1494:	c0 96       	adiw	r24, 0x30	; 48
    1496:	b3 01       	movw	r22, r6
    1498:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    149c:	cc 84       	ldd	r12, Y+12	; 0x0c
    149e:	dd 84       	ldd	r13, Y+13	; 0x0d
    14a0:	52 c1       	rjmp	.+676    	; 0x1746 <vfprintf+0x6f8>
    14a2:	93 36       	cpi	r25, 0x63	; 99
    14a4:	31 f0       	breq	.+12     	; 0x14b2 <vfprintf+0x464>
    14a6:	93 37       	cpi	r25, 0x73	; 115
    14a8:	99 f0       	breq	.+38     	; 0x14d0 <vfprintf+0x482>
    14aa:	93 35       	cpi	r25, 0x53	; 83
    14ac:	09 f0       	breq	.+2      	; 0x14b0 <vfprintf+0x462>
    14ae:	59 c0       	rjmp	.+178    	; 0x1562 <vfprintf+0x514>
    14b0:	23 c0       	rjmp	.+70     	; 0x14f8 <vfprintf+0x4aa>
    14b2:	f6 01       	movw	r30, r12
    14b4:	80 81       	ld	r24, Z
    14b6:	89 83       	std	Y+1, r24	; 0x01
    14b8:	5e 01       	movw	r10, r28
    14ba:	08 94       	sec
    14bc:	a1 1c       	adc	r10, r1
    14be:	b1 1c       	adc	r11, r1
    14c0:	22 e0       	ldi	r18, 0x02	; 2
    14c2:	30 e0       	ldi	r19, 0x00	; 0
    14c4:	c2 0e       	add	r12, r18
    14c6:	d3 1e       	adc	r13, r19
    14c8:	21 e0       	ldi	r18, 0x01	; 1
    14ca:	e2 2e       	mov	r14, r18
    14cc:	f1 2c       	mov	r15, r1
    14ce:	12 c0       	rjmp	.+36     	; 0x14f4 <vfprintf+0x4a6>
    14d0:	f6 01       	movw	r30, r12
    14d2:	a0 80       	ld	r10, Z
    14d4:	b1 80       	ldd	r11, Z+1	; 0x01
    14d6:	16 fd       	sbrc	r17, 6
    14d8:	03 c0       	rjmp	.+6      	; 0x14e0 <vfprintf+0x492>
    14da:	6f ef       	ldi	r22, 0xFF	; 255
    14dc:	7f ef       	ldi	r23, 0xFF	; 255
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <vfprintf+0x496>
    14e0:	69 2d       	mov	r22, r9
    14e2:	70 e0       	ldi	r23, 0x00	; 0
    14e4:	22 e0       	ldi	r18, 0x02	; 2
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	c2 0e       	add	r12, r18
    14ea:	d3 1e       	adc	r13, r19
    14ec:	c5 01       	movw	r24, r10
    14ee:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <strnlen>
    14f2:	7c 01       	movw	r14, r24
    14f4:	1f 77       	andi	r17, 0x7F	; 127
    14f6:	13 c0       	rjmp	.+38     	; 0x151e <vfprintf+0x4d0>
    14f8:	f6 01       	movw	r30, r12
    14fa:	a0 80       	ld	r10, Z
    14fc:	b1 80       	ldd	r11, Z+1	; 0x01
    14fe:	16 fd       	sbrc	r17, 6
    1500:	03 c0       	rjmp	.+6      	; 0x1508 <vfprintf+0x4ba>
    1502:	6f ef       	ldi	r22, 0xFF	; 255
    1504:	7f ef       	ldi	r23, 0xFF	; 255
    1506:	02 c0       	rjmp	.+4      	; 0x150c <vfprintf+0x4be>
    1508:	69 2d       	mov	r22, r9
    150a:	70 e0       	ldi	r23, 0x00	; 0
    150c:	22 e0       	ldi	r18, 0x02	; 2
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	c2 0e       	add	r12, r18
    1512:	d3 1e       	adc	r13, r19
    1514:	c5 01       	movw	r24, r10
    1516:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <strnlen_P>
    151a:	7c 01       	movw	r14, r24
    151c:	10 68       	ori	r17, 0x80	; 128
    151e:	13 ff       	sbrs	r17, 3
    1520:	07 c0       	rjmp	.+14     	; 0x1530 <vfprintf+0x4e2>
    1522:	1b c0       	rjmp	.+54     	; 0x155a <vfprintf+0x50c>
    1524:	80 e2       	ldi	r24, 0x20	; 32
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	b3 01       	movw	r22, r6
    152a:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    152e:	8a 94       	dec	r8
    1530:	88 2d       	mov	r24, r8
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	e8 16       	cp	r14, r24
    1536:	f9 06       	cpc	r15, r25
    1538:	a8 f3       	brcs	.-22     	; 0x1524 <vfprintf+0x4d6>
    153a:	0f c0       	rjmp	.+30     	; 0x155a <vfprintf+0x50c>
    153c:	f5 01       	movw	r30, r10
    153e:	17 fd       	sbrc	r17, 7
    1540:	85 91       	lpm	r24, Z+
    1542:	17 ff       	sbrs	r17, 7
    1544:	81 91       	ld	r24, Z+
    1546:	5f 01       	movw	r10, r30
    1548:	90 e0       	ldi	r25, 0x00	; 0
    154a:	b3 01       	movw	r22, r6
    154c:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1550:	81 10       	cpse	r8, r1
    1552:	8a 94       	dec	r8
    1554:	08 94       	sec
    1556:	e1 08       	sbc	r14, r1
    1558:	f1 08       	sbc	r15, r1
    155a:	e1 14       	cp	r14, r1
    155c:	f1 04       	cpc	r15, r1
    155e:	71 f7       	brne	.-36     	; 0x153c <vfprintf+0x4ee>
    1560:	f2 c0       	rjmp	.+484    	; 0x1746 <vfprintf+0x6f8>
    1562:	94 36       	cpi	r25, 0x64	; 100
    1564:	11 f0       	breq	.+4      	; 0x156a <vfprintf+0x51c>
    1566:	99 36       	cpi	r25, 0x69	; 105
    1568:	89 f5       	brne	.+98     	; 0x15cc <vfprintf+0x57e>
    156a:	17 ff       	sbrs	r17, 7
    156c:	08 c0       	rjmp	.+16     	; 0x157e <vfprintf+0x530>
    156e:	f6 01       	movw	r30, r12
    1570:	20 81       	ld	r18, Z
    1572:	31 81       	ldd	r19, Z+1	; 0x01
    1574:	42 81       	ldd	r20, Z+2	; 0x02
    1576:	53 81       	ldd	r21, Z+3	; 0x03
    1578:	84 e0       	ldi	r24, 0x04	; 4
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	0a c0       	rjmp	.+20     	; 0x1592 <vfprintf+0x544>
    157e:	f6 01       	movw	r30, r12
    1580:	80 81       	ld	r24, Z
    1582:	91 81       	ldd	r25, Z+1	; 0x01
    1584:	9c 01       	movw	r18, r24
    1586:	44 27       	eor	r20, r20
    1588:	37 fd       	sbrc	r19, 7
    158a:	40 95       	com	r20
    158c:	54 2f       	mov	r21, r20
    158e:	82 e0       	ldi	r24, 0x02	; 2
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	c8 0e       	add	r12, r24
    1594:	d9 1e       	adc	r13, r25
    1596:	9f e6       	ldi	r25, 0x6F	; 111
    1598:	f9 2e       	mov	r15, r25
    159a:	f1 22       	and	r15, r17
    159c:	57 ff       	sbrs	r21, 7
    159e:	09 c0       	rjmp	.+18     	; 0x15b2 <vfprintf+0x564>
    15a0:	50 95       	com	r21
    15a2:	40 95       	com	r20
    15a4:	30 95       	com	r19
    15a6:	21 95       	neg	r18
    15a8:	3f 4f       	sbci	r19, 0xFF	; 255
    15aa:	4f 4f       	sbci	r20, 0xFF	; 255
    15ac:	5f 4f       	sbci	r21, 0xFF	; 255
    15ae:	90 e8       	ldi	r25, 0x80	; 128
    15b0:	f9 2a       	or	r15, r25
    15b2:	ca 01       	movw	r24, r20
    15b4:	b9 01       	movw	r22, r18
    15b6:	ae 01       	movw	r20, r28
    15b8:	4f 5f       	subi	r20, 0xFF	; 255
    15ba:	5f 4f       	sbci	r21, 0xFF	; 255
    15bc:	2a e0       	ldi	r18, 0x0A	; 10
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <__ultoa_invert>
    15c4:	e8 2e       	mov	r14, r24
    15c6:	e8 89       	ldd	r30, Y+16	; 0x10
    15c8:	ee 1a       	sub	r14, r30
    15ca:	41 c0       	rjmp	.+130    	; 0x164e <vfprintf+0x600>
    15cc:	95 37       	cpi	r25, 0x75	; 117
    15ce:	21 f4       	brne	.+8      	; 0x15d8 <vfprintf+0x58a>
    15d0:	1f 7e       	andi	r17, 0xEF	; 239
    15d2:	2a e0       	ldi	r18, 0x0A	; 10
    15d4:	30 e0       	ldi	r19, 0x00	; 0
    15d6:	1c c0       	rjmp	.+56     	; 0x1610 <vfprintf+0x5c2>
    15d8:	19 7f       	andi	r17, 0xF9	; 249
    15da:	9f 36       	cpi	r25, 0x6F	; 111
    15dc:	61 f0       	breq	.+24     	; 0x15f6 <vfprintf+0x5a8>
    15de:	90 37       	cpi	r25, 0x70	; 112
    15e0:	20 f4       	brcc	.+8      	; 0x15ea <vfprintf+0x59c>
    15e2:	98 35       	cpi	r25, 0x58	; 88
    15e4:	09 f0       	breq	.+2      	; 0x15e8 <vfprintf+0x59a>
    15e6:	b2 c0       	rjmp	.+356    	; 0x174c <vfprintf+0x6fe>
    15e8:	0f c0       	rjmp	.+30     	; 0x1608 <vfprintf+0x5ba>
    15ea:	90 37       	cpi	r25, 0x70	; 112
    15ec:	39 f0       	breq	.+14     	; 0x15fc <vfprintf+0x5ae>
    15ee:	98 37       	cpi	r25, 0x78	; 120
    15f0:	09 f0       	breq	.+2      	; 0x15f4 <vfprintf+0x5a6>
    15f2:	ac c0       	rjmp	.+344    	; 0x174c <vfprintf+0x6fe>
    15f4:	04 c0       	rjmp	.+8      	; 0x15fe <vfprintf+0x5b0>
    15f6:	28 e0       	ldi	r18, 0x08	; 8
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	0a c0       	rjmp	.+20     	; 0x1610 <vfprintf+0x5c2>
    15fc:	10 61       	ori	r17, 0x10	; 16
    15fe:	14 fd       	sbrc	r17, 4
    1600:	14 60       	ori	r17, 0x04	; 4
    1602:	20 e1       	ldi	r18, 0x10	; 16
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	04 c0       	rjmp	.+8      	; 0x1610 <vfprintf+0x5c2>
    1608:	14 fd       	sbrc	r17, 4
    160a:	16 60       	ori	r17, 0x06	; 6
    160c:	20 e1       	ldi	r18, 0x10	; 16
    160e:	32 e0       	ldi	r19, 0x02	; 2
    1610:	17 ff       	sbrs	r17, 7
    1612:	08 c0       	rjmp	.+16     	; 0x1624 <vfprintf+0x5d6>
    1614:	f6 01       	movw	r30, r12
    1616:	60 81       	ld	r22, Z
    1618:	71 81       	ldd	r23, Z+1	; 0x01
    161a:	82 81       	ldd	r24, Z+2	; 0x02
    161c:	93 81       	ldd	r25, Z+3	; 0x03
    161e:	44 e0       	ldi	r20, 0x04	; 4
    1620:	50 e0       	ldi	r21, 0x00	; 0
    1622:	08 c0       	rjmp	.+16     	; 0x1634 <vfprintf+0x5e6>
    1624:	f6 01       	movw	r30, r12
    1626:	80 81       	ld	r24, Z
    1628:	91 81       	ldd	r25, Z+1	; 0x01
    162a:	bc 01       	movw	r22, r24
    162c:	80 e0       	ldi	r24, 0x00	; 0
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	42 e0       	ldi	r20, 0x02	; 2
    1632:	50 e0       	ldi	r21, 0x00	; 0
    1634:	c4 0e       	add	r12, r20
    1636:	d5 1e       	adc	r13, r21
    1638:	ae 01       	movw	r20, r28
    163a:	4f 5f       	subi	r20, 0xFF	; 255
    163c:	5f 4f       	sbci	r21, 0xFF	; 255
    163e:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <__ultoa_invert>
    1642:	e8 2e       	mov	r14, r24
    1644:	58 89       	ldd	r21, Y+16	; 0x10
    1646:	e5 1a       	sub	r14, r21
    1648:	8f e7       	ldi	r24, 0x7F	; 127
    164a:	f8 2e       	mov	r15, r24
    164c:	f1 22       	and	r15, r17
    164e:	f6 fe       	sbrs	r15, 6
    1650:	0b c0       	rjmp	.+22     	; 0x1668 <vfprintf+0x61a>
    1652:	8e ef       	ldi	r24, 0xFE	; 254
    1654:	f8 22       	and	r15, r24
    1656:	e9 14       	cp	r14, r9
    1658:	38 f4       	brcc	.+14     	; 0x1668 <vfprintf+0x61a>
    165a:	f4 fe       	sbrs	r15, 4
    165c:	07 c0       	rjmp	.+14     	; 0x166c <vfprintf+0x61e>
    165e:	f2 fc       	sbrc	r15, 2
    1660:	05 c0       	rjmp	.+10     	; 0x166c <vfprintf+0x61e>
    1662:	9f ee       	ldi	r25, 0xEF	; 239
    1664:	f9 22       	and	r15, r25
    1666:	02 c0       	rjmp	.+4      	; 0x166c <vfprintf+0x61e>
    1668:	1e 2d       	mov	r17, r14
    166a:	01 c0       	rjmp	.+2      	; 0x166e <vfprintf+0x620>
    166c:	19 2d       	mov	r17, r9
    166e:	f4 fe       	sbrs	r15, 4
    1670:	0d c0       	rjmp	.+26     	; 0x168c <vfprintf+0x63e>
    1672:	fe 01       	movw	r30, r28
    1674:	ee 0d       	add	r30, r14
    1676:	f1 1d       	adc	r31, r1
    1678:	80 81       	ld	r24, Z
    167a:	80 33       	cpi	r24, 0x30	; 48
    167c:	19 f4       	brne	.+6      	; 0x1684 <vfprintf+0x636>
    167e:	e9 ee       	ldi	r30, 0xE9	; 233
    1680:	fe 22       	and	r15, r30
    1682:	08 c0       	rjmp	.+16     	; 0x1694 <vfprintf+0x646>
    1684:	1f 5f       	subi	r17, 0xFF	; 255
    1686:	f2 fe       	sbrs	r15, 2
    1688:	05 c0       	rjmp	.+10     	; 0x1694 <vfprintf+0x646>
    168a:	03 c0       	rjmp	.+6      	; 0x1692 <vfprintf+0x644>
    168c:	8f 2d       	mov	r24, r15
    168e:	86 78       	andi	r24, 0x86	; 134
    1690:	09 f0       	breq	.+2      	; 0x1694 <vfprintf+0x646>
    1692:	1f 5f       	subi	r17, 0xFF	; 255
    1694:	0f 2d       	mov	r16, r15
    1696:	f3 fc       	sbrc	r15, 3
    1698:	14 c0       	rjmp	.+40     	; 0x16c2 <vfprintf+0x674>
    169a:	f0 fe       	sbrs	r15, 0
    169c:	0f c0       	rjmp	.+30     	; 0x16bc <vfprintf+0x66e>
    169e:	18 15       	cp	r17, r8
    16a0:	10 f0       	brcs	.+4      	; 0x16a6 <vfprintf+0x658>
    16a2:	9e 2c       	mov	r9, r14
    16a4:	0b c0       	rjmp	.+22     	; 0x16bc <vfprintf+0x66e>
    16a6:	9e 2c       	mov	r9, r14
    16a8:	98 0c       	add	r9, r8
    16aa:	91 1a       	sub	r9, r17
    16ac:	18 2d       	mov	r17, r8
    16ae:	06 c0       	rjmp	.+12     	; 0x16bc <vfprintf+0x66e>
    16b0:	80 e2       	ldi	r24, 0x20	; 32
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	b3 01       	movw	r22, r6
    16b6:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    16ba:	1f 5f       	subi	r17, 0xFF	; 255
    16bc:	18 15       	cp	r17, r8
    16be:	c0 f3       	brcs	.-16     	; 0x16b0 <vfprintf+0x662>
    16c0:	04 c0       	rjmp	.+8      	; 0x16ca <vfprintf+0x67c>
    16c2:	18 15       	cp	r17, r8
    16c4:	10 f4       	brcc	.+4      	; 0x16ca <vfprintf+0x67c>
    16c6:	81 1a       	sub	r8, r17
    16c8:	01 c0       	rjmp	.+2      	; 0x16cc <vfprintf+0x67e>
    16ca:	88 24       	eor	r8, r8
    16cc:	04 ff       	sbrs	r16, 4
    16ce:	0f c0       	rjmp	.+30     	; 0x16ee <vfprintf+0x6a0>
    16d0:	80 e3       	ldi	r24, 0x30	; 48
    16d2:	90 e0       	ldi	r25, 0x00	; 0
    16d4:	b3 01       	movw	r22, r6
    16d6:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    16da:	02 ff       	sbrs	r16, 2
    16dc:	1d c0       	rjmp	.+58     	; 0x1718 <vfprintf+0x6ca>
    16de:	01 fd       	sbrc	r16, 1
    16e0:	03 c0       	rjmp	.+6      	; 0x16e8 <vfprintf+0x69a>
    16e2:	88 e7       	ldi	r24, 0x78	; 120
    16e4:	90 e0       	ldi	r25, 0x00	; 0
    16e6:	0e c0       	rjmp	.+28     	; 0x1704 <vfprintf+0x6b6>
    16e8:	88 e5       	ldi	r24, 0x58	; 88
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	0b c0       	rjmp	.+22     	; 0x1704 <vfprintf+0x6b6>
    16ee:	80 2f       	mov	r24, r16
    16f0:	86 78       	andi	r24, 0x86	; 134
    16f2:	91 f0       	breq	.+36     	; 0x1718 <vfprintf+0x6ca>
    16f4:	01 ff       	sbrs	r16, 1
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <vfprintf+0x6ae>
    16f8:	8b e2       	ldi	r24, 0x2B	; 43
    16fa:	01 c0       	rjmp	.+2      	; 0x16fe <vfprintf+0x6b0>
    16fc:	80 e2       	ldi	r24, 0x20	; 32
    16fe:	f7 fc       	sbrc	r15, 7
    1700:	8d e2       	ldi	r24, 0x2D	; 45
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	b3 01       	movw	r22, r6
    1706:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    170a:	06 c0       	rjmp	.+12     	; 0x1718 <vfprintf+0x6ca>
    170c:	80 e3       	ldi	r24, 0x30	; 48
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	b3 01       	movw	r22, r6
    1712:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1716:	9a 94       	dec	r9
    1718:	e9 14       	cp	r14, r9
    171a:	c0 f3       	brcs	.-16     	; 0x170c <vfprintf+0x6be>
    171c:	ea 94       	dec	r14
    171e:	e1 e0       	ldi	r30, 0x01	; 1
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	ec 0f       	add	r30, r28
    1724:	fd 1f       	adc	r31, r29
    1726:	ee 0d       	add	r30, r14
    1728:	f1 1d       	adc	r31, r1
    172a:	80 81       	ld	r24, Z
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	b3 01       	movw	r22, r6
    1730:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1734:	ee 20       	and	r14, r14
    1736:	91 f7       	brne	.-28     	; 0x171c <vfprintf+0x6ce>
    1738:	06 c0       	rjmp	.+12     	; 0x1746 <vfprintf+0x6f8>
    173a:	80 e2       	ldi	r24, 0x20	; 32
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	b3 01       	movw	r22, r6
    1740:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1744:	8a 94       	dec	r8
    1746:	88 20       	and	r8, r8
    1748:	c1 f7       	brne	.-16     	; 0x173a <vfprintf+0x6ec>
    174a:	99 cc       	rjmp	.-1742   	; 0x107e <vfprintf+0x30>
    174c:	f3 01       	movw	r30, r6
    174e:	66 81       	ldd	r22, Z+6	; 0x06
    1750:	77 81       	ldd	r23, Z+7	; 0x07
    1752:	cb 01       	movw	r24, r22
    1754:	61 96       	adiw	r28, 0x11	; 17
    1756:	e2 e1       	ldi	r30, 0x12	; 18
    1758:	0c 94 fd 0b 	jmp	0x17fa	; 0x17fa <__epilogue_restores__>

0000175c <__udivmodqi4>:
    175c:	99 1b       	sub	r25, r25
    175e:	79 e0       	ldi	r23, 0x09	; 9
    1760:	04 c0       	rjmp	.+8      	; 0x176a <__udivmodqi4_ep>

00001762 <__udivmodqi4_loop>:
    1762:	99 1f       	adc	r25, r25
    1764:	96 17       	cp	r25, r22
    1766:	08 f0       	brcs	.+2      	; 0x176a <__udivmodqi4_ep>
    1768:	96 1b       	sub	r25, r22

0000176a <__udivmodqi4_ep>:
    176a:	88 1f       	adc	r24, r24
    176c:	7a 95       	dec	r23
    176e:	c9 f7       	brne	.-14     	; 0x1762 <__udivmodqi4_loop>
    1770:	80 95       	com	r24
    1772:	08 95       	ret

00001774 <__udivmodhi4>:
    1774:	aa 1b       	sub	r26, r26
    1776:	bb 1b       	sub	r27, r27
    1778:	51 e1       	ldi	r21, 0x11	; 17
    177a:	07 c0       	rjmp	.+14     	; 0x178a <__udivmodhi4_ep>

0000177c <__udivmodhi4_loop>:
    177c:	aa 1f       	adc	r26, r26
    177e:	bb 1f       	adc	r27, r27
    1780:	a6 17       	cp	r26, r22
    1782:	b7 07       	cpc	r27, r23
    1784:	10 f0       	brcs	.+4      	; 0x178a <__udivmodhi4_ep>
    1786:	a6 1b       	sub	r26, r22
    1788:	b7 0b       	sbc	r27, r23

0000178a <__udivmodhi4_ep>:
    178a:	88 1f       	adc	r24, r24
    178c:	99 1f       	adc	r25, r25
    178e:	5a 95       	dec	r21
    1790:	a9 f7       	brne	.-22     	; 0x177c <__udivmodhi4_loop>
    1792:	80 95       	com	r24
    1794:	90 95       	com	r25
    1796:	bc 01       	movw	r22, r24
    1798:	cd 01       	movw	r24, r26
    179a:	08 95       	ret

0000179c <__divmodhi4>:
    179c:	97 fb       	bst	r25, 7
    179e:	09 2e       	mov	r0, r25
    17a0:	07 26       	eor	r0, r23
    17a2:	0a d0       	rcall	.+20     	; 0x17b8 <__divmodhi4_neg1>
    17a4:	77 fd       	sbrc	r23, 7
    17a6:	04 d0       	rcall	.+8      	; 0x17b0 <__divmodhi4_neg2>
    17a8:	e5 df       	rcall	.-54     	; 0x1774 <__udivmodhi4>
    17aa:	06 d0       	rcall	.+12     	; 0x17b8 <__divmodhi4_neg1>
    17ac:	00 20       	and	r0, r0
    17ae:	1a f4       	brpl	.+6      	; 0x17b6 <__divmodhi4_exit>

000017b0 <__divmodhi4_neg2>:
    17b0:	70 95       	com	r23
    17b2:	61 95       	neg	r22
    17b4:	7f 4f       	sbci	r23, 0xFF	; 255

000017b6 <__divmodhi4_exit>:
    17b6:	08 95       	ret

000017b8 <__divmodhi4_neg1>:
    17b8:	f6 f7       	brtc	.-4      	; 0x17b6 <__divmodhi4_exit>
    17ba:	90 95       	com	r25
    17bc:	81 95       	neg	r24
    17be:	9f 4f       	sbci	r25, 0xFF	; 255
    17c0:	08 95       	ret

000017c2 <__prologue_saves__>:
    17c2:	2f 92       	push	r2
    17c4:	3f 92       	push	r3
    17c6:	4f 92       	push	r4
    17c8:	5f 92       	push	r5
    17ca:	6f 92       	push	r6
    17cc:	7f 92       	push	r7
    17ce:	8f 92       	push	r8
    17d0:	9f 92       	push	r9
    17d2:	af 92       	push	r10
    17d4:	bf 92       	push	r11
    17d6:	cf 92       	push	r12
    17d8:	df 92       	push	r13
    17da:	ef 92       	push	r14
    17dc:	ff 92       	push	r15
    17de:	0f 93       	push	r16
    17e0:	1f 93       	push	r17
    17e2:	cf 93       	push	r28
    17e4:	df 93       	push	r29
    17e6:	cd b7       	in	r28, 0x3d	; 61
    17e8:	de b7       	in	r29, 0x3e	; 62
    17ea:	ca 1b       	sub	r28, r26
    17ec:	db 0b       	sbc	r29, r27
    17ee:	0f b6       	in	r0, 0x3f	; 63
    17f0:	f8 94       	cli
    17f2:	de bf       	out	0x3e, r29	; 62
    17f4:	0f be       	out	0x3f, r0	; 63
    17f6:	cd bf       	out	0x3d, r28	; 61
    17f8:	09 94       	ijmp

000017fa <__epilogue_restores__>:
    17fa:	2a 88       	ldd	r2, Y+18	; 0x12
    17fc:	39 88       	ldd	r3, Y+17	; 0x11
    17fe:	48 88       	ldd	r4, Y+16	; 0x10
    1800:	5f 84       	ldd	r5, Y+15	; 0x0f
    1802:	6e 84       	ldd	r6, Y+14	; 0x0e
    1804:	7d 84       	ldd	r7, Y+13	; 0x0d
    1806:	8c 84       	ldd	r8, Y+12	; 0x0c
    1808:	9b 84       	ldd	r9, Y+11	; 0x0b
    180a:	aa 84       	ldd	r10, Y+10	; 0x0a
    180c:	b9 84       	ldd	r11, Y+9	; 0x09
    180e:	c8 84       	ldd	r12, Y+8	; 0x08
    1810:	df 80       	ldd	r13, Y+7	; 0x07
    1812:	ee 80       	ldd	r14, Y+6	; 0x06
    1814:	fd 80       	ldd	r15, Y+5	; 0x05
    1816:	0c 81       	ldd	r16, Y+4	; 0x04
    1818:	1b 81       	ldd	r17, Y+3	; 0x03
    181a:	aa 81       	ldd	r26, Y+2	; 0x02
    181c:	b9 81       	ldd	r27, Y+1	; 0x01
    181e:	ce 0f       	add	r28, r30
    1820:	d1 1d       	adc	r29, r1
    1822:	0f b6       	in	r0, 0x3f	; 63
    1824:	f8 94       	cli
    1826:	de bf       	out	0x3e, r29	; 62
    1828:	0f be       	out	0x3f, r0	; 63
    182a:	cd bf       	out	0x3d, r28	; 61
    182c:	ed 01       	movw	r28, r26
    182e:	08 95       	ret

00001830 <__ftoa_engine>:
    1830:	28 30       	cpi	r18, 0x08	; 8
    1832:	08 f0       	brcs	.+2      	; 0x1836 <__ftoa_engine+0x6>
    1834:	27 e0       	ldi	r18, 0x07	; 7
    1836:	33 27       	eor	r19, r19
    1838:	da 01       	movw	r26, r20
    183a:	99 0f       	add	r25, r25
    183c:	31 1d       	adc	r19, r1
    183e:	87 fd       	sbrc	r24, 7
    1840:	91 60       	ori	r25, 0x01	; 1
    1842:	00 96       	adiw	r24, 0x00	; 0
    1844:	61 05       	cpc	r22, r1
    1846:	71 05       	cpc	r23, r1
    1848:	39 f4       	brne	.+14     	; 0x1858 <__ftoa_engine+0x28>
    184a:	32 60       	ori	r19, 0x02	; 2
    184c:	2e 5f       	subi	r18, 0xFE	; 254
    184e:	3d 93       	st	X+, r19
    1850:	30 e3       	ldi	r19, 0x30	; 48
    1852:	2a 95       	dec	r18
    1854:	e1 f7       	brne	.-8      	; 0x184e <__ftoa_engine+0x1e>
    1856:	08 95       	ret
    1858:	9f 3f       	cpi	r25, 0xFF	; 255
    185a:	30 f0       	brcs	.+12     	; 0x1868 <__ftoa_engine+0x38>
    185c:	80 38       	cpi	r24, 0x80	; 128
    185e:	71 05       	cpc	r23, r1
    1860:	61 05       	cpc	r22, r1
    1862:	09 f0       	breq	.+2      	; 0x1866 <__ftoa_engine+0x36>
    1864:	3c 5f       	subi	r19, 0xFC	; 252
    1866:	3c 5f       	subi	r19, 0xFC	; 252
    1868:	3d 93       	st	X+, r19
    186a:	91 30       	cpi	r25, 0x01	; 1
    186c:	08 f0       	brcs	.+2      	; 0x1870 <__ftoa_engine+0x40>
    186e:	80 68       	ori	r24, 0x80	; 128
    1870:	91 1d       	adc	r25, r1
    1872:	df 93       	push	r29
    1874:	cf 93       	push	r28
    1876:	1f 93       	push	r17
    1878:	0f 93       	push	r16
    187a:	ff 92       	push	r15
    187c:	ef 92       	push	r14
    187e:	19 2f       	mov	r17, r25
    1880:	98 7f       	andi	r25, 0xF8	; 248
    1882:	96 95       	lsr	r25
    1884:	e9 2f       	mov	r30, r25
    1886:	96 95       	lsr	r25
    1888:	96 95       	lsr	r25
    188a:	e9 0f       	add	r30, r25
    188c:	ff 27       	eor	r31, r31
    188e:	e6 53       	subi	r30, 0x36	; 54
    1890:	ff 4f       	sbci	r31, 0xFF	; 255
    1892:	99 27       	eor	r25, r25
    1894:	33 27       	eor	r19, r19
    1896:	ee 24       	eor	r14, r14
    1898:	ff 24       	eor	r15, r15
    189a:	a7 01       	movw	r20, r14
    189c:	e7 01       	movw	r28, r14
    189e:	05 90       	lpm	r0, Z+
    18a0:	08 94       	sec
    18a2:	07 94       	ror	r0
    18a4:	28 f4       	brcc	.+10     	; 0x18b0 <__ftoa_engine+0x80>
    18a6:	36 0f       	add	r19, r22
    18a8:	e7 1e       	adc	r14, r23
    18aa:	f8 1e       	adc	r15, r24
    18ac:	49 1f       	adc	r20, r25
    18ae:	51 1d       	adc	r21, r1
    18b0:	66 0f       	add	r22, r22
    18b2:	77 1f       	adc	r23, r23
    18b4:	88 1f       	adc	r24, r24
    18b6:	99 1f       	adc	r25, r25
    18b8:	06 94       	lsr	r0
    18ba:	a1 f7       	brne	.-24     	; 0x18a4 <__ftoa_engine+0x74>
    18bc:	05 90       	lpm	r0, Z+
    18be:	07 94       	ror	r0
    18c0:	28 f4       	brcc	.+10     	; 0x18cc <__ftoa_engine+0x9c>
    18c2:	e7 0e       	add	r14, r23
    18c4:	f8 1e       	adc	r15, r24
    18c6:	49 1f       	adc	r20, r25
    18c8:	56 1f       	adc	r21, r22
    18ca:	c1 1d       	adc	r28, r1
    18cc:	77 0f       	add	r23, r23
    18ce:	88 1f       	adc	r24, r24
    18d0:	99 1f       	adc	r25, r25
    18d2:	66 1f       	adc	r22, r22
    18d4:	06 94       	lsr	r0
    18d6:	a1 f7       	brne	.-24     	; 0x18c0 <__ftoa_engine+0x90>
    18d8:	05 90       	lpm	r0, Z+
    18da:	07 94       	ror	r0
    18dc:	28 f4       	brcc	.+10     	; 0x18e8 <__ftoa_engine+0xb8>
    18de:	f8 0e       	add	r15, r24
    18e0:	49 1f       	adc	r20, r25
    18e2:	56 1f       	adc	r21, r22
    18e4:	c7 1f       	adc	r28, r23
    18e6:	d1 1d       	adc	r29, r1
    18e8:	88 0f       	add	r24, r24
    18ea:	99 1f       	adc	r25, r25
    18ec:	66 1f       	adc	r22, r22
    18ee:	77 1f       	adc	r23, r23
    18f0:	06 94       	lsr	r0
    18f2:	a1 f7       	brne	.-24     	; 0x18dc <__ftoa_engine+0xac>
    18f4:	05 90       	lpm	r0, Z+
    18f6:	07 94       	ror	r0
    18f8:	20 f4       	brcc	.+8      	; 0x1902 <__ftoa_engine+0xd2>
    18fa:	49 0f       	add	r20, r25
    18fc:	56 1f       	adc	r21, r22
    18fe:	c7 1f       	adc	r28, r23
    1900:	d8 1f       	adc	r29, r24
    1902:	99 0f       	add	r25, r25
    1904:	66 1f       	adc	r22, r22
    1906:	77 1f       	adc	r23, r23
    1908:	88 1f       	adc	r24, r24
    190a:	06 94       	lsr	r0
    190c:	a9 f7       	brne	.-22     	; 0x18f8 <__ftoa_engine+0xc8>
    190e:	84 91       	lpm	r24, Z+
    1910:	10 95       	com	r17
    1912:	17 70       	andi	r17, 0x07	; 7
    1914:	41 f0       	breq	.+16     	; 0x1926 <__ftoa_engine+0xf6>
    1916:	d6 95       	lsr	r29
    1918:	c7 95       	ror	r28
    191a:	57 95       	ror	r21
    191c:	47 95       	ror	r20
    191e:	f7 94       	ror	r15
    1920:	e7 94       	ror	r14
    1922:	1a 95       	dec	r17
    1924:	c1 f7       	brne	.-16     	; 0x1916 <__ftoa_engine+0xe6>
    1926:	e0 e7       	ldi	r30, 0x70	; 112
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	68 94       	set
    192c:	15 90       	lpm	r1, Z+
    192e:	15 91       	lpm	r17, Z+
    1930:	35 91       	lpm	r19, Z+
    1932:	65 91       	lpm	r22, Z+
    1934:	95 91       	lpm	r25, Z+
    1936:	05 90       	lpm	r0, Z+
    1938:	7f e2       	ldi	r23, 0x2F	; 47
    193a:	73 95       	inc	r23
    193c:	e1 18       	sub	r14, r1
    193e:	f1 0a       	sbc	r15, r17
    1940:	43 0b       	sbc	r20, r19
    1942:	56 0b       	sbc	r21, r22
    1944:	c9 0b       	sbc	r28, r25
    1946:	d0 09       	sbc	r29, r0
    1948:	c0 f7       	brcc	.-16     	; 0x193a <__ftoa_engine+0x10a>
    194a:	e1 0c       	add	r14, r1
    194c:	f1 1e       	adc	r15, r17
    194e:	43 1f       	adc	r20, r19
    1950:	56 1f       	adc	r21, r22
    1952:	c9 1f       	adc	r28, r25
    1954:	d0 1d       	adc	r29, r0
    1956:	7e f4       	brtc	.+30     	; 0x1976 <__ftoa_engine+0x146>
    1958:	70 33       	cpi	r23, 0x30	; 48
    195a:	11 f4       	brne	.+4      	; 0x1960 <__ftoa_engine+0x130>
    195c:	8a 95       	dec	r24
    195e:	e6 cf       	rjmp	.-52     	; 0x192c <__ftoa_engine+0xfc>
    1960:	e8 94       	clt
    1962:	01 50       	subi	r16, 0x01	; 1
    1964:	30 f0       	brcs	.+12     	; 0x1972 <__ftoa_engine+0x142>
    1966:	08 0f       	add	r16, r24
    1968:	0a f4       	brpl	.+2      	; 0x196c <__ftoa_engine+0x13c>
    196a:	00 27       	eor	r16, r16
    196c:	02 17       	cp	r16, r18
    196e:	08 f4       	brcc	.+2      	; 0x1972 <__ftoa_engine+0x142>
    1970:	20 2f       	mov	r18, r16
    1972:	23 95       	inc	r18
    1974:	02 2f       	mov	r16, r18
    1976:	7a 33       	cpi	r23, 0x3A	; 58
    1978:	28 f0       	brcs	.+10     	; 0x1984 <__ftoa_engine+0x154>
    197a:	79 e3       	ldi	r23, 0x39	; 57
    197c:	7d 93       	st	X+, r23
    197e:	2a 95       	dec	r18
    1980:	e9 f7       	brne	.-6      	; 0x197c <__ftoa_engine+0x14c>
    1982:	10 c0       	rjmp	.+32     	; 0x19a4 <__ftoa_engine+0x174>
    1984:	7d 93       	st	X+, r23
    1986:	2a 95       	dec	r18
    1988:	89 f6       	brne	.-94     	; 0x192c <__ftoa_engine+0xfc>
    198a:	06 94       	lsr	r0
    198c:	97 95       	ror	r25
    198e:	67 95       	ror	r22
    1990:	37 95       	ror	r19
    1992:	17 95       	ror	r17
    1994:	17 94       	ror	r1
    1996:	e1 18       	sub	r14, r1
    1998:	f1 0a       	sbc	r15, r17
    199a:	43 0b       	sbc	r20, r19
    199c:	56 0b       	sbc	r21, r22
    199e:	c9 0b       	sbc	r28, r25
    19a0:	d0 09       	sbc	r29, r0
    19a2:	98 f0       	brcs	.+38     	; 0x19ca <__ftoa_engine+0x19a>
    19a4:	23 95       	inc	r18
    19a6:	7e 91       	ld	r23, -X
    19a8:	73 95       	inc	r23
    19aa:	7a 33       	cpi	r23, 0x3A	; 58
    19ac:	08 f0       	brcs	.+2      	; 0x19b0 <__ftoa_engine+0x180>
    19ae:	70 e3       	ldi	r23, 0x30	; 48
    19b0:	7c 93       	st	X, r23
    19b2:	20 13       	cpse	r18, r16
    19b4:	b8 f7       	brcc	.-18     	; 0x19a4 <__ftoa_engine+0x174>
    19b6:	7e 91       	ld	r23, -X
    19b8:	70 61       	ori	r23, 0x10	; 16
    19ba:	7d 93       	st	X+, r23
    19bc:	30 f0       	brcs	.+12     	; 0x19ca <__ftoa_engine+0x19a>
    19be:	83 95       	inc	r24
    19c0:	71 e3       	ldi	r23, 0x31	; 49
    19c2:	7d 93       	st	X+, r23
    19c4:	70 e3       	ldi	r23, 0x30	; 48
    19c6:	2a 95       	dec	r18
    19c8:	e1 f7       	brne	.-8      	; 0x19c2 <__ftoa_engine+0x192>
    19ca:	11 24       	eor	r1, r1
    19cc:	ef 90       	pop	r14
    19ce:	ff 90       	pop	r15
    19d0:	0f 91       	pop	r16
    19d2:	1f 91       	pop	r17
    19d4:	cf 91       	pop	r28
    19d6:	df 91       	pop	r29
    19d8:	99 27       	eor	r25, r25
    19da:	87 fd       	sbrc	r24, 7
    19dc:	90 95       	com	r25
    19de:	08 95       	ret

000019e0 <strnlen_P>:
    19e0:	fc 01       	movw	r30, r24
    19e2:	05 90       	lpm	r0, Z+
    19e4:	61 50       	subi	r22, 0x01	; 1
    19e6:	70 40       	sbci	r23, 0x00	; 0
    19e8:	01 10       	cpse	r0, r1
    19ea:	d8 f7       	brcc	.-10     	; 0x19e2 <strnlen_P+0x2>
    19ec:	80 95       	com	r24
    19ee:	90 95       	com	r25
    19f0:	8e 0f       	add	r24, r30
    19f2:	9f 1f       	adc	r25, r31
    19f4:	08 95       	ret

000019f6 <strnlen>:
    19f6:	fc 01       	movw	r30, r24
    19f8:	61 50       	subi	r22, 0x01	; 1
    19fa:	70 40       	sbci	r23, 0x00	; 0
    19fc:	01 90       	ld	r0, Z+
    19fe:	01 10       	cpse	r0, r1
    1a00:	d8 f7       	brcc	.-10     	; 0x19f8 <strnlen+0x2>
    1a02:	80 95       	com	r24
    1a04:	90 95       	com	r25
    1a06:	8e 0f       	add	r24, r30
    1a08:	9f 1f       	adc	r25, r31
    1a0a:	08 95       	ret

00001a0c <fdevopen>:
    1a0c:	0f 93       	push	r16
    1a0e:	1f 93       	push	r17
    1a10:	cf 93       	push	r28
    1a12:	df 93       	push	r29
    1a14:	8c 01       	movw	r16, r24
    1a16:	eb 01       	movw	r28, r22
    1a18:	00 97       	sbiw	r24, 0x00	; 0
    1a1a:	31 f4       	brne	.+12     	; 0x1a28 <fdevopen+0x1c>
    1a1c:	61 15       	cp	r22, r1
    1a1e:	71 05       	cpc	r23, r1
    1a20:	19 f4       	brne	.+6      	; 0x1a28 <fdevopen+0x1c>
    1a22:	20 e0       	ldi	r18, 0x00	; 0
    1a24:	30 e0       	ldi	r19, 0x00	; 0
    1a26:	38 c0       	rjmp	.+112    	; 0x1a98 <fdevopen+0x8c>
    1a28:	81 e0       	ldi	r24, 0x01	; 1
    1a2a:	90 e0       	ldi	r25, 0x00	; 0
    1a2c:	6e e0       	ldi	r22, 0x0E	; 14
    1a2e:	70 e0       	ldi	r23, 0x00	; 0
    1a30:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <calloc>
    1a34:	fc 01       	movw	r30, r24
    1a36:	9c 01       	movw	r18, r24
    1a38:	00 97       	sbiw	r24, 0x00	; 0
    1a3a:	71 f1       	breq	.+92     	; 0x1a98 <fdevopen+0x8c>
    1a3c:	80 e8       	ldi	r24, 0x80	; 128
    1a3e:	83 83       	std	Z+3, r24	; 0x03
    1a40:	20 97       	sbiw	r28, 0x00	; 0
    1a42:	71 f0       	breq	.+28     	; 0x1a60 <fdevopen+0x54>
    1a44:	d3 87       	std	Z+11, r29	; 0x0b
    1a46:	c2 87       	std	Z+10, r28	; 0x0a
    1a48:	81 e8       	ldi	r24, 0x81	; 129
    1a4a:	83 83       	std	Z+3, r24	; 0x03
    1a4c:	80 91 26 02 	lds	r24, 0x0226
    1a50:	90 91 27 02 	lds	r25, 0x0227
    1a54:	89 2b       	or	r24, r25
    1a56:	21 f4       	brne	.+8      	; 0x1a60 <fdevopen+0x54>
    1a58:	f0 93 27 02 	sts	0x0227, r31
    1a5c:	e0 93 26 02 	sts	0x0226, r30
    1a60:	01 15       	cp	r16, r1
    1a62:	11 05       	cpc	r17, r1
    1a64:	c9 f0       	breq	.+50     	; 0x1a98 <fdevopen+0x8c>
    1a66:	11 87       	std	Z+9, r17	; 0x09
    1a68:	00 87       	std	Z+8, r16	; 0x08
    1a6a:	83 81       	ldd	r24, Z+3	; 0x03
    1a6c:	82 60       	ori	r24, 0x02	; 2
    1a6e:	83 83       	std	Z+3, r24	; 0x03
    1a70:	80 91 28 02 	lds	r24, 0x0228
    1a74:	90 91 29 02 	lds	r25, 0x0229
    1a78:	89 2b       	or	r24, r25
    1a7a:	71 f4       	brne	.+28     	; 0x1a98 <fdevopen+0x8c>
    1a7c:	f0 93 29 02 	sts	0x0229, r31
    1a80:	e0 93 28 02 	sts	0x0228, r30
    1a84:	80 91 2a 02 	lds	r24, 0x022A
    1a88:	90 91 2b 02 	lds	r25, 0x022B
    1a8c:	89 2b       	or	r24, r25
    1a8e:	21 f4       	brne	.+8      	; 0x1a98 <fdevopen+0x8c>
    1a90:	f0 93 2b 02 	sts	0x022B, r31
    1a94:	e0 93 2a 02 	sts	0x022A, r30
    1a98:	c9 01       	movw	r24, r18
    1a9a:	df 91       	pop	r29
    1a9c:	cf 91       	pop	r28
    1a9e:	1f 91       	pop	r17
    1aa0:	0f 91       	pop	r16
    1aa2:	08 95       	ret

00001aa4 <fputc>:
    1aa4:	0f 93       	push	r16
    1aa6:	1f 93       	push	r17
    1aa8:	cf 93       	push	r28
    1aaa:	df 93       	push	r29
    1aac:	8c 01       	movw	r16, r24
    1aae:	eb 01       	movw	r28, r22
    1ab0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab2:	81 ff       	sbrs	r24, 1
    1ab4:	1b c0       	rjmp	.+54     	; 0x1aec <fputc+0x48>
    1ab6:	82 ff       	sbrs	r24, 2
    1ab8:	0d c0       	rjmp	.+26     	; 0x1ad4 <fputc+0x30>
    1aba:	2e 81       	ldd	r18, Y+6	; 0x06
    1abc:	3f 81       	ldd	r19, Y+7	; 0x07
    1abe:	8c 81       	ldd	r24, Y+4	; 0x04
    1ac0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ac2:	28 17       	cp	r18, r24
    1ac4:	39 07       	cpc	r19, r25
    1ac6:	64 f4       	brge	.+24     	; 0x1ae0 <fputc+0x3c>
    1ac8:	e8 81       	ld	r30, Y
    1aca:	f9 81       	ldd	r31, Y+1	; 0x01
    1acc:	01 93       	st	Z+, r16
    1ace:	f9 83       	std	Y+1, r31	; 0x01
    1ad0:	e8 83       	st	Y, r30
    1ad2:	06 c0       	rjmp	.+12     	; 0x1ae0 <fputc+0x3c>
    1ad4:	e8 85       	ldd	r30, Y+8	; 0x08
    1ad6:	f9 85       	ldd	r31, Y+9	; 0x09
    1ad8:	80 2f       	mov	r24, r16
    1ada:	09 95       	icall
    1adc:	89 2b       	or	r24, r25
    1ade:	31 f4       	brne	.+12     	; 0x1aec <fputc+0x48>
    1ae0:	8e 81       	ldd	r24, Y+6	; 0x06
    1ae2:	9f 81       	ldd	r25, Y+7	; 0x07
    1ae4:	01 96       	adiw	r24, 0x01	; 1
    1ae6:	9f 83       	std	Y+7, r25	; 0x07
    1ae8:	8e 83       	std	Y+6, r24	; 0x06
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <fputc+0x4c>
    1aec:	0f ef       	ldi	r16, 0xFF	; 255
    1aee:	1f ef       	ldi	r17, 0xFF	; 255
    1af0:	c8 01       	movw	r24, r16
    1af2:	df 91       	pop	r29
    1af4:	cf 91       	pop	r28
    1af6:	1f 91       	pop	r17
    1af8:	0f 91       	pop	r16
    1afa:	08 95       	ret

00001afc <printf>:
    1afc:	a0 e0       	ldi	r26, 0x00	; 0
    1afe:	b0 e0       	ldi	r27, 0x00	; 0
    1b00:	e4 e8       	ldi	r30, 0x84	; 132
    1b02:	fd e0       	ldi	r31, 0x0D	; 13
    1b04:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__prologue_saves__+0x20>
    1b08:	fe 01       	movw	r30, r28
    1b0a:	35 96       	adiw	r30, 0x05	; 5
    1b0c:	61 91       	ld	r22, Z+
    1b0e:	71 91       	ld	r23, Z+
    1b10:	80 91 28 02 	lds	r24, 0x0228
    1b14:	90 91 29 02 	lds	r25, 0x0229
    1b18:	af 01       	movw	r20, r30
    1b1a:	0e 94 27 08 	call	0x104e	; 0x104e <vfprintf>
    1b1e:	20 96       	adiw	r28, 0x00	; 0
    1b20:	e2 e0       	ldi	r30, 0x02	; 2
    1b22:	0c 94 0d 0c 	jmp	0x181a	; 0x181a <__epilogue_restores__+0x20>

00001b26 <putchar>:
    1b26:	60 91 28 02 	lds	r22, 0x0228
    1b2a:	70 91 29 02 	lds	r23, 0x0229
    1b2e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <fputc>
    1b32:	08 95       	ret

00001b34 <puts>:
    1b34:	0f 93       	push	r16
    1b36:	1f 93       	push	r17
    1b38:	cf 93       	push	r28
    1b3a:	df 93       	push	r29
    1b3c:	8c 01       	movw	r16, r24
    1b3e:	e0 91 28 02 	lds	r30, 0x0228
    1b42:	f0 91 29 02 	lds	r31, 0x0229
    1b46:	83 81       	ldd	r24, Z+3	; 0x03
    1b48:	81 ff       	sbrs	r24, 1
    1b4a:	21 c0       	rjmp	.+66     	; 0x1b8e <puts+0x5a>
    1b4c:	c0 e0       	ldi	r28, 0x00	; 0
    1b4e:	d0 e0       	ldi	r29, 0x00	; 0
    1b50:	0d c0       	rjmp	.+26     	; 0x1b6c <puts+0x38>
    1b52:	e0 91 28 02 	lds	r30, 0x0228
    1b56:	f0 91 29 02 	lds	r31, 0x0229
    1b5a:	20 85       	ldd	r18, Z+8	; 0x08
    1b5c:	31 85       	ldd	r19, Z+9	; 0x09
    1b5e:	bf 01       	movw	r22, r30
    1b60:	f9 01       	movw	r30, r18
    1b62:	09 95       	icall
    1b64:	89 2b       	or	r24, r25
    1b66:	11 f0       	breq	.+4      	; 0x1b6c <puts+0x38>
    1b68:	cf ef       	ldi	r28, 0xFF	; 255
    1b6a:	df ef       	ldi	r29, 0xFF	; 255
    1b6c:	f8 01       	movw	r30, r16
    1b6e:	81 91       	ld	r24, Z+
    1b70:	8f 01       	movw	r16, r30
    1b72:	88 23       	and	r24, r24
    1b74:	71 f7       	brne	.-36     	; 0x1b52 <puts+0x1e>
    1b76:	e0 91 28 02 	lds	r30, 0x0228
    1b7a:	f0 91 29 02 	lds	r31, 0x0229
    1b7e:	20 85       	ldd	r18, Z+8	; 0x08
    1b80:	31 85       	ldd	r19, Z+9	; 0x09
    1b82:	8a e0       	ldi	r24, 0x0A	; 10
    1b84:	bf 01       	movw	r22, r30
    1b86:	f9 01       	movw	r30, r18
    1b88:	09 95       	icall
    1b8a:	89 2b       	or	r24, r25
    1b8c:	11 f0       	breq	.+4      	; 0x1b92 <puts+0x5e>
    1b8e:	cf ef       	ldi	r28, 0xFF	; 255
    1b90:	df ef       	ldi	r29, 0xFF	; 255
    1b92:	ce 01       	movw	r24, r28
    1b94:	df 91       	pop	r29
    1b96:	cf 91       	pop	r28
    1b98:	1f 91       	pop	r17
    1b9a:	0f 91       	pop	r16
    1b9c:	08 95       	ret

00001b9e <__ultoa_invert>:
    1b9e:	fa 01       	movw	r30, r20
    1ba0:	aa 27       	eor	r26, r26
    1ba2:	28 30       	cpi	r18, 0x08	; 8
    1ba4:	51 f1       	breq	.+84     	; 0x1bfa <__ultoa_invert+0x5c>
    1ba6:	20 31       	cpi	r18, 0x10	; 16
    1ba8:	81 f1       	breq	.+96     	; 0x1c0a <__ultoa_invert+0x6c>
    1baa:	e8 94       	clt
    1bac:	6f 93       	push	r22
    1bae:	6e 7f       	andi	r22, 0xFE	; 254
    1bb0:	6e 5f       	subi	r22, 0xFE	; 254
    1bb2:	7f 4f       	sbci	r23, 0xFF	; 255
    1bb4:	8f 4f       	sbci	r24, 0xFF	; 255
    1bb6:	9f 4f       	sbci	r25, 0xFF	; 255
    1bb8:	af 4f       	sbci	r26, 0xFF	; 255
    1bba:	b1 e0       	ldi	r27, 0x01	; 1
    1bbc:	3e d0       	rcall	.+124    	; 0x1c3a <__ultoa_invert+0x9c>
    1bbe:	b4 e0       	ldi	r27, 0x04	; 4
    1bc0:	3c d0       	rcall	.+120    	; 0x1c3a <__ultoa_invert+0x9c>
    1bc2:	67 0f       	add	r22, r23
    1bc4:	78 1f       	adc	r23, r24
    1bc6:	89 1f       	adc	r24, r25
    1bc8:	9a 1f       	adc	r25, r26
    1bca:	a1 1d       	adc	r26, r1
    1bcc:	68 0f       	add	r22, r24
    1bce:	79 1f       	adc	r23, r25
    1bd0:	8a 1f       	adc	r24, r26
    1bd2:	91 1d       	adc	r25, r1
    1bd4:	a1 1d       	adc	r26, r1
    1bd6:	6a 0f       	add	r22, r26
    1bd8:	71 1d       	adc	r23, r1
    1bda:	81 1d       	adc	r24, r1
    1bdc:	91 1d       	adc	r25, r1
    1bde:	a1 1d       	adc	r26, r1
    1be0:	20 d0       	rcall	.+64     	; 0x1c22 <__ultoa_invert+0x84>
    1be2:	09 f4       	brne	.+2      	; 0x1be6 <__ultoa_invert+0x48>
    1be4:	68 94       	set
    1be6:	3f 91       	pop	r19
    1be8:	2a e0       	ldi	r18, 0x0A	; 10
    1bea:	26 9f       	mul	r18, r22
    1bec:	11 24       	eor	r1, r1
    1bee:	30 19       	sub	r19, r0
    1bf0:	30 5d       	subi	r19, 0xD0	; 208
    1bf2:	31 93       	st	Z+, r19
    1bf4:	de f6       	brtc	.-74     	; 0x1bac <__ultoa_invert+0xe>
    1bf6:	cf 01       	movw	r24, r30
    1bf8:	08 95       	ret
    1bfa:	46 2f       	mov	r20, r22
    1bfc:	47 70       	andi	r20, 0x07	; 7
    1bfe:	40 5d       	subi	r20, 0xD0	; 208
    1c00:	41 93       	st	Z+, r20
    1c02:	b3 e0       	ldi	r27, 0x03	; 3
    1c04:	0f d0       	rcall	.+30     	; 0x1c24 <__ultoa_invert+0x86>
    1c06:	c9 f7       	brne	.-14     	; 0x1bfa <__ultoa_invert+0x5c>
    1c08:	f6 cf       	rjmp	.-20     	; 0x1bf6 <__ultoa_invert+0x58>
    1c0a:	46 2f       	mov	r20, r22
    1c0c:	4f 70       	andi	r20, 0x0F	; 15
    1c0e:	40 5d       	subi	r20, 0xD0	; 208
    1c10:	4a 33       	cpi	r20, 0x3A	; 58
    1c12:	18 f0       	brcs	.+6      	; 0x1c1a <__ultoa_invert+0x7c>
    1c14:	49 5d       	subi	r20, 0xD9	; 217
    1c16:	31 fd       	sbrc	r19, 1
    1c18:	40 52       	subi	r20, 0x20	; 32
    1c1a:	41 93       	st	Z+, r20
    1c1c:	02 d0       	rcall	.+4      	; 0x1c22 <__ultoa_invert+0x84>
    1c1e:	a9 f7       	brne	.-22     	; 0x1c0a <__ultoa_invert+0x6c>
    1c20:	ea cf       	rjmp	.-44     	; 0x1bf6 <__ultoa_invert+0x58>
    1c22:	b4 e0       	ldi	r27, 0x04	; 4
    1c24:	a6 95       	lsr	r26
    1c26:	97 95       	ror	r25
    1c28:	87 95       	ror	r24
    1c2a:	77 95       	ror	r23
    1c2c:	67 95       	ror	r22
    1c2e:	ba 95       	dec	r27
    1c30:	c9 f7       	brne	.-14     	; 0x1c24 <__ultoa_invert+0x86>
    1c32:	00 97       	sbiw	r24, 0x00	; 0
    1c34:	61 05       	cpc	r22, r1
    1c36:	71 05       	cpc	r23, r1
    1c38:	08 95       	ret
    1c3a:	9b 01       	movw	r18, r22
    1c3c:	ac 01       	movw	r20, r24
    1c3e:	0a 2e       	mov	r0, r26
    1c40:	06 94       	lsr	r0
    1c42:	57 95       	ror	r21
    1c44:	47 95       	ror	r20
    1c46:	37 95       	ror	r19
    1c48:	27 95       	ror	r18
    1c4a:	ba 95       	dec	r27
    1c4c:	c9 f7       	brne	.-14     	; 0x1c40 <__ultoa_invert+0xa2>
    1c4e:	62 0f       	add	r22, r18
    1c50:	73 1f       	adc	r23, r19
    1c52:	84 1f       	adc	r24, r20
    1c54:	95 1f       	adc	r25, r21
    1c56:	a0 1d       	adc	r26, r0
    1c58:	08 95       	ret

00001c5a <calloc>:
    1c5a:	0f 93       	push	r16
    1c5c:	1f 93       	push	r17
    1c5e:	cf 93       	push	r28
    1c60:	df 93       	push	r29
    1c62:	68 9f       	mul	r22, r24
    1c64:	80 01       	movw	r16, r0
    1c66:	69 9f       	mul	r22, r25
    1c68:	10 0d       	add	r17, r0
    1c6a:	78 9f       	mul	r23, r24
    1c6c:	10 0d       	add	r17, r0
    1c6e:	11 24       	eor	r1, r1
    1c70:	c8 01       	movw	r24, r16
    1c72:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <malloc>
    1c76:	ec 01       	movw	r28, r24
    1c78:	00 97       	sbiw	r24, 0x00	; 0
    1c7a:	29 f0       	breq	.+10     	; 0x1c86 <calloc+0x2c>
    1c7c:	60 e0       	ldi	r22, 0x00	; 0
    1c7e:	70 e0       	ldi	r23, 0x00	; 0
    1c80:	a8 01       	movw	r20, r16
    1c82:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <memset>
    1c86:	ce 01       	movw	r24, r28
    1c88:	df 91       	pop	r29
    1c8a:	cf 91       	pop	r28
    1c8c:	1f 91       	pop	r17
    1c8e:	0f 91       	pop	r16
    1c90:	08 95       	ret

00001c92 <malloc>:
    1c92:	cf 93       	push	r28
    1c94:	df 93       	push	r29
    1c96:	bc 01       	movw	r22, r24
    1c98:	82 30       	cpi	r24, 0x02	; 2
    1c9a:	91 05       	cpc	r25, r1
    1c9c:	10 f4       	brcc	.+4      	; 0x1ca2 <malloc+0x10>
    1c9e:	62 e0       	ldi	r22, 0x02	; 2
    1ca0:	70 e0       	ldi	r23, 0x00	; 0
    1ca2:	a0 91 2e 02 	lds	r26, 0x022E
    1ca6:	b0 91 2f 02 	lds	r27, 0x022F
    1caa:	ed 01       	movw	r28, r26
    1cac:	e0 e0       	ldi	r30, 0x00	; 0
    1cae:	f0 e0       	ldi	r31, 0x00	; 0
    1cb0:	40 e0       	ldi	r20, 0x00	; 0
    1cb2:	50 e0       	ldi	r21, 0x00	; 0
    1cb4:	21 c0       	rjmp	.+66     	; 0x1cf8 <malloc+0x66>
    1cb6:	88 81       	ld	r24, Y
    1cb8:	99 81       	ldd	r25, Y+1	; 0x01
    1cba:	86 17       	cp	r24, r22
    1cbc:	97 07       	cpc	r25, r23
    1cbe:	69 f4       	brne	.+26     	; 0x1cda <malloc+0x48>
    1cc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cc2:	9b 81       	ldd	r25, Y+3	; 0x03
    1cc4:	30 97       	sbiw	r30, 0x00	; 0
    1cc6:	19 f0       	breq	.+6      	; 0x1cce <malloc+0x3c>
    1cc8:	93 83       	std	Z+3, r25	; 0x03
    1cca:	82 83       	std	Z+2, r24	; 0x02
    1ccc:	04 c0       	rjmp	.+8      	; 0x1cd6 <malloc+0x44>
    1cce:	90 93 2f 02 	sts	0x022F, r25
    1cd2:	80 93 2e 02 	sts	0x022E, r24
    1cd6:	fe 01       	movw	r30, r28
    1cd8:	34 c0       	rjmp	.+104    	; 0x1d42 <malloc+0xb0>
    1cda:	68 17       	cp	r22, r24
    1cdc:	79 07       	cpc	r23, r25
    1cde:	38 f4       	brcc	.+14     	; 0x1cee <malloc+0x5c>
    1ce0:	41 15       	cp	r20, r1
    1ce2:	51 05       	cpc	r21, r1
    1ce4:	19 f0       	breq	.+6      	; 0x1cec <malloc+0x5a>
    1ce6:	84 17       	cp	r24, r20
    1ce8:	95 07       	cpc	r25, r21
    1cea:	08 f4       	brcc	.+2      	; 0x1cee <malloc+0x5c>
    1cec:	ac 01       	movw	r20, r24
    1cee:	fe 01       	movw	r30, r28
    1cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf2:	9b 81       	ldd	r25, Y+3	; 0x03
    1cf4:	9c 01       	movw	r18, r24
    1cf6:	e9 01       	movw	r28, r18
    1cf8:	20 97       	sbiw	r28, 0x00	; 0
    1cfa:	e9 f6       	brne	.-70     	; 0x1cb6 <malloc+0x24>
    1cfc:	41 15       	cp	r20, r1
    1cfe:	51 05       	cpc	r21, r1
    1d00:	a9 f1       	breq	.+106    	; 0x1d6c <malloc+0xda>
    1d02:	ca 01       	movw	r24, r20
    1d04:	86 1b       	sub	r24, r22
    1d06:	97 0b       	sbc	r25, r23
    1d08:	04 97       	sbiw	r24, 0x04	; 4
    1d0a:	08 f4       	brcc	.+2      	; 0x1d0e <malloc+0x7c>
    1d0c:	ba 01       	movw	r22, r20
    1d0e:	e0 e0       	ldi	r30, 0x00	; 0
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	2a c0       	rjmp	.+84     	; 0x1d68 <malloc+0xd6>
    1d14:	8d 91       	ld	r24, X+
    1d16:	9c 91       	ld	r25, X
    1d18:	11 97       	sbiw	r26, 0x01	; 1
    1d1a:	84 17       	cp	r24, r20
    1d1c:	95 07       	cpc	r25, r21
    1d1e:	f9 f4       	brne	.+62     	; 0x1d5e <malloc+0xcc>
    1d20:	64 17       	cp	r22, r20
    1d22:	75 07       	cpc	r23, r21
    1d24:	81 f4       	brne	.+32     	; 0x1d46 <malloc+0xb4>
    1d26:	12 96       	adiw	r26, 0x02	; 2
    1d28:	8d 91       	ld	r24, X+
    1d2a:	9c 91       	ld	r25, X
    1d2c:	13 97       	sbiw	r26, 0x03	; 3
    1d2e:	30 97       	sbiw	r30, 0x00	; 0
    1d30:	19 f0       	breq	.+6      	; 0x1d38 <malloc+0xa6>
    1d32:	93 83       	std	Z+3, r25	; 0x03
    1d34:	82 83       	std	Z+2, r24	; 0x02
    1d36:	04 c0       	rjmp	.+8      	; 0x1d40 <malloc+0xae>
    1d38:	90 93 2f 02 	sts	0x022F, r25
    1d3c:	80 93 2e 02 	sts	0x022E, r24
    1d40:	fd 01       	movw	r30, r26
    1d42:	32 96       	adiw	r30, 0x02	; 2
    1d44:	4f c0       	rjmp	.+158    	; 0x1de4 <malloc+0x152>
    1d46:	ca 01       	movw	r24, r20
    1d48:	86 1b       	sub	r24, r22
    1d4a:	97 0b       	sbc	r25, r23
    1d4c:	fd 01       	movw	r30, r26
    1d4e:	e8 0f       	add	r30, r24
    1d50:	f9 1f       	adc	r31, r25
    1d52:	61 93       	st	Z+, r22
    1d54:	71 93       	st	Z+, r23
    1d56:	02 97       	sbiw	r24, 0x02	; 2
    1d58:	8d 93       	st	X+, r24
    1d5a:	9c 93       	st	X, r25
    1d5c:	43 c0       	rjmp	.+134    	; 0x1de4 <malloc+0x152>
    1d5e:	fd 01       	movw	r30, r26
    1d60:	82 81       	ldd	r24, Z+2	; 0x02
    1d62:	93 81       	ldd	r25, Z+3	; 0x03
    1d64:	9c 01       	movw	r18, r24
    1d66:	d9 01       	movw	r26, r18
    1d68:	10 97       	sbiw	r26, 0x00	; 0
    1d6a:	a1 f6       	brne	.-88     	; 0x1d14 <malloc+0x82>
    1d6c:	80 91 2c 02 	lds	r24, 0x022C
    1d70:	90 91 2d 02 	lds	r25, 0x022D
    1d74:	89 2b       	or	r24, r25
    1d76:	41 f4       	brne	.+16     	; 0x1d88 <malloc+0xf6>
    1d78:	80 91 c6 01 	lds	r24, 0x01C6
    1d7c:	90 91 c7 01 	lds	r25, 0x01C7
    1d80:	90 93 2d 02 	sts	0x022D, r25
    1d84:	80 93 2c 02 	sts	0x022C, r24
    1d88:	40 91 c8 01 	lds	r20, 0x01C8
    1d8c:	50 91 c9 01 	lds	r21, 0x01C9
    1d90:	41 15       	cp	r20, r1
    1d92:	51 05       	cpc	r21, r1
    1d94:	41 f4       	brne	.+16     	; 0x1da6 <malloc+0x114>
    1d96:	4d b7       	in	r20, 0x3d	; 61
    1d98:	5e b7       	in	r21, 0x3e	; 62
    1d9a:	80 91 c4 01 	lds	r24, 0x01C4
    1d9e:	90 91 c5 01 	lds	r25, 0x01C5
    1da2:	48 1b       	sub	r20, r24
    1da4:	59 0b       	sbc	r21, r25
    1da6:	20 91 2c 02 	lds	r18, 0x022C
    1daa:	30 91 2d 02 	lds	r19, 0x022D
    1dae:	24 17       	cp	r18, r20
    1db0:	35 07       	cpc	r19, r21
    1db2:	b0 f4       	brcc	.+44     	; 0x1de0 <malloc+0x14e>
    1db4:	ca 01       	movw	r24, r20
    1db6:	82 1b       	sub	r24, r18
    1db8:	93 0b       	sbc	r25, r19
    1dba:	86 17       	cp	r24, r22
    1dbc:	97 07       	cpc	r25, r23
    1dbe:	80 f0       	brcs	.+32     	; 0x1de0 <malloc+0x14e>
    1dc0:	ab 01       	movw	r20, r22
    1dc2:	4e 5f       	subi	r20, 0xFE	; 254
    1dc4:	5f 4f       	sbci	r21, 0xFF	; 255
    1dc6:	84 17       	cp	r24, r20
    1dc8:	95 07       	cpc	r25, r21
    1dca:	50 f0       	brcs	.+20     	; 0x1de0 <malloc+0x14e>
    1dcc:	42 0f       	add	r20, r18
    1dce:	53 1f       	adc	r21, r19
    1dd0:	50 93 2d 02 	sts	0x022D, r21
    1dd4:	40 93 2c 02 	sts	0x022C, r20
    1dd8:	f9 01       	movw	r30, r18
    1dda:	61 93       	st	Z+, r22
    1ddc:	71 93       	st	Z+, r23
    1dde:	02 c0       	rjmp	.+4      	; 0x1de4 <malloc+0x152>
    1de0:	e0 e0       	ldi	r30, 0x00	; 0
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	cf 01       	movw	r24, r30
    1de6:	df 91       	pop	r29
    1de8:	cf 91       	pop	r28
    1dea:	08 95       	ret

00001dec <free>:
    1dec:	cf 93       	push	r28
    1dee:	df 93       	push	r29
    1df0:	00 97       	sbiw	r24, 0x00	; 0
    1df2:	09 f4       	brne	.+2      	; 0x1df6 <free+0xa>
    1df4:	50 c0       	rjmp	.+160    	; 0x1e96 <free+0xaa>
    1df6:	ec 01       	movw	r28, r24
    1df8:	22 97       	sbiw	r28, 0x02	; 2
    1dfa:	1b 82       	std	Y+3, r1	; 0x03
    1dfc:	1a 82       	std	Y+2, r1	; 0x02
    1dfe:	a0 91 2e 02 	lds	r26, 0x022E
    1e02:	b0 91 2f 02 	lds	r27, 0x022F
    1e06:	10 97       	sbiw	r26, 0x00	; 0
    1e08:	09 f1       	breq	.+66     	; 0x1e4c <free+0x60>
    1e0a:	40 e0       	ldi	r20, 0x00	; 0
    1e0c:	50 e0       	ldi	r21, 0x00	; 0
    1e0e:	ac 17       	cp	r26, r28
    1e10:	bd 07       	cpc	r27, r29
    1e12:	08 f1       	brcs	.+66     	; 0x1e56 <free+0x6a>
    1e14:	bb 83       	std	Y+3, r27	; 0x03
    1e16:	aa 83       	std	Y+2, r26	; 0x02
    1e18:	fe 01       	movw	r30, r28
    1e1a:	21 91       	ld	r18, Z+
    1e1c:	31 91       	ld	r19, Z+
    1e1e:	e2 0f       	add	r30, r18
    1e20:	f3 1f       	adc	r31, r19
    1e22:	ae 17       	cp	r26, r30
    1e24:	bf 07       	cpc	r27, r31
    1e26:	79 f4       	brne	.+30     	; 0x1e46 <free+0x5a>
    1e28:	8d 91       	ld	r24, X+
    1e2a:	9c 91       	ld	r25, X
    1e2c:	11 97       	sbiw	r26, 0x01	; 1
    1e2e:	28 0f       	add	r18, r24
    1e30:	39 1f       	adc	r19, r25
    1e32:	2e 5f       	subi	r18, 0xFE	; 254
    1e34:	3f 4f       	sbci	r19, 0xFF	; 255
    1e36:	39 83       	std	Y+1, r19	; 0x01
    1e38:	28 83       	st	Y, r18
    1e3a:	12 96       	adiw	r26, 0x02	; 2
    1e3c:	8d 91       	ld	r24, X+
    1e3e:	9c 91       	ld	r25, X
    1e40:	13 97       	sbiw	r26, 0x03	; 3
    1e42:	9b 83       	std	Y+3, r25	; 0x03
    1e44:	8a 83       	std	Y+2, r24	; 0x02
    1e46:	41 15       	cp	r20, r1
    1e48:	51 05       	cpc	r21, r1
    1e4a:	71 f4       	brne	.+28     	; 0x1e68 <free+0x7c>
    1e4c:	d0 93 2f 02 	sts	0x022F, r29
    1e50:	c0 93 2e 02 	sts	0x022E, r28
    1e54:	20 c0       	rjmp	.+64     	; 0x1e96 <free+0xaa>
    1e56:	12 96       	adiw	r26, 0x02	; 2
    1e58:	8d 91       	ld	r24, X+
    1e5a:	9c 91       	ld	r25, X
    1e5c:	13 97       	sbiw	r26, 0x03	; 3
    1e5e:	ad 01       	movw	r20, r26
    1e60:	00 97       	sbiw	r24, 0x00	; 0
    1e62:	11 f0       	breq	.+4      	; 0x1e68 <free+0x7c>
    1e64:	dc 01       	movw	r26, r24
    1e66:	d3 cf       	rjmp	.-90     	; 0x1e0e <free+0x22>
    1e68:	fa 01       	movw	r30, r20
    1e6a:	d3 83       	std	Z+3, r29	; 0x03
    1e6c:	c2 83       	std	Z+2, r28	; 0x02
    1e6e:	21 91       	ld	r18, Z+
    1e70:	31 91       	ld	r19, Z+
    1e72:	e2 0f       	add	r30, r18
    1e74:	f3 1f       	adc	r31, r19
    1e76:	ce 17       	cp	r28, r30
    1e78:	df 07       	cpc	r29, r31
    1e7a:	69 f4       	brne	.+26     	; 0x1e96 <free+0xaa>
    1e7c:	88 81       	ld	r24, Y
    1e7e:	99 81       	ldd	r25, Y+1	; 0x01
    1e80:	28 0f       	add	r18, r24
    1e82:	39 1f       	adc	r19, r25
    1e84:	2e 5f       	subi	r18, 0xFE	; 254
    1e86:	3f 4f       	sbci	r19, 0xFF	; 255
    1e88:	fa 01       	movw	r30, r20
    1e8a:	31 83       	std	Z+1, r19	; 0x01
    1e8c:	20 83       	st	Z, r18
    1e8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e90:	9b 81       	ldd	r25, Y+3	; 0x03
    1e92:	93 83       	std	Z+3, r25	; 0x03
    1e94:	82 83       	std	Z+2, r24	; 0x02
    1e96:	df 91       	pop	r29
    1e98:	cf 91       	pop	r28
    1e9a:	08 95       	ret

00001e9c <memset>:
    1e9c:	dc 01       	movw	r26, r24
    1e9e:	01 c0       	rjmp	.+2      	; 0x1ea2 <memset+0x6>
    1ea0:	6d 93       	st	X+, r22
    1ea2:	41 50       	subi	r20, 0x01	; 1
    1ea4:	50 40       	sbci	r21, 0x00	; 0
    1ea6:	e0 f7       	brcc	.-8      	; 0x1ea0 <memset+0x4>
    1ea8:	08 95       	ret

00001eaa <_exit>:
    1eaa:	f8 94       	cli

00001eac <__stop_program>:
    1eac:	ff cf       	rjmp	.-2      	; 0x1eac <__stop_program>
