#100 Days OF RTL

Day1 Half Subtractor

Day2 Full Subtractor using half subtractor

Day3 Full Adder using half subtractor

Day4 3_8 Decoder

Day5 8_3 Priority Encoder

Day6 4-bit Ripple Carrry Adder

Day7 Bidirectional Buffer

Day8 Mux using Decoder and Tristate buffer

Day9 4-bit carry look ahead adder

Day10 4-bit Adder Subtractor Circuit

Day11 1x16 Demultiplexer

Day12 1-bit comparator

Day13 N-bit comparator

Day14 8-Bit ALU

Day15 4-Bit binary Multiplier

Day16 5 input Majority Circuit

Day17 BCD to 7 Segment Display

Day18 Carry Select Adder

Day19 N-bit parity Generator

Day20 Decimal to Binary Encoder

Day21 1XN Demultiplexer

Day22 Gray to Binary Converter

Day23 Clock Buffer

Day24 SR latch Using Gatelevel 

Day25 Dlatch using mux

Day26 D Flip Flop

Day27 JK Flip Flop

Day28 T-Flip Flop using D-Flip FLop

Day29 SISO

Day30 PISO

Day31 Dff Using JKff

Day32 Bidirectional Shift Register

Day33 Universal Shift Register

Day34 4-Bit Loadable Binary Upcouter

Day35 Mode-12 Loadable Upcounter

Day36 4-Bit Loadable Up-Down Counter

Day37 Ring Counter

Day38 Johnson Counter

Day39 Dual Port Ram 16X8

Day40 Single Port Ram 16X8

Day41 sequence Detector 101

Day42 Vending Machine
Day43 FIFO 16X8
