

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_2'
================================================================
* Date:           Fri Jun  5 20:27:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      393|      447| 1.179 us | 1.341 us |  393|  447|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mul_I_O_fu_180  |mul_I_O  |      356|      410| 1.068 us | 1.230 us |  356|  410|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         3|          2|          1|     8|    yes   |
        |- Loop 2  |       16|       16|         3|          2|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     468|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|      3|     1692|    1683|    -|
|Memory           |        0|      -|      256|      16|    0|
|Multiplexer      |        -|      -|        -|     185|    -|
|Register         |        -|      -|      305|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      3|     2253|    2352|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_mul_I_O_fu_180  |mul_I_O  |        0|      3|  1692|  1683|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |        0|      3|  1692|  1683|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |add0_digits_data_V_U  |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |add1_digits_data_V_U  |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0|  256|  16|    0|    16|  128|     2|         1024|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add0_digits_data_V_d0  |     +    |      0|  0|  32|          64|          64|
    |add1_digits_data_V_d0  |     +    |      0|  0|  32|          64|          64|
    |add_ln209_6_fu_228_p2  |     +    |      0|  0|  32|          64|          64|
    |add_ln209_7_fu_299_p2  |     +    |      0|  0|  32|          64|          64|
    |add_ln700_7_fu_293_p2  |     +    |      0|  0|  72|          65|          65|
    |add_ln700_fu_222_p2    |     +    |      0|  0|  72|          65|          65|
    |i_2_fu_269_p2          |     +    |      0|  0|  12|           4|           1|
    |i_fu_198_p2            |     +    |      0|  0|  12|           4|           1|
    |tmp_V_6_fu_318_p2      |     +    |      0|  0|  73|          66|          66|
    |tmp_V_fu_247_p2        |     +    |      0|  0|  73|          66|          66|
    |icmp_ln54_1_fu_263_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln54_fu_192_p2    |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 468|         536|         534|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |add0_digits_data_V_address0      |  15|          3|    3|          9|
    |add0_digits_data_V_ce0           |  15|          3|    1|          3|
    |add1_digits_data_V_address0      |  15|          3|    3|          9|
    |add1_digits_data_V_ce0           |  15|          3|    1|          3|
    |ap_NS_fsm                        |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i2_phi_fu_173_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_0_i_phi_fu_150_p4   |   9|          2|    4|          8|
    |ap_return                        |   9|          2|    4|          8|
    |i_0_i2_reg_169                   |   9|          2|    4|          8|
    |i_0_i_reg_146                    |   9|          2|    4|          8|
    |p_088_0_i1_reg_157               |   9|          2|    2|          4|
    |p_088_0_i_reg_134                |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 185|         39|   35|         85|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln700_7_reg_402              |  65|   0|   65|          0|
    |add_ln700_reg_363                |  65|   0|   65|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_return_preg                   |   4|   0|    4|          0|
    |grp_mul_I_O_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i2_reg_169                   |   4|   0|    4|          0|
    |i_0_i_reg_146                    |   4|   0|    4|          0|
    |i_2_reg_377                      |   4|   0|    4|          0|
    |i_reg_338                        |   4|   0|    4|          0|
    |icmp_ln54_1_reg_373              |   1|   0|    1|          0|
    |icmp_ln54_reg_334                |   1|   0|    1|          0|
    |lhs1_tmp_digits_data_1_reg_358   |  64|   0|   64|          0|
    |p_088_0_i1_reg_157               |   2|   0|    2|          0|
    |p_088_0_i_reg_134                |   2|   0|    2|          0|
    |rhs1_tmp_digits_data_1_reg_397   |  64|   0|   64|          0|
    |zext_ln59_1_reg_382              |   4|   0|   64|         60|
    |zext_ln59_reg_343                |   4|   0|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 305|   0|  425|        120|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_return                         | out |    4| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|lhs0_tmp_digits_data_V_address0   | out |    3|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_address0   | out |    3|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_address0   | out |    3|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_address0   | out |    3|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|cross_mul_digits_data_V_address0  | out |    4|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d0        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 2, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:233]   --->   Operation 11 'alloca' 'add0_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:234]   --->   Operation 12 'alloca' 'add1_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:54->multest.cc:238]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_29 ], [ 0, %0 ]" [multest.cc:62->multest.cc:238]   --->   Operation 14 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %hls_label_29 ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.82ns)   --->   "%icmp_ln54 = icmp eq i4 %i_0_i, -8" [multest.cc:54->multest.cc:238]   --->   Operation 16 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%i = add i4 %i_0_i, 1" [multest.cc:54->multest.cc:238]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader.i4.preheader, label %hls_label_29" [multest.cc:54->multest.cc:238]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %i_0_i to i64" [multest.cc:59->multest.cc:238]   --->   Operation 20 'zext' 'zext_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = getelementptr [8 x i64]* %lhs0_tmp_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:59->multest.cc:238]   --->   Operation 21 'getelementptr' 'lhs0_tmp_digits_data' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_1 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 22 'load' 'lhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = getelementptr [8 x i64]* %lhs1_tmp_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:60->multest.cc:238]   --->   Operation 23 'getelementptr' 'lhs1_tmp_digits_data' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_1 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:238]   --->   Operation 24 'load' 'lhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %p_088_0_i to i65" [multest.cc:54->multest.cc:238]   --->   Operation 25 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_1 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 26 'load' 'lhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %lhs0_tmp_digits_data_1 to i65" [multest.cc:60->multest.cc:238]   --->   Operation 27 'zext' 'zext_ln209' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_1 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:238]   --->   Operation 28 'load' 'lhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i2 %p_088_0_i to i64" [multest.cc:59->multest.cc:238]   --->   Operation 29 'zext' 'zext_ln700_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln54" [multest.cc:59->multest.cc:238]   --->   Operation 30 'add' 'add_ln700' <Predicate = (!icmp_ln54)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i64 %lhs1_tmp_digits_data_1, %zext_ln700_11" [multest.cc:61->multest.cc:238]   --->   Operation 31 'add' 'add_ln209_6' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_6, %lhs0_tmp_digits_data_1" [multest.cc:61->multest.cc:238]   --->   Operation 32 'add' 'add_ln209' <Predicate = (!icmp_ln54)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%add0_digits_data_V_a = getelementptr [8 x i64]* %add0_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:61->multest.cc:238]   --->   Operation 33 'getelementptr' 'add0_digits_data_V_a' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "store i64 %add_ln209, i64* %add0_digits_data_V_a, align 8" [multest.cc:61->multest.cc:238]   --->   Operation 34 'store' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str53)" [multest.cc:55->multest.cc:238]   --->   Operation 35 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:56->multest.cc:238]   --->   Operation 36 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %lhs1_tmp_digits_data_1 to i66" [multest.cc:59->multest.cc:238]   --->   Operation 37 'zext' 'zext_ln700' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:238]   --->   Operation 38 'zext' 'zext_ln700_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_12, %zext_ln700" [multest.cc:60->multest.cc:238]   --->   Operation 39 'add' 'tmp_V' <Predicate = (!icmp_ln54)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:62->multest.cc:238]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str53, i32 %tmp_i)" [multest.cc:63->multest.cc:238]   --->   Operation 41 'specregionend' 'empty_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:54->multest.cc:238]   --->   Operation 42 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 43 [1/1] (0.95ns)   --->   "br label %.preheader.i4" [multest.cc:54->multest.cc:239]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 0.96>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_088_0_i1 = phi i2 [ %trunc_ln858_3, %hls_label_291 ], [ 0, %.preheader.i4.preheader ]" [multest.cc:62->multest.cc:239]   --->   Operation 44 'phi' 'p_088_0_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i4 [ %i_2, %hls_label_291 ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 45 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.82ns)   --->   "%icmp_ln54_1 = icmp eq i4 %i_0_i2, -8" [multest.cc:54->multest.cc:239]   --->   Operation 46 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.87ns)   --->   "%i_2 = add i4 %i_0_i2, 1" [multest.cc:54->multest.cc:239]   --->   Operation 48 'add' 'i_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %"add_I_O<Bignum<8, 64>, Bignum<8, 64> >.exit23", label %hls_label_291" [multest.cc:54->multest.cc:239]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i4 %i_0_i2 to i64" [multest.cc:59->multest.cc:239]   --->   Operation 50 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = getelementptr [8 x i64]* %rhs0_tmp_digits_data_V, i64 0, i64 %zext_ln59_1" [multest.cc:59->multest.cc:239]   --->   Operation 51 'getelementptr' 'rhs0_tmp_digits_data' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_1 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:239]   --->   Operation 52 'load' 'rhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = getelementptr [8 x i64]* %rhs1_tmp_digits_data_V, i64 0, i64 %zext_ln59_1" [multest.cc:60->multest.cc:239]   --->   Operation 53 'getelementptr' 'rhs1_tmp_digits_data' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_1 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:239]   --->   Operation 54 'load' 'rhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 2.61>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i2 %p_088_0_i1 to i65" [multest.cc:54->multest.cc:239]   --->   Operation 55 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_1 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:239]   --->   Operation 56 'load' 'rhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i64 %rhs0_tmp_digits_data_1 to i65" [multest.cc:60->multest.cc:239]   --->   Operation 57 'zext' 'zext_ln209_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_1 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:239]   --->   Operation 58 'load' 'rhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i2 %p_088_0_i1 to i64" [multest.cc:59->multest.cc:239]   --->   Operation 59 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.64ns)   --->   "%add_ln700_7 = add i65 %zext_ln209_1, %zext_ln54_1" [multest.cc:59->multest.cc:239]   --->   Operation 60 'add' 'add_ln700_7' <Predicate = (!icmp_ln54_1)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i64 %rhs1_tmp_digits_data_1, %zext_ln700_14" [multest.cc:61->multest.cc:239]   --->   Operation 61 'add' 'add_ln209_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i64 %add_ln209_7, %rhs0_tmp_digits_data_1" [multest.cc:61->multest.cc:239]   --->   Operation 62 'add' 'add_ln209_4' <Predicate = (!icmp_ln54_1)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%add1_digits_data_V_a = getelementptr [8 x i64]* %add1_digits_data_V, i64 0, i64 %zext_ln59_1" [multest.cc:61->multest.cc:239]   --->   Operation 63 'getelementptr' 'add1_digits_data_V_a' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.70ns)   --->   "store i64 %add_ln209_4, i64* %add1_digits_data_V_a, align 8" [multest.cc:61->multest.cc:239]   --->   Operation 64 'store' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str53)" [multest.cc:55->multest.cc:239]   --->   Operation 65 'specregionbegin' 'tmp_i5' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:56->multest.cc:239]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i64 %rhs1_tmp_digits_data_1 to i66" [multest.cc:59->multest.cc:239]   --->   Operation 67 'zext' 'zext_ln700_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i65 %add_ln700_7 to i66" [multest.cc:59->multest.cc:239]   --->   Operation 68 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.64ns)   --->   "%tmp_V_6 = add i66 %zext_ln700_15, %zext_ln700_13" [multest.cc:60->multest.cc:239]   --->   Operation 69 'add' 'tmp_V_6' <Predicate = (!icmp_ln54_1)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln858_3 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_6, i32 64, i32 65)" [multest.cc:62->multest.cc:239]   --->   Operation 70 'partselect' 'trunc_ln858_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str53, i32 %tmp_i5)" [multest.cc:63->multest.cc:239]   --->   Operation 71 'specregionend' 'empty_18' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [multest.cc:54->multest.cc:239]   --->   Operation 72 'br' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %p_088_0_i, [8 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [8 x i64]* %add1_digits_data_V, [16 x i64]* %cross_mul_digits_data_V)" [multest.cc:220->multest.cc:241]   --->   Operation 73 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 74 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %p_088_0_i, [8 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [8 x i64]* %add1_digits_data_V, [16 x i64]* %cross_mul_digits_data_V)" [multest.cc:220->multest.cc:241]   --->   Operation 74 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "ret i4 %res_tmp_bits_write_a" [multest.cc:242]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs0_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs1_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs0_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs1_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cross_mul_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add0_digits_data_V     (alloca           ) [ 00111111111]
add1_digits_data_V     (alloca           ) [ 00111111111]
br_ln54                (br               ) [ 01111000000]
p_088_0_i              (phi              ) [ 00110111111]
i_0_i                  (phi              ) [ 00100000000]
icmp_ln54              (icmp             ) [ 00111000000]
empty                  (speclooptripcount) [ 00000000000]
i                      (add              ) [ 01111000000]
br_ln54                (br               ) [ 00000000000]
zext_ln59              (zext             ) [ 00010000000]
lhs0_tmp_digits_data   (getelementptr    ) [ 00010000000]
lhs1_tmp_digits_data   (getelementptr    ) [ 00010000000]
zext_ln54              (zext             ) [ 00000000000]
lhs0_tmp_digits_data_1 (load             ) [ 00000000000]
zext_ln209             (zext             ) [ 00000000000]
lhs1_tmp_digits_data_1 (load             ) [ 00101000000]
zext_ln700_11          (zext             ) [ 00000000000]
add_ln700              (add              ) [ 00101000000]
add_ln209_6            (add              ) [ 00000000000]
add_ln209              (add              ) [ 00000000000]
add0_digits_data_V_a   (getelementptr    ) [ 00000000000]
store_ln61             (store            ) [ 00000000000]
tmp_i                  (specregionbegin  ) [ 00000000000]
specpipeline_ln56      (specpipeline     ) [ 00000000000]
zext_ln700             (zext             ) [ 00000000000]
zext_ln700_12          (zext             ) [ 00000000000]
tmp_V                  (add              ) [ 00000000000]
trunc_ln               (partselect       ) [ 01111000000]
empty_16               (specregionend    ) [ 00000000000]
br_ln54                (br               ) [ 01111000000]
br_ln54                (br               ) [ 00000111100]
p_088_0_i1             (phi              ) [ 00000011011]
i_0_i2                 (phi              ) [ 00000010000]
icmp_ln54_1            (icmp             ) [ 00000011100]
empty_17               (speclooptripcount) [ 00000000000]
i_2                    (add              ) [ 00000111100]
br_ln54                (br               ) [ 00000000000]
zext_ln59_1            (zext             ) [ 00000001000]
rhs0_tmp_digits_data   (getelementptr    ) [ 00000001000]
rhs1_tmp_digits_data   (getelementptr    ) [ 00000001000]
zext_ln54_1            (zext             ) [ 00000000000]
rhs0_tmp_digits_data_1 (load             ) [ 00000000000]
zext_ln209_1           (zext             ) [ 00000000000]
rhs1_tmp_digits_data_1 (load             ) [ 00000010100]
zext_ln700_14          (zext             ) [ 00000000000]
add_ln700_7            (add              ) [ 00000010100]
add_ln209_7            (add              ) [ 00000000000]
add_ln209_4            (add              ) [ 00000000000]
add1_digits_data_V_a   (getelementptr    ) [ 00000000000]
store_ln61             (store            ) [ 00000000000]
tmp_i5                 (specregionbegin  ) [ 00000000000]
specpipeline_ln56      (specpipeline     ) [ 00000000000]
zext_ln700_13          (zext             ) [ 00000000000]
zext_ln700_15          (zext             ) [ 00000000000]
tmp_V_6                (add              ) [ 00000000000]
trunc_ln858_3          (partselect       ) [ 00000111100]
empty_18               (specregionend    ) [ 00000000000]
br_ln54                (br               ) [ 00000111100]
res_tmp_bits_write_a   (call             ) [ 00000000000]
ret_ln242              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs0_tmp_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs0_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs1_tmp_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs1_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs0_tmp_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs0_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs1_tmp_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs1_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cross_mul_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_I_O"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="add0_digits_data_V_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add1_digits_data_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="lhs0_tmp_digits_data_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs0_tmp_digits_data_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="lhs1_tmp_digits_data_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs1_tmp_digits_data_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add0_digits_data_V_a_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="1"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add0_digits_data_V_a/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln61_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rhs0_tmp_digits_data_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs0_tmp_digits_data_1/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rhs1_tmp_digits_data_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs1_tmp_digits_data_1/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add1_digits_data_V_a_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="1"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add1_digits_data_V_a/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln61_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/7 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_088_0_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_088_0_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_088_0_i1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_088_0_i1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i1/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_mul_I_O_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="3"/>
<pin id="183" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="2" slack="1"/>
<pin id="185" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="64" slack="0"/>
<pin id="187" dir="1" index="6" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln54_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln59_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln54_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln209_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln700_11_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_11/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln700_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln209_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_6/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln209_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln700_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln700_12_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="65" slack="1"/>
<pin id="246" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_12/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="65" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="66" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="8" slack="0"/>
<pin id="258" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln54_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln59_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln54_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln209_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln700_14_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_14/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln700_7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln209_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_7/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln209_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln700_13_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_13/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln700_15_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="65" slack="1"/>
<pin id="317" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_15/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_V_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="65" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_6/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln858_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="66" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_3/8 "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln54_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="zext_ln59_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="348" class="1005" name="lhs0_tmp_digits_data_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data "/>
</bind>
</comp>

<comp id="353" class="1005" name="lhs1_tmp_digits_data_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data "/>
</bind>
</comp>

<comp id="358" class="1005" name="lhs1_tmp_digits_data_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln700_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="65" slack="1"/>
<pin id="365" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="368" class="1005" name="trunc_ln_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="1"/>
<pin id="370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln54_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="zext_ln59_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="rhs0_tmp_digits_data_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data "/>
</bind>
</comp>

<comp id="392" class="1005" name="rhs1_tmp_digits_data_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="1"/>
<pin id="394" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data "/>
</bind>
</comp>

<comp id="397" class="1005" name="rhs1_tmp_digits_data_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln700_7_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="65" slack="1"/>
<pin id="404" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_7 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln858_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="1"/>
<pin id="409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="134" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="157" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="150" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="150" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="213"><net_src comp="134" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="65" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="134" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="210" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="78" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="218" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="65" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="173" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="173" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="173" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="284"><net_src comp="157" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="103" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="157" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="285" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="281" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="116" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="289" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="103" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="192" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="198" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="346"><net_src comp="204" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="351"><net_src comp="58" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="356"><net_src comp="71" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="361"><net_src comp="78" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="366"><net_src comp="222" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="371"><net_src comp="253" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="376"><net_src comp="263" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="269" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="385"><net_src comp="275" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="390"><net_src comp="96" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="395"><net_src comp="109" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="400"><net_src comp="116" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="405"><net_src comp="293" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="410"><net_src comp="324" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cross_mul_digits_data_V | {9 10 }
 - Input state : 
	Port: karastuba_mul_templa.2 : lhs0_tmp_digits_data_V | {2 3 }
	Port: karastuba_mul_templa.2 : lhs1_tmp_digits_data_V | {2 3 }
	Port: karastuba_mul_templa.2 : rhs0_tmp_digits_data_V | {6 7 }
	Port: karastuba_mul_templa.2 : rhs1_tmp_digits_data_V | {6 7 }
	Port: karastuba_mul_templa.2 : cross_mul_digits_data_V | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		i : 1
		br_ln54 : 2
		zext_ln59 : 1
		lhs0_tmp_digits_data : 2
		lhs0_tmp_digits_data_1 : 3
		lhs1_tmp_digits_data : 2
		lhs1_tmp_digits_data_1 : 3
	State 3
		zext_ln209 : 1
		add_ln700 : 2
		add_ln209_6 : 1
		add_ln209 : 2
		store_ln61 : 3
	State 4
		tmp_V : 1
		trunc_ln : 2
		empty_16 : 1
	State 5
	State 6
		icmp_ln54_1 : 1
		i_2 : 1
		br_ln54 : 2
		zext_ln59_1 : 1
		rhs0_tmp_digits_data : 2
		rhs0_tmp_digits_data_1 : 3
		rhs1_tmp_digits_data : 2
		rhs1_tmp_digits_data_1 : 3
	State 7
		zext_ln209_1 : 1
		add_ln700_7 : 2
		add_ln209_7 : 1
		add_ln209_4 : 2
		store_ln61 : 3
	State 8
		tmp_V_6 : 1
		trunc_ln858_3 : 2
		empty_18 : 1
	State 9
	State 10
		ret_ln242 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   |  grp_mul_I_O_fu_180  |    3    | 11.9206 |   1933  |   1413  |
|----------|----------------------|---------|---------|---------|---------|
|          |       i_fu_198       |    0    |    0    |    0    |    12   |
|          |   add_ln700_fu_222   |    0    |    0    |    0    |    71   |
|          |  add_ln209_6_fu_228  |    0    |    0    |    0    |    32   |
|          |   add_ln209_fu_234   |    0    |    0    |    0    |    32   |
|    add   |     tmp_V_fu_247     |    0    |    0    |    0    |    72   |
|          |      i_2_fu_269      |    0    |    0    |    0    |    12   |
|          |  add_ln700_7_fu_293  |    0    |    0    |    0    |    71   |
|          |  add_ln209_7_fu_299  |    0    |    0    |    0    |    32   |
|          |  add_ln209_4_fu_305  |    0    |    0    |    0    |    32   |
|          |    tmp_V_6_fu_318    |    0    |    0    |    0    |    72   |
|----------|----------------------|---------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_192   |    0    |    0    |    0    |    9    |
|          |  icmp_ln54_1_fu_263  |    0    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|---------|
|          |   zext_ln59_fu_204   |    0    |    0    |    0    |    0    |
|          |   zext_ln54_fu_210   |    0    |    0    |    0    |    0    |
|          |   zext_ln209_fu_214  |    0    |    0    |    0    |    0    |
|          | zext_ln700_11_fu_218 |    0    |    0    |    0    |    0    |
|          |   zext_ln700_fu_241  |    0    |    0    |    0    |    0    |
|   zext   | zext_ln700_12_fu_244 |    0    |    0    |    0    |    0    |
|          |  zext_ln59_1_fu_275  |    0    |    0    |    0    |    0    |
|          |  zext_ln54_1_fu_281  |    0    |    0    |    0    |    0    |
|          |  zext_ln209_1_fu_285 |    0    |    0    |    0    |    0    |
|          | zext_ln700_14_fu_289 |    0    |    0    |    0    |    0    |
|          | zext_ln700_13_fu_312 |    0    |    0    |    0    |    0    |
|          | zext_ln700_15_fu_315 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|partselect|    trunc_ln_fu_253   |    0    |    0    |    0    |    0    |
|          | trunc_ln858_3_fu_324 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    3    | 11.9206 |   1933  |   1869  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|add0_digits_data_V|    0   |   128  |    8   |    0   |
|add1_digits_data_V|    0   |   128  |    8   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    0   |   256  |   16   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln700_7_reg_402     |   65   |
|       add_ln700_reg_363      |   65   |
|        i_0_i2_reg_169        |    4   |
|         i_0_i_reg_146        |    4   |
|          i_2_reg_377         |    4   |
|           i_reg_338          |    4   |
|      icmp_ln54_1_reg_373     |    1   |
|       icmp_ln54_reg_334      |    1   |
| lhs0_tmp_digits_data_reg_348 |    3   |
|lhs1_tmp_digits_data_1_reg_358|   64   |
| lhs1_tmp_digits_data_reg_353 |    3   |
|      p_088_0_i1_reg_157      |    2   |
|       p_088_0_i_reg_134      |    2   |
| rhs0_tmp_digits_data_reg_387 |    3   |
|rhs1_tmp_digits_data_1_reg_397|   64   |
| rhs1_tmp_digits_data_reg_392 |    3   |
|     trunc_ln858_3_reg_407    |    2   |
|       trunc_ln_reg_368       |    2   |
|      zext_ln59_1_reg_382     |   64   |
|       zext_ln59_reg_343      |   64   |
+------------------------------+--------+
|             Total            |   424  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_78  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_103 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_116 |  p0  |   2  |   3  |    6   ||    9    |
|  p_088_0_i_reg_134 |  p0  |   2  |   2  |    4   ||    9    |
| p_088_0_i1_reg_157 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   32   ||  5.712  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   11   |  1933  |  1869  |    -   |
|   Memory  |    0   |    -   |    -   |   256  |   16   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   424  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   17   |  2613  |  1939  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
