0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Matteo/Desktop/Esercitazione3/FILE_PROF/TOP_1_RCA_TB.vhd,1613316900,vhdl,,,,top_1_rca_tb,,,,,,,,
C:/Users/Matteo/Desktop/Esercitazione3/opt_reordering_pipe_gating/opt_reordering_pipe_gating.sim/sim_1/impl/timing/xsim/TOP_1_RCA_TB_time_impl.v,1624694041,verilog,,,,TOP_1_RCA;glbl,,,,,,,,
