DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 1661,0
)
(Instance
name "I_rst"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2473,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2576,0
)
(Instance
name "I28"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3992,0
)
(Instance
name "I_rst1"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 5819,0
)
(Instance
name "I_rst2"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 7316,0
)
(Instance
name "I_rst3"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 7354,0
)
(Instance
name "I0"
duLibraryName "Splitter"
duName "leftRightSplitter"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "24"
)
(GiElement
name "signalOBitNb"
type "positive"
value "32"
)
]
mwi 0
uid 8015,0
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds\\@f@p@g@a_splitter\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds\\@f@p@g@a_splitter\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds\\@f@p@g@a_splitter"
)
(vvPair
variable "d_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds\\FPGA_splitter"
)
(vvPair
variable "date"
value "12.06.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FPGA_splitter"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "maxime.cesalli"
)
(vvPair
variable "graphical_source_date"
value "12.06.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330804"
)
(vvPair
variable "graphical_source_time"
value "15:23:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330804"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Board"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "FPGA_splitter"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds\\@f@p@g@a_splitter\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Board\\hds\\FPGA_splitter\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:23:30"
)
(vvPair
variable "unit"
value "FPGA_splitter"
)
(vvPair
variable "user"
value "maxime.cesalli"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 1,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
)
xt "-5000,-68400,8100,-67200"
st "clock        : std_ulogic"
)
)
*2 (Grouping
uid 1487,0
optionalChildren [
*3 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,11000,140000,13000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,11400,136600,12600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,11000,115000,13000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "95150,11300,108850,12700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,17000,115000,19000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,17400,113700,18600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,11000,121000,13000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,11400,119900,12600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,13000,115000,15000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,13400,109400,14600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,13000,94000,15000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,13400,92600,14600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,15000,94000,17000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,15400,92600,16600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,13000,140000,19000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,13200,129300,14400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*11 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,15000,115000,17000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,15400,110100,16600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,17000,94000,19000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,17400,93500,18600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "89000,11000,140000,19000"
)
oxt "13000,22000,64000,30000"
)
*13 (PortIoIn
uid 1583,0
shape (CompositeShape
uid 1584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1585,0
sl 0
ro 270
xt "48000,-16375,49500,-15625"
)
(Line
uid 1586,0
sl 0
ro 270
xt "49500,-16000,50000,-16000"
pts [
"49500,-16000"
"50000,-16000"
]
)
]
)
tg (WTG
uid 1587,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43200,-16700,47000,-15300"
st "clock"
ju 2
blo "47000,-15500"
tm "WireNameMgr"
)
s (Text
uid 1589,0
va (VaSet
)
xt "43200,-15300,43200,-15300"
ju 2
blo "43200,-15300"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 1590,0
shape (CompositeShape
uid 1591,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1592,0
sl 0
ro 270
xt "48000,2625,49500,3375"
)
(Line
uid 1593,0
sl 0
ro 270
xt "49500,3000,50000,3000"
pts [
"49500,3000"
"50000,3000"
]
)
]
)
tg (WTG
uid 1594,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "41300,2300,47000,3700"
st "reset_n"
ju 2
blo "47000,3500"
tm "WireNameMgr"
)
s (Text
uid 1596,0
va (VaSet
)
xt "41300,3700,41300,3700"
ju 2
blo "41300,3700"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 1633,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 6
suid 2,0
)
declText (MLText
uid 1634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-123200,11000,-122200"
st "reset_n      : std_ulogic"
)
)
*16 (Net
uid 1635,0
decl (Decl
n "reset"
t "std_ulogic"
o 20
suid 3,0
)
declText (MLText
uid 1636,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-123200,13800,-122200"
st "SIGNAL reset        : std_ulogic"
)
)
*17 (SaComponent
uid 1661,0
optionalChildren [
*18 (CptPort
uid 1652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,2625,55000,3375"
)
tg (CPTG
uid 1654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1655,0
va (VaSet
isHidden 1
)
xt "55000,2500,57300,3700"
st "in1"
blo "55000,3500"
)
s (Text
uid 1670,0
va (VaSet
isHidden 1
)
xt "55000,3500,55000,3500"
blo "55000,3500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*19 (CptPort
uid 1656,0
optionalChildren [
*20 (Circle
uid 1660,0
va (VaSet
fg "0,65535,0"
)
xt "60000,2625,60750,3375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60750,2625,61500,3375"
)
tg (CPTG
uid 1658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1659,0
va (VaSet
isHidden 1
)
xt "56750,2500,59750,3700"
st "out1"
ju 2
blo "59750,3500"
)
s (Text
uid 1671,0
va (VaSet
isHidden 1
)
xt "59750,3500,59750,3500"
ju 2
blo "59750,3500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,0,60000,6000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 1663,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "55910,-1300,59410,-100"
st "gates"
blo "55910,-300"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 1665,0
va (VaSet
isHidden 1
)
xt "55910,-300,60510,900"
st "inverter"
blo "55910,700"
tm "CptNameMgr"
)
*23 (Text
uid 1666,0
va (VaSet
)
xt "55910,-300,57810,900"
st "I1"
blo "55910,700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1667,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1668,0
text (MLText
uid 1669,0
va (VaSet
isHidden 1
)
xt "55000,6400,68400,7600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 2473,0
optionalChildren [
*25 (CptPort
uid 2482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2483,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,-7375,63000,-6625"
)
tg (CPTG
uid 2484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2485,0
va (VaSet
)
xt "64000,-7700,65500,-6500"
st "D"
blo "64000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*26 (CptPort
uid 2486,0
optionalChildren [
*27 (FFT
pts [
"63750,-3000"
"63000,-2625"
"63000,-3375"
]
uid 2490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,-3375,63750,-2625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2487,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,-3375,63000,-2625"
)
tg (CPTG
uid 2488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2489,0
va (VaSet
)
xt "64000,-3600,66800,-2400"
st "CLK"
blo "64000,-2600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*28 (CptPort
uid 2491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2492,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "65625,-1000,66375,-250"
)
tg (CPTG
uid 2493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2494,0
va (VaSet
)
xt "65000,-2400,67800,-1200"
st "CLR"
blo "65000,-1400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*29 (CptPort
uid 2495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2496,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69000,-7375,69750,-6625"
)
tg (CPTG
uid 2497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2498,0
va (VaSet
)
xt "66400,-7700,68000,-6500"
st "Q"
ju 2
blo "68000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2474,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,-9000,69000,-1000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 2476,0
va (VaSet
)
xt "66600,-1300,73200,-100"
st "sequential"
blo "66600,-300"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 2477,0
va (VaSet
)
xt "66600,-300,69300,900"
st "DFF"
blo "66600,700"
tm "CptNameMgr"
)
*32 (Text
uid 2478,0
va (VaSet
)
xt "66600,700,69800,1900"
st "I_rst"
blo "66600,1700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2480,0
text (MLText
uid 2481,0
va (VaSet
isHidden 1
)
xt "70000,-1600,83400,-400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*33 (Net
uid 2521,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 22
suid 13,0
)
declText (MLText
uid 2522,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-96200,14700,-95200"
st "SIGNAL resetSynch   : std_ulogic"
)
)
*34 (SaComponent
uid 2576,0
optionalChildren [
*35 (CptPort
uid 2585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "71250,-7375,72000,-6625"
)
tg (CPTG
uid 2587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2588,0
va (VaSet
isHidden 1
)
xt "72000,-7500,74300,-6300"
st "in1"
blo "72000,-6500"
)
s (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "72000,-6500,72000,-6500"
blo "72000,-6500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*36 (CptPort
uid 2590,0
optionalChildren [
*37 (Circle
uid 2595,0
va (VaSet
fg "0,65535,0"
)
xt "77000,-7375,77750,-6625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2591,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77750,-7375,78500,-6625"
)
tg (CPTG
uid 2592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2593,0
va (VaSet
isHidden 1
)
xt "73750,-7500,76750,-6300"
st "out1"
ju 2
blo "76750,-6500"
)
s (Text
uid 2594,0
va (VaSet
isHidden 1
)
xt "76750,-6500,76750,-6500"
ju 2
blo "76750,-6500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,-10000,77000,-4000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2578,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 2579,0
va (VaSet
isHidden 1
)
xt "72910,-11300,76410,-10100"
st "gates"
blo "72910,-10300"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 2580,0
va (VaSet
isHidden 1
)
xt "72910,-10300,77510,-9100"
st "inverter"
blo "72910,-9300"
tm "CptNameMgr"
)
*40 (Text
uid 2581,0
va (VaSet
)
xt "72910,-10300,74810,-9100"
st "I7"
blo "72910,-9300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2582,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2583,0
text (MLText
uid 2584,0
va (VaSet
isHidden 1
)
xt "72000,-3600,85400,-2400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*41 (Net
uid 2602,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 23
suid 15,0
)
declText (MLText
uid 2603,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-90200,3100,-89200"
st "SIGNAL resetSynch_n : std_ulogic"
)
)
*42 (SaComponent
uid 3992,0
optionalChildren [
*43 (CptPort
uid 4001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4002,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "57625,-8000,58375,-7250"
)
tg (CPTG
uid 4003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4004,0
va (VaSet
isHidden 1
)
xt "59000,-9000,63400,-7800"
st "logic_1"
blo "59000,-8000"
)
s (Text
uid 4005,0
va (VaSet
)
xt "59000,-8000,59000,-8000"
blo "59000,-8000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 3993,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-14000,60000,-8000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 3995,0
va (VaSet
font "Verdana,8,1"
)
xt "54910,-10300,58010,-9300"
st "gates"
blo "54910,-9500"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 3996,0
va (VaSet
font "Verdana,8,1"
)
xt "54910,-9300,58410,-8300"
st "logic1"
blo "54910,-8500"
tm "CptNameMgr"
)
*46 (Text
uid 3997,0
va (VaSet
font "Verdana,8,1"
)
xt "54910,-8300,57110,-7300"
st "I28"
blo "54910,-7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3999,0
text (MLText
uid 4000,0
va (VaSet
font "Verdana,8,0"
)
xt "55000,-5400,55000,-5400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*47 (Net
uid 4012,0
decl (Decl
n "reset1"
t "std_ulogic"
o 21
suid 36,0
)
declText (MLText
uid 4013,0
va (VaSet
isHidden 1
)
xt "0,1400,17900,2600"
st "SIGNAL reset1       : std_ulogic"
)
)
*48 (SaComponent
uid 5819,0
optionalChildren [
*49 (CptPort
uid 5828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5829,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,-30375,71000,-29625"
)
tg (CPTG
uid 5830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5831,0
va (VaSet
)
xt "72000,-30500,73500,-29300"
st "D"
blo "72000,-29500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*50 (CptPort
uid 5832,0
optionalChildren [
*51 (FFT
pts [
"71750,-27000"
"71000,-26625"
"71000,-27375"
]
uid 5836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-27375,71750,-26625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5833,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,-27375,71000,-26625"
)
tg (CPTG
uid 5834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5835,0
va (VaSet
)
xt "72000,-27600,74800,-26400"
st "CLK"
blo "72000,-26600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*52 (CptPort
uid 5837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5838,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,-24000,74375,-23250"
)
tg (CPTG
uid 5839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5840,0
va (VaSet
)
xt "73000,-25400,75800,-24200"
st "CLR"
blo "73000,-24400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*53 (CptPort
uid 5841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5842,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,-30375,77750,-29625"
)
tg (CPTG
uid 5843,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5844,0
va (VaSet
)
xt "74400,-30500,76000,-29300"
st "Q"
ju 2
blo "76000,-29500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 5820,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-32000,77000,-24000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 5821,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 5822,0
va (VaSet
)
xt "74600,-24300,81200,-23100"
st "sequential"
blo "74600,-23300"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 5823,0
va (VaSet
)
xt "74600,-23100,77300,-21900"
st "DFF"
blo "74600,-22100"
tm "CptNameMgr"
)
*56 (Text
uid 5824,0
va (VaSet
)
xt "74600,-21900,78500,-20700"
st "I_rst1"
blo "74600,-20900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5825,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5826,0
text (MLText
uid 5827,0
va (VaSet
isHidden 1
)
xt "78000,-24600,91400,-23400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*57 (SaComponent
uid 7316,0
optionalChildren [
*58 (CptPort
uid 7325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7326,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,-54375,71000,-53625"
)
tg (CPTG
uid 7327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7328,0
va (VaSet
)
xt "72000,-54500,73500,-53300"
st "D"
blo "72000,-53500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*59 (CptPort
uid 7329,0
optionalChildren [
*60 (FFT
pts [
"71750,-51000"
"71000,-50625"
"71000,-51375"
]
uid 7333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-51375,71750,-50625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7330,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,-51375,71000,-50625"
)
tg (CPTG
uid 7331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7332,0
va (VaSet
)
xt "72000,-51600,74800,-50400"
st "CLK"
blo "72000,-50600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*61 (CptPort
uid 7334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7335,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,-48000,74375,-47250"
)
tg (CPTG
uid 7336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7337,0
va (VaSet
)
xt "73000,-49400,75800,-48200"
st "CLR"
blo "73000,-48400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*62 (CptPort
uid 7338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7339,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,-54375,77750,-53625"
)
tg (CPTG
uid 7340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7341,0
va (VaSet
)
xt "74400,-54500,76000,-53300"
st "Q"
ju 2
blo "76000,-53500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 7317,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-56000,77000,-48000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 7318,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 7319,0
va (VaSet
)
xt "74600,-48300,81200,-47100"
st "sequential"
blo "74600,-47300"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 7320,0
va (VaSet
)
xt "74600,-47100,77300,-45900"
st "DFF"
blo "74600,-46100"
tm "CptNameMgr"
)
*65 (Text
uid 7321,0
va (VaSet
)
xt "74600,-45900,78500,-44700"
st "I_rst2"
blo "74600,-44900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7322,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7323,0
text (MLText
uid 7324,0
va (VaSet
isHidden 1
)
xt "78000,-48600,91400,-47400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*66 (SaComponent
uid 7354,0
optionalChildren [
*67 (CptPort
uid 7363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7364,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,-42375,71000,-41625"
)
tg (CPTG
uid 7365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7366,0
va (VaSet
)
xt "72000,-42500,73500,-41300"
st "D"
blo "72000,-41500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*68 (CptPort
uid 7367,0
optionalChildren [
*69 (FFT
pts [
"71750,-39000"
"71000,-38625"
"71000,-39375"
]
uid 7371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-39375,71750,-38625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7368,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,-39375,71000,-38625"
)
tg (CPTG
uid 7369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7370,0
va (VaSet
)
xt "72000,-39600,74800,-38400"
st "CLK"
blo "72000,-38600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*70 (CptPort
uid 7372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7373,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,-36000,74375,-35250"
)
tg (CPTG
uid 7374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7375,0
va (VaSet
)
xt "73000,-37400,75800,-36200"
st "CLR"
blo "73000,-36400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*71 (CptPort
uid 7376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7377,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,-42375,77750,-41625"
)
tg (CPTG
uid 7378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7379,0
va (VaSet
)
xt "74400,-42500,76000,-41300"
st "Q"
ju 2
blo "76000,-41500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 7355,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-44000,77000,-36000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 7356,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 7357,0
va (VaSet
)
xt "74600,-36300,81200,-35100"
st "sequential"
blo "74600,-35300"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 7358,0
va (VaSet
)
xt "74600,-35100,77300,-33900"
st "DFF"
blo "74600,-34100"
tm "CptNameMgr"
)
*74 (Text
uid 7359,0
va (VaSet
)
xt "74600,-33900,78500,-32700"
st "I_rst3"
blo "74600,-32900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7360,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7361,0
text (MLText
uid 7362,0
va (VaSet
isHidden 1
)
xt "78000,-36600,91400,-35400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*75 (PortIoIn
uid 7392,0
shape (CompositeShape
uid 7393,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7394,0
sl 0
ro 270
xt "62000,-42375,63500,-41625"
)
(Line
uid 7395,0
sl 0
ro 270
xt "63500,-42000,64000,-42000"
pts [
"63500,-42000"
"64000,-42000"
]
)
]
)
tg (WTG
uid 7396,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7397,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "55700,-42700,61000,-41300"
st "CLK_In"
ju 2
blo "61000,-41500"
tm "WireNameMgr"
)
s (Text
uid 7398,0
va (VaSet
font "Verdana,12,0"
)
xt "55700,-41300,55700,-41300"
ju 2
blo "55700,-41300"
tm "SignalTypeMgr"
)
)
)
*76 (PortIoIn
uid 7399,0
shape (CompositeShape
uid 7400,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7401,0
sl 0
ro 270
xt "62000,-54375,63500,-53625"
)
(Line
uid 7402,0
sl 0
ro 270
xt "63500,-54000,64000,-54000"
pts [
"63500,-54000"
"64000,-54000"
]
)
]
)
tg (WTG
uid 7403,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7404,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "55100,-54700,61000,-53300"
st "Data_In"
ju 2
blo "61000,-53500"
tm "WireNameMgr"
)
s (Text
uid 7405,0
va (VaSet
font "Verdana,12,0"
)
xt "55100,-53300,55100,-53300"
ju 2
blo "55100,-53300"
tm "SignalTypeMgr"
)
)
)
*77 (PortIoIn
uid 7406,0
shape (CompositeShape
uid 7407,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7408,0
sl 0
ro 270
xt "62000,-30375,63500,-29625"
)
(Line
uid 7409,0
sl 0
ro 270
xt "63500,-30000,64000,-30000"
pts [
"63500,-30000"
"64000,-30000"
]
)
]
)
tg (WTG
uid 7410,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7411,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56600,-30700,61000,-29300"
st "LR_In"
ju 2
blo "61000,-29500"
tm "WireNameMgr"
)
s (Text
uid 7412,0
va (VaSet
font "Verdana,12,0"
)
xt "56600,-29300,56600,-29300"
ju 2
blo "56600,-29300"
tm "SignalTypeMgr"
)
)
)
*78 (Net
uid 7445,0
decl (Decl
n "CLK_In"
t "std_uLogic"
o 7
suid 62,0
)
declText (MLText
uid 7446,0
va (VaSet
isHidden 1
)
xt "0,0,14200,1200"
st "CLK_In       : std_uLogic"
)
)
*79 (Net
uid 7447,0
decl (Decl
n "Data_In"
t "std_uLogic"
o 8
suid 63,0
)
declText (MLText
uid 7448,0
va (VaSet
isHidden 1
)
xt "0,0,14200,1200"
st "Data_In      : std_uLogic"
)
)
*80 (Net
uid 7449,0
decl (Decl
n "LR_In"
t "std_uLogic"
o 9
suid 64,0
)
declText (MLText
uid 7450,0
va (VaSet
isHidden 1
)
xt "0,0,13700,1200"
st "LR_In        : std_uLogic"
)
)
*81 (Net
uid 7469,0
decl (Decl
n "Data_I"
t "std_uLogic"
o 10
suid 68,0
)
declText (MLText
uid 7470,0
va (VaSet
isHidden 1
)
xt "0,0,18400,1200"
st "SIGNAL Data_I       : std_uLogic"
)
)
*82 (Net
uid 7471,0
decl (Decl
n "CLK_I"
t "std_uLogic"
o 11
suid 69,0
)
declText (MLText
uid 7472,0
va (VaSet
isHidden 1
)
xt "0,0,18400,1200"
st "SIGNAL CLK_I        : std_uLogic"
)
)
*83 (Net
uid 7473,0
decl (Decl
n "LR_I"
t "std_uLogic"
o 12
suid 70,0
)
declText (MLText
uid 7474,0
va (VaSet
isHidden 1
)
xt "0,0,17900,1200"
st "SIGNAL LR_I         : std_uLogic"
)
)
*84 (PortIoOut
uid 7475,0
shape (CompositeShape
uid 7476,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7477,0
sl 0
ro 270
xt "116500,-22375,118000,-21625"
)
(Line
uid 7478,0
sl 0
ro 270
xt "116000,-22000,116500,-22000"
pts [
"116000,-22000"
"116500,-22000"
]
)
]
)
tg (WTG
uid 7479,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7480,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "119000,-22700,124600,-21300"
st "Data_O"
blo "119000,-21500"
tm "WireNameMgr"
)
s (Text
uid 7481,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-21300,119000,-21300"
blo "119000,-21300"
tm "SignalTypeMgr"
)
)
)
*85 (PortIoOut
uid 7482,0
shape (CompositeShape
uid 7483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7484,0
sl 0
ro 270
xt "116500,-20375,118000,-19625"
)
(Line
uid 7485,0
sl 0
ro 270
xt "116000,-20000,116500,-20000"
pts [
"116000,-20000"
"116500,-20000"
]
)
]
)
tg (WTG
uid 7486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7487,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "119000,-20700,124000,-19300"
st "CLK_O"
blo "119000,-19500"
tm "WireNameMgr"
)
s (Text
uid 7488,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-19300,119000,-19300"
blo "119000,-19300"
tm "SignalTypeMgr"
)
)
)
*86 (PortIoOut
uid 7489,0
shape (CompositeShape
uid 7490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7491,0
sl 0
ro 270
xt "116500,-18375,118000,-17625"
)
(Line
uid 7492,0
sl 0
ro 270
xt "116000,-18000,116500,-18000"
pts [
"116000,-18000"
"116500,-18000"
]
)
]
)
tg (WTG
uid 7493,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7494,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "119000,-18700,123100,-17300"
st "LR_O"
blo "119000,-17500"
tm "WireNameMgr"
)
s (Text
uid 7495,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-17300,119000,-17300"
blo "119000,-17300"
tm "SignalTypeMgr"
)
)
)
*87 (Net
uid 7496,0
decl (Decl
n "Data_O"
t "std_uLogic"
o 13
suid 71,0
)
declText (MLText
uid 7497,0
va (VaSet
isHidden 1
)
xt "0,0,14300,1200"
st "Data_O       : std_uLogic"
)
)
*88 (Net
uid 7502,0
decl (Decl
n "CLK_O"
t "std_uLogic"
o 14
suid 72,0
)
declText (MLText
uid 7503,0
va (VaSet
isHidden 1
)
xt "0,0,14300,1200"
st "CLK_O        : std_uLogic"
)
)
*89 (Net
uid 7508,0
decl (Decl
n "LR_O"
t "std_ulogic"
o 15
suid 73,0
)
declText (MLText
uid 7509,0
va (VaSet
isHidden 1
)
xt "0,0,13500,1200"
st "LR_O         : std_ulogic"
)
)
*90 (PortIoIn
uid 7754,0
shape (CompositeShape
uid 7755,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7756,0
sl 0
ro 270
xt "63000,-62375,64500,-61625"
)
(Line
uid 7757,0
sl 0
ro 270
xt "64500,-62000,65000,-62000"
pts [
"64500,-62000"
"65000,-62000"
]
)
]
)
tg (WTG
uid 7758,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7759,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58800,-62700,62000,-61300"
st "S20"
ju 2
blo "62000,-61500"
tm "WireNameMgr"
)
s (Text
uid 7760,0
va (VaSet
font "Verdana,12,0"
)
xt "58800,-61300,58800,-61300"
ju 2
blo "58800,-61300"
tm "SignalTypeMgr"
)
)
)
*91 (PortIoIn
uid 7761,0
shape (CompositeShape
uid 7762,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7763,0
sl 0
ro 270
xt "63000,-64375,64500,-63625"
)
(Line
uid 7764,0
sl 0
ro 270
xt "64500,-64000,65000,-64000"
pts [
"64500,-64000"
"65000,-64000"
]
)
]
)
tg (WTG
uid 7765,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7766,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58800,-64700,62000,-63300"
st "S21"
ju 2
blo "62000,-63500"
tm "WireNameMgr"
)
s (Text
uid 7767,0
va (VaSet
font "Verdana,12,0"
)
xt "58800,-63300,58800,-63300"
ju 2
blo "58800,-63300"
tm "SignalTypeMgr"
)
)
)
*92 (PortIoIn
uid 7768,0
shape (CompositeShape
uid 7769,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7770,0
sl 0
ro 270
xt "63000,-66375,64500,-65625"
)
(Line
uid 7771,0
sl 0
ro 270
xt "64500,-66000,65000,-66000"
pts [
"64500,-66000"
"65000,-66000"
]
)
]
)
tg (WTG
uid 7772,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7773,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58800,-66700,62000,-65300"
st "S22"
ju 2
blo "62000,-65500"
tm "WireNameMgr"
)
s (Text
uid 7774,0
va (VaSet
font "Verdana,12,0"
)
xt "58800,-65300,58800,-65300"
ju 2
blo "58800,-65300"
tm "SignalTypeMgr"
)
)
)
*93 (PortIoIn
uid 7775,0
shape (CompositeShape
uid 7776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7777,0
sl 0
ro 270
xt "63000,-68375,64500,-67625"
)
(Line
uid 7778,0
sl 0
ro 270
xt "64500,-68000,65000,-68000"
pts [
"64500,-68000"
"65000,-68000"
]
)
]
)
tg (WTG
uid 7779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7780,0
va (VaSet
font "Verdana,12,0"
)
xt "65800,-69700,69000,-68300"
st "S23"
ju 2
blo "69000,-68500"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 7841,0
decl (Decl
n "S23"
t "std_ulogic"
o 16
suid 74,0
)
declText (MLText
uid 7842,0
va (VaSet
isHidden 1
)
xt "0,0,13100,1200"
st "S23          : std_ulogic"
)
)
*95 (Net
uid 7847,0
decl (Decl
n "S22"
t "std_ulogic"
o 17
suid 75,0
)
declText (MLText
uid 7848,0
va (VaSet
isHidden 1
)
xt "0,0,13100,1200"
st "S22          : std_ulogic"
)
)
*96 (Net
uid 7853,0
decl (Decl
n "S21"
t "std_ulogic"
o 18
suid 76,0
)
declText (MLText
uid 7854,0
va (VaSet
isHidden 1
)
xt "0,0,13100,1200"
st "S21          : std_ulogic"
)
)
*97 (Net
uid 7859,0
decl (Decl
n "S20"
t "std_ulogic"
o 19
suid 77,0
)
declText (MLText
uid 7860,0
va (VaSet
isHidden 1
)
xt "0,0,13100,1200"
st "S20          : std_ulogic"
)
)
*98 (SaComponent
uid 8015,0
optionalChildren [
*99 (CptPort
uid 7965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-12375,92000,-11625"
)
tg (CPTG
uid 7967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7968,0
va (VaSet
)
xt "93000,-12600,96400,-11400"
st "clock"
blo "93000,-11600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 7
suid 1,0
)
)
)
*100 (CptPort
uid 7969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-10375,92000,-9625"
)
tg (CPTG
uid 7971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7972,0
va (VaSet
)
xt "93000,-10600,96300,-9400"
st "reset"
blo "93000,-9600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 2,0
)
)
)
*101 (CptPort
uid 7973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,-22375,108750,-21625"
)
tg (CPTG
uid 7975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7976,0
va (VaSet
)
xt "102400,-22500,107000,-21300"
st "Data_O"
ju 2
blo "107000,-21500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 10
suid 3,0
)
)
)
*102 (CptPort
uid 7977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-20375,92000,-19625"
)
tg (CPTG
uid 7979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7980,0
va (VaSet
)
xt "93000,-20600,96900,-19400"
st "CLK_I"
blo "93000,-19600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 5,0
)
)
)
*103 (CptPort
uid 7981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-22375,92000,-21625"
)
tg (CPTG
uid 7983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7984,0
va (VaSet
)
xt "93000,-22600,97200,-21400"
st "Data_I"
blo "93000,-21600"
)
)
thePort (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 6,0
)
)
)
*104 (CptPort
uid 7985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,-20375,108750,-19625"
)
tg (CPTG
uid 7987,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7988,0
va (VaSet
)
xt "102700,-20500,107000,-19300"
st "CLK_O"
ju 2
blo "107000,-19500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 9
suid 7,0
)
)
)
*105 (CptPort
uid 7989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-18375,92000,-17625"
)
tg (CPTG
uid 7991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7992,0
va (VaSet
)
xt "93000,-18600,96100,-17400"
st "LR_I"
blo "93000,-17600"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 2013,0
)
)
)
*106 (CptPort
uid 7993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,-18375,108750,-17625"
)
tg (CPTG
uid 7995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7996,0
va (VaSet
)
xt "103500,-18600,107000,-17400"
st "LR_O"
ju 2
blo "107000,-17600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 11
suid 2015,0
)
)
)
*107 (CptPort
uid 7997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7998,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,-26750,98375,-26000"
)
tg (CPTG
uid 7999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8000,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "97500,-25000,98500,-23000"
st "S21"
ju 2
blo "98300,-25000"
)
)
thePort (LogicalPort
decl (Decl
n "S21"
t "std_ulogic"
o 4
suid 2017,0
)
)
)
*108 (CptPort
uid 8001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8002,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,-26750,100375,-26000"
)
tg (CPTG
uid 8003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8004,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "99500,-25000,100500,-23000"
st "S22"
ju 2
blo "100300,-25000"
)
)
thePort (LogicalPort
decl (Decl
n "S22"
t "std_ulogic"
o 5
suid 2018,0
)
)
)
*109 (CptPort
uid 8005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8006,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,-26750,102375,-26000"
)
tg (CPTG
uid 8007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8008,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "101500,-25000,102500,-23000"
st "S23"
ju 2
blo "102300,-25000"
)
)
thePort (LogicalPort
decl (Decl
n "S23"
t "std_ulogic"
o 6
suid 2019,0
)
)
)
*110 (CptPort
uid 8009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8010,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,-26750,96375,-26000"
)
tg (CPTG
uid 8011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8012,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "95500,-25000,96500,-23000"
st "S20"
ju 2
blo "96300,-25000"
)
)
thePort (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 12
suid 2020,0
)
)
)
*111 (CommentGraphic
uid 8013,0
shape (PolyLine2D
pts [
"92000,-7000"
"108000,-7000"
]
uid 8014,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "92000,-7000,108000,-7000"
)
oxt "38000,22000,54000,22000"
)
]
shape (Rectangle
uid 8016,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,-26000,108000,-5000"
fos 1
)
oxt "38000,3000,54000,24000"
ttg (MlTextGroup
uid 8017,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 8018,0
va (VaSet
font "Verdana,9,1"
)
xt "92100,-8300,96500,-7100"
st "Splitter"
blo "92100,-7300"
tm "BdLibraryNameMgr"
)
*113 (Text
uid 8019,0
va (VaSet
font "Verdana,9,1"
)
xt "92100,-7100,101700,-5900"
st "leftRightSplitter"
blo "92100,-6100"
tm "CptNameMgr"
)
*114 (Text
uid 8020,0
va (VaSet
font "Verdana,9,1"
)
xt "92100,-5900,93800,-4700"
st "I0"
blo "92100,-4900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8021,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8022,0
text (MLText
uid 8023,0
va (VaSet
)
xt "52700,-5200,71400,-2800"
st "signalBitNb  = 24    ( positive )  
signalOBitNb = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "24"
)
(GiElement
name "signalOBitNb"
type "positive"
value "32"
)
]
)
sed 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*115 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "50000,3000,55000,3000"
pts [
"55000,3000"
"50000,3000"
]
)
start &18
end &14
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "49000,1600,54700,3000"
st "reset_n"
blo "49000,2800"
tm "WireNameMgr"
)
)
on &15
)
*116 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "50000,-16000,91250,-12000"
pts [
"91250,-12000"
"70000,-12000"
"70000,-16000"
"50000,-16000"
]
)
start &99
end &13
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,-17400,53800,-16000"
st "clock"
blo "50000,-16200"
tm "WireNameMgr"
)
)
on &1
)
*117 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "77750,-10000,91250,-7000"
pts [
"91250,-10000"
"81000,-10000"
"81000,-7000"
"77750,-7000"
]
)
start &100
end &36
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,-11400,90600,-10000"
st "resetSynch"
blo "82000,-10200"
tm "WireNameMgr"
)
)
on &33
)
*118 (Wire
uid 2499,0
shape (OrthoPolyLine
uid 2500,0
va (VaSet
vasetType 3
)
xt "58000,-3000,63000,-3000"
pts [
"63000,-3000"
"58000,-3000"
]
)
start &26
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2504,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,-4400,61800,-3000"
st "clock"
blo "58000,-3200"
tm "WireNameMgr"
)
)
on &1
)
*119 (Wire
uid 2517,0
shape (OrthoPolyLine
uid 2518,0
va (VaSet
vasetType 3
)
xt "60750,-1000,66000,3000"
pts [
"60750,3000"
"66000,3000"
"66000,-1000"
]
)
start &19
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2520,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,1600,66100,3000"
st "reset"
blo "62000,2800"
tm "WireNameMgr"
)
)
on &16
)
*120 (Wire
uid 2598,0
shape (OrthoPolyLine
uid 2599,0
va (VaSet
vasetType 3
)
xt "69000,-7000,72000,-7000"
pts [
"69000,-7000"
"72000,-7000"
]
)
start &29
end &35
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2601,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,-8400,76200,-7000"
st "resetSynch_n"
blo "66000,-7200"
tm "WireNameMgr"
)
)
on &41
)
*121 (Wire
uid 4008,0
shape (OrthoPolyLine
uid 4009,0
va (VaSet
vasetType 3
)
xt "58000,-8000,63000,-7000"
pts [
"63000,-7000"
"58000,-7000"
"58000,-8000"
]
)
start &25
end &43
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4011,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,-8400,63900,-7000"
st "reset1"
blo "59000,-7200"
tm "WireNameMgr"
)
)
on &47
)
*122 (Wire
uid 5894,0
shape (OrthoPolyLine
uid 5895,0
va (VaSet
vasetType 3
)
xt "63000,-27000,71000,-27000"
pts [
"71000,-27000"
"63000,-27000"
]
)
start &50
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5901,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,-28400,65800,-27000"
st "clock"
blo "62000,-27200"
tm "WireNameMgr"
)
)
on &1
)
*123 (Wire
uid 5902,0
shape (OrthoPolyLine
uid 5903,0
va (VaSet
vasetType 3
)
xt "67000,-24000,74000,-22000"
pts [
"74000,-24000"
"74000,-22000"
"67000,-22000"
]
)
start &52
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5909,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-23400,75600,-22000"
st "resetSynch"
blo "67000,-22200"
tm "WireNameMgr"
)
)
on &33
)
*124 (Wire
uid 7342,0
shape (OrthoPolyLine
uid 7343,0
va (VaSet
vasetType 3
)
xt "68000,-48000,74000,-46000"
pts [
"74000,-48000"
"74000,-46000"
"68000,-46000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7347,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-47400,75600,-46000"
st "resetSynch"
blo "67000,-46200"
tm "WireNameMgr"
)
)
on &33
)
*125 (Wire
uid 7348,0
shape (OrthoPolyLine
uid 7349,0
va (VaSet
vasetType 3
)
xt "63000,-51000,71000,-51000"
pts [
"71000,-51000"
"63000,-51000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7353,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,-52400,65800,-51000"
st "clock"
blo "62000,-51200"
tm "WireNameMgr"
)
)
on &1
)
*126 (Wire
uid 7380,0
shape (OrthoPolyLine
uid 7381,0
va (VaSet
vasetType 3
)
xt "68000,-36000,74000,-34000"
pts [
"74000,-36000"
"74000,-34000"
"68000,-34000"
]
)
start &70
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7385,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-35400,75600,-34000"
st "resetSynch"
blo "67000,-34200"
tm "WireNameMgr"
)
)
on &33
)
*127 (Wire
uid 7386,0
shape (OrthoPolyLine
uid 7387,0
va (VaSet
vasetType 3
)
xt "63000,-39000,71000,-39000"
pts [
"71000,-39000"
"63000,-39000"
]
)
start &68
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7391,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,-40400,65800,-39000"
st "clock"
blo "62000,-39200"
tm "WireNameMgr"
)
)
on &1
)
*128 (Wire
uid 7415,0
shape (OrthoPolyLine
uid 7416,0
va (VaSet
vasetType 3
)
xt "64000,-42000,71000,-42000"
pts [
"64000,-42000"
"71000,-42000"
]
)
start &75
end &67
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7418,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,-43400,71300,-42000"
st "CLK_In"
blo "66000,-42200"
tm "WireNameMgr"
)
)
on &78
)
*129 (Wire
uid 7421,0
shape (OrthoPolyLine
uid 7422,0
va (VaSet
vasetType 3
)
xt "64000,-54000,71000,-54000"
pts [
"64000,-54000"
"71000,-54000"
]
)
start &76
end &58
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7424,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,-55400,70900,-54000"
st "Data_In"
blo "65000,-54200"
tm "WireNameMgr"
)
)
on &79
)
*130 (Wire
uid 7435,0
shape (OrthoPolyLine
uid 7436,0
va (VaSet
vasetType 3
)
xt "64000,-30000,71000,-30000"
pts [
"64000,-30000"
"71000,-30000"
]
)
start &77
end &49
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7438,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,-31400,70400,-30000"
st "LR_In"
blo "66000,-30200"
tm "WireNameMgr"
)
)
on &80
)
*131 (Wire
uid 7453,0
shape (OrthoPolyLine
uid 7454,0
va (VaSet
vasetType 3
)
xt "77000,-54000,91250,-22000"
pts [
"77000,-54000"
"88000,-54000"
"88000,-22000"
"91250,-22000"
]
)
start &62
end &103
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7456,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,-55400,84100,-54000"
st "Data_I"
blo "79000,-54200"
tm "WireNameMgr"
)
)
on &81
)
*132 (Wire
uid 7459,0
shape (OrthoPolyLine
uid 7460,0
va (VaSet
vasetType 3
)
xt "77000,-42000,91250,-20000"
pts [
"77000,-42000"
"85000,-42000"
"85000,-20000"
"91250,-20000"
]
)
start &71
end &102
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7462,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,-43400,83500,-42000"
st "CLK_I"
blo "79000,-42200"
tm "WireNameMgr"
)
)
on &82
)
*133 (Wire
uid 7465,0
shape (OrthoPolyLine
uid 7466,0
va (VaSet
vasetType 3
)
xt "77000,-30000,91250,-18000"
pts [
"77000,-30000"
"82000,-30000"
"82000,-18000"
"91250,-18000"
]
)
start &53
end &105
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7468,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,-31400,82600,-30000"
st "LR_I"
blo "79000,-30200"
tm "WireNameMgr"
)
)
on &83
)
*134 (Wire
uid 7498,0
shape (OrthoPolyLine
uid 7499,0
va (VaSet
vasetType 3
)
xt "108750,-22000,116000,-22000"
pts [
"108750,-22000"
"116000,-22000"
]
)
start &101
end &84
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7501,0
va (VaSet
font "Verdana,12,0"
)
xt "110750,-23400,116350,-22000"
st "Data_O"
blo "110750,-22200"
tm "WireNameMgr"
)
)
on &87
)
*135 (Wire
uid 7504,0
shape (OrthoPolyLine
uid 7505,0
va (VaSet
vasetType 3
)
xt "108750,-20000,116000,-20000"
pts [
"108750,-20000"
"116000,-20000"
]
)
start &104
end &85
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7507,0
va (VaSet
font "Verdana,12,0"
)
xt "110750,-21400,115750,-20000"
st "CLK_O"
blo "110750,-20200"
tm "WireNameMgr"
)
)
on &88
)
*136 (Wire
uid 7510,0
shape (OrthoPolyLine
uid 7511,0
va (VaSet
vasetType 3
)
xt "108750,-18000,116000,-18000"
pts [
"108750,-18000"
"116000,-18000"
]
)
start &106
end &86
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7513,0
va (VaSet
font "Verdana,12,0"
)
xt "110750,-19400,114850,-18000"
st "LR_O"
blo "110750,-18200"
tm "WireNameMgr"
)
)
on &89
)
*137 (Wire
uid 7843,0
shape (OrthoPolyLine
uid 7844,0
va (VaSet
vasetType 3
)
xt "65000,-68000,102000,-26750"
pts [
"65000,-68000"
"102000,-68000"
"102000,-26750"
]
)
start &93
end &109
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7846,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "67000,-69400,70200,-68000"
st "S23"
blo "67000,-68200"
tm "WireNameMgr"
)
)
on &94
)
*138 (Wire
uid 7849,0
shape (OrthoPolyLine
uid 7850,0
va (VaSet
vasetType 3
)
xt "65000,-66000,100000,-26750"
pts [
"65000,-66000"
"100000,-66000"
"100000,-26750"
]
)
start &92
end &108
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7852,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-67400,70200,-66000"
st "S22"
blo "67000,-66200"
tm "WireNameMgr"
)
)
on &95
)
*139 (Wire
uid 7855,0
shape (OrthoPolyLine
uid 7856,0
va (VaSet
vasetType 3
)
xt "65000,-64000,98000,-26750"
pts [
"65000,-64000"
"98000,-64000"
"98000,-26750"
]
)
start &91
end &107
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7858,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-65400,70200,-64000"
st "S21"
blo "67000,-64200"
tm "WireNameMgr"
)
)
on &96
)
*140 (Wire
uid 7861,0
shape (OrthoPolyLine
uid 7862,0
va (VaSet
vasetType 3
)
xt "65000,-62000,96000,-26750"
pts [
"65000,-62000"
"96000,-62000"
"96000,-26750"
]
)
start &90
end &110
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 7863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7864,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,-63400,70200,-62000"
st "S20"
blo "67000,-62200"
tm "WireNameMgr"
)
)
on &97
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *141 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 1297,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-80000,-100,-79000"
st "Package List"
blo "-7000,-79200"
)
*143 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,-79000,10700,-70600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*145 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*146 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*147 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*148 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*149 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*150 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1921,1080"
viewArea "37428,-76073,162664,-8758"
cachedDiagramExtent "-12000,-123200,140000,19000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
numCopies 2
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,-80000"
lastUid 8023,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*151 (Text
va (VaSet
)
xt "1500,2550,6100,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*152 (Text
va (VaSet
)
xt "1500,3750,5600,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*153 (Text
va (VaSet
)
xt "1500,4950,2700,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*155 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*156 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*158 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*159 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*161 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*162 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*164 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*165 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*167 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*169 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*171 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-70800,0,-69800"
st "Declarations"
blo "-7000,-70000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-69600,-3600,-68600"
st "Ports:"
blo "-7000,-68800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-69800,-2200,-68800"
st "Pre User:"
blo "-7000,-69000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,-68800,44300,-55600"
st "constant clockFrequency: real := 66.0E6;
constant rs232BaudRate: real := 115.2E3;
constant pwmFrequency: real := 100.0E3;
constant mainsFrequency: real := 50.0;
constant debounceCounterBitNb: positive := requiredBitNb(integer(clockFrequency/100.0));
constant spikeFilterCounterBitNb: positive := requiredBitNb(10);
constant buttonsRepeatFrequency: real := 100.0;
constant controlAmplitudeBitNb: natural := 10;
constant proportionalShift: integer := -14;
constant integratorShift: integer := -12;
constant testLineNb: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-69600,2000,-68600"
st "Diagram Signals:"
blo "-7000,-68800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-69600,-1000,-68600"
st "Post User:"
blo "-7000,-68800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,-55200,-5000,-55200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 77,0
usingSuid 1
emptyRow *172 (LEmptyRow
)
uid 3465,0
optionalChildren [
*173 (RefLabelRowHdr
)
*174 (TitleRowHdr
)
*175 (FilterRowHdr
)
*176 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*177 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*178 (GroupColHdr
tm "GroupColHdrMgr"
)
*179 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*180 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*181 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*182 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*183 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*184 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*185 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 1,0
)
)
uid 3398,0
)
*186 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 6
suid 2,0
)
)
uid 3400,0
)
*187 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 20
suid 3,0
)
)
uid 3402,0
)
*188 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 22
suid 13,0
)
)
uid 3422,0
)
*189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 23
suid 15,0
)
)
uid 3426,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset1"
t "std_ulogic"
o 21
suid 36,0
)
)
uid 4014,0
)
*191 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_In"
t "std_uLogic"
o 7
suid 62,0
)
)
uid 7514,0
)
*192 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_In"
t "std_uLogic"
o 8
suid 63,0
)
)
uid 7516,0
)
*193 (LeafLogPort
port (LogicalPort
decl (Decl
n "LR_In"
t "std_uLogic"
o 9
suid 64,0
)
)
uid 7518,0
)
*194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Data_I"
t "std_uLogic"
o 10
suid 68,0
)
)
uid 7520,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK_I"
t "std_uLogic"
o 11
suid 69,0
)
)
uid 7522,0
)
*196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LR_I"
t "std_uLogic"
o 12
suid 70,0
)
)
uid 7524,0
)
*197 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 13
suid 71,0
)
)
uid 7526,0
)
*198 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 14
suid 72,0
)
)
uid 7528,0
)
*199 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 15
suid 73,0
)
)
uid 7530,0
)
*200 (LeafLogPort
port (LogicalPort
decl (Decl
n "S23"
t "std_ulogic"
o 16
suid 74,0
)
)
uid 7865,0
)
*201 (LeafLogPort
port (LogicalPort
decl (Decl
n "S22"
t "std_ulogic"
o 17
suid 75,0
)
)
uid 7867,0
)
*202 (LeafLogPort
port (LogicalPort
decl (Decl
n "S21"
t "std_ulogic"
o 18
suid 76,0
)
)
uid 7869,0
)
*203 (LeafLogPort
port (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 19
suid 77,0
)
)
uid 7871,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3478,0
optionalChildren [
*204 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *205 (MRCItem
litem &172
pos 19
dimension 20
)
uid 3480,0
optionalChildren [
*206 (MRCItem
litem &173
pos 0
dimension 20
uid 3481,0
)
*207 (MRCItem
litem &174
pos 1
dimension 23
uid 3482,0
)
*208 (MRCItem
litem &175
pos 2
hidden 1
dimension 20
uid 3483,0
)
*209 (MRCItem
litem &185
pos 0
dimension 20
uid 3399,0
)
*210 (MRCItem
litem &186
pos 1
dimension 20
uid 3401,0
)
*211 (MRCItem
litem &187
pos 2
dimension 20
uid 3403,0
)
*212 (MRCItem
litem &188
pos 3
dimension 20
uid 3423,0
)
*213 (MRCItem
litem &189
pos 4
dimension 20
uid 3427,0
)
*214 (MRCItem
litem &190
pos 5
dimension 20
uid 4015,0
)
*215 (MRCItem
litem &191
pos 6
dimension 20
uid 7515,0
)
*216 (MRCItem
litem &192
pos 7
dimension 20
uid 7517,0
)
*217 (MRCItem
litem &193
pos 8
dimension 20
uid 7519,0
)
*218 (MRCItem
litem &194
pos 9
dimension 20
uid 7521,0
)
*219 (MRCItem
litem &195
pos 10
dimension 20
uid 7523,0
)
*220 (MRCItem
litem &196
pos 11
dimension 20
uid 7525,0
)
*221 (MRCItem
litem &197
pos 12
dimension 20
uid 7527,0
)
*222 (MRCItem
litem &198
pos 13
dimension 20
uid 7529,0
)
*223 (MRCItem
litem &199
pos 14
dimension 20
uid 7531,0
)
*224 (MRCItem
litem &200
pos 15
dimension 20
uid 7866,0
)
*225 (MRCItem
litem &201
pos 16
dimension 20
uid 7868,0
)
*226 (MRCItem
litem &202
pos 17
dimension 20
uid 7870,0
)
*227 (MRCItem
litem &203
pos 18
dimension 20
uid 7872,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3484,0
optionalChildren [
*228 (MRCItem
litem &176
pos 0
dimension 20
uid 3485,0
)
*229 (MRCItem
litem &178
pos 1
dimension 50
uid 3486,0
)
*230 (MRCItem
litem &179
pos 2
dimension 100
uid 3487,0
)
*231 (MRCItem
litem &180
pos 3
dimension 50
uid 3488,0
)
*232 (MRCItem
litem &181
pos 4
dimension 100
uid 3489,0
)
*233 (MRCItem
litem &182
pos 5
dimension 100
uid 3490,0
)
*234 (MRCItem
litem &183
pos 6
dimension 50
uid 3491,0
)
*235 (MRCItem
litem &184
pos 7
dimension 80
uid 3492,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3479,0
vaOverrides [
]
)
]
)
uid 3464,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *236 (LEmptyRow
)
uid 3494,0
optionalChildren [
*237 (RefLabelRowHdr
)
*238 (TitleRowHdr
)
*239 (FilterRowHdr
)
*240 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*241 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*242 (GroupColHdr
tm "GroupColHdrMgr"
)
*243 (NameColHdr
tm "GenericNameColHdrMgr"
)
*244 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*245 (InitColHdr
tm "GenericValueColHdrMgr"
)
*246 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*247 (EolColHdr
tm "GenericEolColHdrMgr"
)
*248 (LogGeneric
generic (GiElement
name "buttonNb"
type "positive"
value "4"
)
uid 5196,0
)
*249 (LogGeneric
generic (GiElement
name "ledNb"
type "positive"
value "8"
)
uid 5198,0
)
]
)
pdm (PhysicalDM
uid 3506,0
optionalChildren [
*250 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *251 (MRCItem
litem &236
pos 2
dimension 20
)
uid 3508,0
optionalChildren [
*252 (MRCItem
litem &237
pos 0
dimension 20
uid 3509,0
)
*253 (MRCItem
litem &238
pos 1
dimension 23
uid 3510,0
)
*254 (MRCItem
litem &239
pos 2
hidden 1
dimension 20
uid 3511,0
)
*255 (MRCItem
litem &248
pos 0
dimension 20
uid 5195,0
)
*256 (MRCItem
litem &249
pos 1
dimension 20
uid 5197,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3512,0
optionalChildren [
*257 (MRCItem
litem &240
pos 0
dimension 20
uid 3513,0
)
*258 (MRCItem
litem &242
pos 1
dimension 50
uid 3514,0
)
*259 (MRCItem
litem &243
pos 2
dimension 100
uid 3515,0
)
*260 (MRCItem
litem &244
pos 3
dimension 100
uid 3516,0
)
*261 (MRCItem
litem &245
pos 4
dimension 50
uid 3517,0
)
*262 (MRCItem
litem &246
pos 5
dimension 50
uid 3518,0
)
*263 (MRCItem
litem &247
pos 6
dimension 80
uid 3519,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3507,0
vaOverrides [
]
)
]
)
uid 3493,0
type 1
)
activeModelName "BlockDiag"
)
