// Seed: 4203268302
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2
);
  logic id_4;
  wire  id_5;
  wire  id_6;
  assign module_1.id_1 = 0;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd50,
    parameter id_9 = 32'd87
) (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri0 _id_6,
    output uwire id_7,
    output tri id_8,
    input wor _id_9,
    output wor id_10,
    input uwire id_11,
    input wire id_12
    , id_14
);
  wire id_15;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_4
  );
  assign id_1 = -1;
  wire [id_6 : -1  !==  id_9] id_16;
  parameter id_17 = 1;
endmodule
