
# Circuit Simulation Project

This repository contains Verilog modules and testbenches for simulating various digital circuit designs as part of an academic assignment.

## Project Overview

This project focuses on designing and simulating combinational and sequential circuits using Verilog. It demonstrates different modeling approaches, including structural and behavioral descriptions, to implement various circuits and verify their functionality through simulation.

### Objectives:
- Design combinational and sequential circuits.
- Use different modeling techniques (e.g., structural, behavioral).
- Test functionality using testbenches.

## Contents

### Verilog Source Files
- **`circiutQ4.v`**: Main circuit file for question 4.
- **`circuit_assign_7input.v`**: Circuit with 7 inputs using assign statements.
- **`circuit_switch_7input.v`**: Circuit with 7 inputs using switch statements.
- **`circuit_switch_15input.v`**: Circuit with 15 inputs using switch statements.
- **`mycircuit.v`**: Custom circuit implementation.
- **`mycircuitGL3input.v`**: Custom circuit with 3 inputs.

### Testbenches
- **`testbench.v`**: General testbench for simulation.
- **`testBench_switch_7input.v`**: Testbench for the 7-input switch circuit.
- **`testBench_switch_15input.v`**: Testbench for the 15-input switch circuit.
- **`testBench_switchAssign_7input.v`**: Testbench for the 7-input assign circuit.
- **`testbenchassign.v`**: Testbench for circuits using assign statements.
- **`testbenchGL3input.v`**: Testbench for the custom 3-input circuit.

### Documentation
- **`Assignment 1-2 F1402.pdf`**: Documentation and requirements for the circuit designs.
