INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/CPUproject/projet_CPU/Projet_2019/project_2019/project_2019.sim/sim_1/synth/func/xsim/test_cache_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cache_bus_M_to_S'
INFO: [VRFC 10-3107] analyzing entity 'Cache_bus_M_to_S_peer'
INFO: [VRFC 10-3107] analyzing entity 'test_cache_Cache_bus_M_to_S_0_0'
INFO: [VRFC 10-3107] analyzing entity 'test_cache_Cache_bus_M_to_S_peer_0_1'
INFO: [VRFC 10-3107] analyzing entity 'test_cache'
INFO: [VRFC 10-3107] analyzing entity 'test_cache_wrapper'
