-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sort_seperate_bucket is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sorted_data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    sorted_data_ce0 : OUT STD_LOGIC;
    sorted_data_we0 : OUT STD_LOGIC;
    sorted_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sorted_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sort_seperate_bucket is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sort_seperate_bucket_sort_seperate_bucket,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.762500,HLS_SYN_LAT=2709,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=569,HLS_SYN_LUT=1071,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_31 : STD_LOGIC_VECTOR (9 downto 0) := "0000110001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_2_fu_199_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_2_reg_272 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal mul_fu_209_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_reg_277 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln19_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln33_2_fu_218_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln33_2_reg_282 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln33_1_fu_230_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln33_1_reg_290 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln33_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bucket_pointer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_pointer_load_reg_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln34_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_305 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln34_fu_251_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln34_reg_309 : STD_LOGIC_VECTOR (30 downto 0);
    signal bucket_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal bucket_ce0 : STD_LOGIC;
    signal bucket_we0 : STD_LOGIC;
    signal bucket_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_pointer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal bucket_pointer_ce0 : STD_LOGIC;
    signal bucket_pointer_we0 : STD_LOGIC;
    signal bucket_pointer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_pointer_ce1 : STD_LOGIC;
    signal bucket_pointer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_done : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_idle : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_ready : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_we0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_done : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_idle : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_ready : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_data_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_we0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_idle : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_ready : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_we0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce1 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_we0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_done : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_idle : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_ready : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_we0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_done : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_idle : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_ready : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_ce0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_we0 : STD_LOGIC;
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_reg_98 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_phi_mux_k_1_phi_fu_137_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_reg_109 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_reg_121 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln33_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_1_reg_133 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln33_fu_236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_74 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_205_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sort_seperate_bucket_sort_seperate_bucket_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bucket_pointer_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bucket_pointer_ce0 : OUT STD_LOGIC;
        bucket_pointer_we0 : OUT STD_LOGIC;
        bucket_pointer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_seperate_bucket_sort_seperate_bucket_Pipeline_initialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sorted_data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sorted_data_ce0 : OUT STD_LOGIC;
        sorted_data_we0 : OUT STD_LOGIC;
        sorted_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_seperate_bucket_sort_seperate_bucket_Pipeline_input_bucket IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sorted_data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sorted_data_ce0 : OUT STD_LOGIC;
        sorted_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln25 : IN STD_LOGIC_VECTOR (4 downto 0);
        bucket_pointer_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bucket_pointer_ce0 : OUT STD_LOGIC;
        bucket_pointer_we0 : OUT STD_LOGIC;
        bucket_pointer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bucket_pointer_ce1 : OUT STD_LOGIC;
        bucket_pointer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bucket_ce0 : OUT STD_LOGIC;
        bucket_we0 : OUT STD_LOGIC;
        bucket_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_seperate_bucket_sort_seperate_bucket_Pipeline_clear_bucket_pointer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bucket_pointer_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bucket_pointer_ce0 : OUT STD_LOGIC;
        bucket_pointer_we0 : OUT STD_LOGIC;
        bucket_pointer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_seperate_bucket_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln34 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (30 downto 0);
        phi_mul : IN STD_LOGIC_VECTOR (9 downto 0);
        bucket_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bucket_ce0 : OUT STD_LOGIC;
        bucket_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sorted_data_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sorted_data_ce0 : OUT STD_LOGIC;
        sorted_data_we0 : OUT STD_LOGIC;
        sorted_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_seperate_bucket_bucket_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_seperate_bucket_bucket_pointer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    bucket_U : component sort_seperate_bucket_bucket_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bucket_address0,
        ce0 => bucket_ce0,
        we0 => bucket_we0,
        d0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_d0,
        q0 => bucket_q0);

    bucket_pointer_U : component sort_seperate_bucket_bucket_pointer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bucket_pointer_address0,
        ce0 => bucket_pointer_ce0,
        we0 => bucket_pointer_we0,
        d0 => bucket_pointer_d0,
        q0 => bucket_pointer_q0,
        address1 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address1,
        ce1 => bucket_pointer_ce1,
        q1 => bucket_pointer_q1);

    grp_sort_seperate_bucket_Pipeline_1_fu_145 : component sort_seperate_bucket_sort_seperate_bucket_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start,
        ap_done => grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_done,
        ap_idle => grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_idle,
        ap_ready => grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_ready,
        bucket_pointer_address0 => grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_address0,
        bucket_pointer_ce0 => grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_ce0,
        bucket_pointer_we0 => grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_we0,
        bucket_pointer_d0 => grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_d0);

    grp_sort_seperate_bucket_Pipeline_initialization_fu_151 : component sort_seperate_bucket_sort_seperate_bucket_Pipeline_initialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start,
        ap_done => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_done,
        ap_idle => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_idle,
        ap_ready => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_ready,
        data_address0 => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_data_address0,
        data_ce0 => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_data_ce0,
        data_q0 => data_q0,
        sorted_data_address0 => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_address0,
        sorted_data_ce0 => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_ce0,
        sorted_data_we0 => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_we0,
        sorted_data_d0 => grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_d0);

    grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159 : component sort_seperate_bucket_sort_seperate_bucket_Pipeline_input_bucket
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start,
        ap_done => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done,
        ap_idle => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_idle,
        ap_ready => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_ready,
        sorted_data_address0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_address0,
        sorted_data_ce0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_ce0,
        sorted_data_q0 => sorted_data_q0,
        zext_ln25 => mul_reg_277,
        bucket_pointer_address0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address0,
        bucket_pointer_ce0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce0,
        bucket_pointer_we0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_we0,
        bucket_pointer_d0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_d0,
        bucket_pointer_address1 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address1,
        bucket_pointer_ce1 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce1,
        bucket_pointer_q1 => bucket_pointer_q1,
        bucket_address0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_address0,
        bucket_ce0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_ce0,
        bucket_we0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_we0,
        bucket_d0 => grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_d0);

    grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168 : component sort_seperate_bucket_sort_seperate_bucket_Pipeline_clear_bucket_pointer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start,
        ap_done => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_done,
        ap_idle => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_idle,
        ap_ready => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_ready,
        bucket_pointer_address0 => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_address0,
        bucket_pointer_ce0 => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_ce0,
        bucket_pointer_we0 => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_we0,
        bucket_pointer_d0 => grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_d0);

    grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173 : component sort_seperate_bucket_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start,
        ap_done => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_done,
        ap_idle => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_idle,
        ap_ready => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_ready,
        sext_ln34 => k_reg_109,
        trunc_ln => trunc_ln34_reg_309,
        phi_mul => phi_mul_reg_121,
        bucket_address0 => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_address0,
        bucket_ce0 => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_ce0,
        bucket_q0 => bucket_q0,
        sorted_data_address0 => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_address0,
        sorted_data_ce0 => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_ce0,
        sorted_data_we0 => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_we0,
        sorted_data_d0 => grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln34_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_ready = ap_const_logic_1)) then 
                    grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln33_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln19_fu_193_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_74 <= ap_const_lv4_0;
            elsif (((icmp_ln33_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_74 <= i_2_reg_272;
            end if; 
        end if;
    end process;

    k_1_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                k_1_reg_133 <= k_reg_109;
            elsif (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then 
                k_1_reg_133 <= add_ln33_fu_256_p2;
            end if; 
        end if;
    end process;

    k_reg_109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done = ap_const_logic_1))) then 
                k_reg_109 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then 
                k_reg_109 <= ap_phi_mux_k_1_phi_fu_137_p4;
            end if; 
        end if;
    end process;

    l_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done = ap_const_logic_1))) then 
                l_reg_98 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then 
                l_reg_98 <= add_ln33_1_reg_290;
            end if; 
        end if;
    end process;

    phi_mul_reg_121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done = ap_const_logic_1))) then 
                phi_mul_reg_121 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then 
                phi_mul_reg_121 <= add_ln33_2_reg_282;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln33_1_reg_290 <= add_ln33_1_fu_230_p2;
                add_ln33_2_reg_282 <= add_ln33_2_fu_218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bucket_pointer_load_reg_300 <= bucket_pointer_q0;
                icmp_ln34_reg_305 <= icmp_ln34_fu_245_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_2_reg_272 <= i_2_fu_199_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_193_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    mul_reg_277(4 downto 2) <= mul_fu_209_p3(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trunc_ln34_reg_309 <= trunc_ln34_fu_251_p1;
            end if;
        end if;
    end process;
    mul_reg_277(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln19_fu_193_p2, ap_CS_fsm_state5, icmp_ln33_fu_224_p2, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done, grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_done, ap_CS_fsm_state7, ap_block_state7_on_subcall_done, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln19_fu_193_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln33_fu_224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln33_1_fu_230_p2 <= std_logic_vector(unsigned(l_reg_98) + unsigned(ap_const_lv5_1));
    add_ln33_2_fu_218_p2 <= std_logic_vector(unsigned(phi_mul_reg_121) + unsigned(ap_const_lv10_31));
    add_ln33_fu_256_p2 <= std_logic_vector(unsigned(bucket_pointer_load_reg_300) + unsigned(k_reg_109));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done)
    begin
        if ((grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_done)
    begin
        if ((grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_done, grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_done = ap_const_logic_0) or (grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_done = ap_const_logic_0));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((icmp_ln34_reg_305 = ap_const_lv1_1) and (grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, icmp_ln19_fu_193_p2)
    begin
        if (((icmp_ln19_fu_193_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_k_1_phi_fu_137_p4_assign_proc : process(icmp_ln34_reg_305, ap_CS_fsm_state7, add_ln33_fu_256_p2, k_1_reg_133)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_k_1_phi_fu_137_p4 <= add_ln33_fu_256_p2;
        else 
            ap_phi_mux_k_1_phi_fu_137_p4 <= k_1_reg_133;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln19_fu_193_p2)
    begin
        if (((icmp_ln19_fu_193_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bucket_address0_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_address0, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_address0, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            bucket_address0 <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_address0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_address0;
        else 
            bucket_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    bucket_ce0_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_ce0, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_ce0, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            bucket_ce0 <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_bucket_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_ce0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_ce0;
        else 
            bucket_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bucket_pointer_address0_assign_proc : process(ap_CS_fsm_state5, icmp_ln33_fu_224_p2, grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_address0, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address0, grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_address0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln33_fu_236_p1)
    begin
        if (((icmp_ln33_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            bucket_pointer_address0 <= zext_ln33_fu_236_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bucket_pointer_address0 <= grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_pointer_address0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_pointer_address0 <= grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_address0;
        else 
            bucket_pointer_address0 <= "XXXX";
        end if; 
    end process;


    bucket_pointer_ce0_assign_proc : process(ap_CS_fsm_state5, icmp_ln33_fu_224_p2, grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_ce0, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce0, grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln33_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            bucket_pointer_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bucket_pointer_ce0 <= grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_pointer_ce0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_pointer_ce0 <= grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_ce0;
        else 
            bucket_pointer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bucket_pointer_ce1_assign_proc : process(grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_pointer_ce1 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_ce1;
        else 
            bucket_pointer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bucket_pointer_d0_assign_proc : process(grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_d0, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_d0, grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_d0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bucket_pointer_d0 <= grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_pointer_d0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_pointer_d0 <= grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_d0;
        else 
            bucket_pointer_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bucket_pointer_we0_assign_proc : process(grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_we0, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_we0, grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_we0, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bucket_pointer_we0 <= grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_bucket_pointer_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_pointer_we0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_pointer_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_pointer_we0 <= grp_sort_seperate_bucket_Pipeline_1_fu_145_bucket_pointer_we0;
        else 
            bucket_pointer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bucket_we0_assign_proc : process(grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bucket_we0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_bucket_we0;
        else 
            bucket_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_address0 <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_data_address0;
    data_ce0 <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_data_ce0;
    empty_fu_205_p1 <= i_fu_74(3 - 1 downto 0);
    grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start <= grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg;
    grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg;
    grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start <= grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg;
    grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg;
    grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg;
    i_2_fu_199_p2 <= std_logic_vector(unsigned(i_fu_74) + unsigned(ap_const_lv4_1));
    icmp_ln19_fu_193_p2 <= "1" when (i_fu_74 = ap_const_lv4_8) else "0";
    icmp_ln33_fu_224_p2 <= "1" when (l_reg_98 = ap_const_lv5_10) else "0";
    icmp_ln34_fu_245_p2 <= "1" when (signed(bucket_pointer_q0) > signed(ap_const_lv32_0)) else "0";
    mul_fu_209_p3 <= (empty_fu_205_p1 & ap_const_lv2_0);

    sorted_data_address0_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_address0, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_address0, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_address0, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sorted_data_address0 <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_data_address0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sorted_data_address0 <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_address0;
        else 
            sorted_data_address0 <= "XXXXXX";
        end if; 
    end process;


    sorted_data_ce0_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_ce0, grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_ce0, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_ce0, ap_CS_fsm_state7, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sorted_data_ce0 <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_data_ce0 <= grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_sorted_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sorted_data_ce0 <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_ce0;
        else 
            sorted_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_data_d0_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_d0, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_d0, ap_CS_fsm_state7, ap_CS_fsm_state2)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sorted_data_d0 <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sorted_data_d0 <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_d0;
        else 
            sorted_data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sorted_data_we0_assign_proc : process(icmp_ln34_reg_305, grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_we0, grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_we0, ap_CS_fsm_state7, ap_CS_fsm_state2)
    begin
        if (((icmp_ln34_reg_305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sorted_data_we0 <= grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_sorted_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sorted_data_we0 <= grp_sort_seperate_bucket_Pipeline_initialization_fu_151_sorted_data_we0;
        else 
            sorted_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln34_fu_251_p1 <= bucket_pointer_q0(31 - 1 downto 0);
    zext_ln33_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_reg_98),64));
end behav;
