INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/OneDrive - Politecnico di Milano/AA 202223/Reti Logiche/Progetto_Reti_Logiche/Project_code_2023/Progetto_reti/10680462_10670892.sim/sim_1/synth/func/xsim/test_bench_mem_addr_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
