# Day 5: 4-bit Comparator Design and Verification

## Objective
Design and verify a 4-bit binary comparator using Verilog. The comparator should output signals indicating whether input A is greater than, equal to, or less than input B.

## Tools
- Icarus Verilog
- GTKWave

## Files
- `4bit_comparator.v` - RTL Design
- `tb_4bit_comparator.v` - Testbench
- `run.sh` - Compilation and Simulation script

## Output
- Generates `output.vcd` for waveform analysis in GTKWave.
