
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../spec_cpu_traces/620.omnetpp_s-141B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 7635431 heartbeat IPC: 1.30968 cumulative IPC: 1.30968 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 15313702 heartbeat IPC: 1.30238 cumulative IPC: 1.30602 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 19188151 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 38251935 heartbeat IPC: 0.435953 cumulative IPC: 0.262277 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 76767775 heartbeat IPC: 0.259633 cumulative IPC: 0.260509 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 115568426 heartbeat IPC: 0.257728 cumulative IPC: 0.259389 (Simulation time: 0 hr 1 min 24 sec) 
Finished CPU 0 instructions: 25000000 cycles: 96380286 cumulative IPC: 0.259389 (Simulation time: 0 hr 1 min 24 sec) 

CPU 0 Branch Prediction Accuracy: 92.5829% MPKI: 11.0765

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.259389 instructions: 25000000 cycles: 96380286
L1D TOTAL     ACCESS:   11546992  HIT:   11102717  MISS:     444275
L1D LOAD      ACCESS:    7040663  HIT:    6653680  MISS:     386983
L1D RFO       ACCESS:    4506329  HIT:    4449037  MISS:      57292
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    6631068  HIT:    6630709  MISS:        359
L1I LOAD      ACCESS:    6631068  HIT:    6630709  MISS:        359
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     726711  HIT:     459185  MISS:     267526
LLC LOAD      ACCESS:     387336  HIT:     153820  MISS:     233516
LLC RFO       ACCESS:      57290  HIT:      27130  MISS:      30160
LLC PREFETCH  ACCESS:      62833  HIT:      59047  MISS:       3786
LLC WRITEBACK ACCESS:     219252  HIT:     219188  MISS:         64
LLC PREFETCH  REQUESTED:     125968  ISSUED:     123840  USEFUL:       3152  USELESS:       2934
Major fault: 0 Minor fault: 45104

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 387336
* CPU 0 Total Misses: 233516
* CPU 0 Total Prefetches: 3786
* CPU 0 Total Prefetch Hits: 1918
* CPU 0 Total Non-useful Prefetches: 1613
* CPU 0 Total Undecided Prefetches: 255

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 387336
* CPU 0 ROI Misses: 233516
* CPU 0 ROI Prefetches: 3786
* CPU 0 ROI Prefetch Hits: 1918
* CPU 0 ROI Non-useful Prefetches: 1613
* CPU 0 ROI Undecided Prefetches: 255

