/// Auto-generated bit field definitions for UOTGHS
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::uotghs {

using namespace alloy::hal::bitfields;

// ============================================================================
// UOTGHS Bit Field Definitions
// ============================================================================

/// DEVCTRL - Device General Control Register
namespace devctrl {
    /// USB Address
    /// Position: 0, Width: 7
    /// Access: read-write
    using UADD = BitField<0, 7>;
    constexpr uint32_t UADD_Pos = 0;
    constexpr uint32_t UADD_Msk = UADD::mask;

    /// Address Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using ADDEN = BitField<7, 1>;
    constexpr uint32_t ADDEN_Pos = 7;
    constexpr uint32_t ADDEN_Msk = ADDEN::mask;

    /// Detach
    /// Position: 8, Width: 1
    /// Access: read-write
    using DETACH = BitField<8, 1>;
    constexpr uint32_t DETACH_Pos = 8;
    constexpr uint32_t DETACH_Msk = DETACH::mask;

    /// Remote Wake-Up
    /// Position: 9, Width: 1
    /// Access: read-write
    using RMWKUP = BitField<9, 1>;
    constexpr uint32_t RMWKUP_Pos = 9;
    constexpr uint32_t RMWKUP_Msk = RMWKUP::mask;

    /// Mode Configuration
    /// Position: 10, Width: 2
    /// Access: read-write
    using SPDCONF = BitField<10, 2>;
    constexpr uint32_t SPDCONF_Pos = 10;
    constexpr uint32_t SPDCONF_Msk = SPDCONF::mask;
    /// Enumerated values for SPDCONF
    namespace spdconf {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t LOW_POWER = 1;
        constexpr uint32_t HIGH_SPEED = 2;
        constexpr uint32_t FORCED_FS = 3;
    }

    /// Low-Speed Mode Force
    /// Position: 12, Width: 1
    /// Access: read-write
    using LS = BitField<12, 1>;
    constexpr uint32_t LS_Pos = 12;
    constexpr uint32_t LS_Msk = LS::mask;

    /// Test mode J
    /// Position: 13, Width: 1
    /// Access: read-write
    using TSTJ = BitField<13, 1>;
    constexpr uint32_t TSTJ_Pos = 13;
    constexpr uint32_t TSTJ_Msk = TSTJ::mask;

    /// Test mode K
    /// Position: 14, Width: 1
    /// Access: read-write
    using TSTK = BitField<14, 1>;
    constexpr uint32_t TSTK_Pos = 14;
    constexpr uint32_t TSTK_Msk = TSTK::mask;

    /// Test packet mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using TSTPCKT = BitField<15, 1>;
    constexpr uint32_t TSTPCKT_Pos = 15;
    constexpr uint32_t TSTPCKT_Msk = TSTPCKT::mask;

    /// Specific Operational mode
    /// Position: 16, Width: 1
    /// Access: read-write
    using OPMODE2 = BitField<16, 1>;
    constexpr uint32_t OPMODE2_Pos = 16;
    constexpr uint32_t OPMODE2_Msk = OPMODE2::mask;

}  // namespace devctrl

/// DEVISR - Device Global Interrupt Status Register
namespace devisr {
    /// Suspend Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using SUSP = BitField<0, 1>;
    constexpr uint32_t SUSP_Pos = 0;
    constexpr uint32_t SUSP_Msk = SUSP::mask;

    /// Micro Start of Frame Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using MSOF = BitField<1, 1>;
    constexpr uint32_t MSOF_Pos = 1;
    constexpr uint32_t MSOF_Msk = MSOF::mask;

    /// Start of Frame Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using SOF = BitField<2, 1>;
    constexpr uint32_t SOF_Pos = 2;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// End of Reset Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using EORST = BitField<3, 1>;
    constexpr uint32_t EORST_Pos = 3;
    constexpr uint32_t EORST_Msk = EORST::mask;

    /// Wake-Up Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// End of Resume Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using EORSM = BitField<5, 1>;
    constexpr uint32_t EORSM_Pos = 5;
    constexpr uint32_t EORSM_Msk = EORSM::mask;

    /// Upstream Resume Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Endpoint 0 Interrupt
    /// Position: 12, Width: 1
    /// Access: read-only
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt
    /// Position: 13, Width: 1
    /// Access: read-only
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt
    /// Position: 14, Width: 1
    /// Access: read-only
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt
    /// Position: 15, Width: 1
    /// Access: read-only
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt
    /// Position: 16, Width: 1
    /// Access: read-only
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt
    /// Position: 17, Width: 1
    /// Access: read-only
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt
    /// Position: 18, Width: 1
    /// Access: read-only
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt
    /// Position: 19, Width: 1
    /// Access: read-only
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt
    /// Position: 20, Width: 1
    /// Access: read-only
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt
    /// Position: 21, Width: 1
    /// Access: read-only
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt
    /// Position: 25, Width: 1
    /// Access: read-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt
    /// Position: 26, Width: 1
    /// Access: read-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt
    /// Position: 27, Width: 1
    /// Access: read-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt
    /// Position: 28, Width: 1
    /// Access: read-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt
    /// Position: 29, Width: 1
    /// Access: read-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt
    /// Position: 30, Width: 1
    /// Access: read-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace devisr

/// DEVICR - Device Global Interrupt Clear Register
namespace devicr {
    /// Suspend Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using SUSPC = BitField<0, 1>;
    constexpr uint32_t SUSPC_Pos = 0;
    constexpr uint32_t SUSPC_Msk = SUSPC::mask;

    /// Micro Start of Frame Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using MSOFC = BitField<1, 1>;
    constexpr uint32_t MSOFC_Pos = 1;
    constexpr uint32_t MSOFC_Msk = MSOFC::mask;

    /// Start of Frame Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using SOFC = BitField<2, 1>;
    constexpr uint32_t SOFC_Pos = 2;
    constexpr uint32_t SOFC_Msk = SOFC::mask;

    /// End of Reset Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using EORSTC = BitField<3, 1>;
    constexpr uint32_t EORSTC_Pos = 3;
    constexpr uint32_t EORSTC_Msk = EORSTC::mask;

    /// Wake-Up Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using WAKEUPC = BitField<4, 1>;
    constexpr uint32_t WAKEUPC_Pos = 4;
    constexpr uint32_t WAKEUPC_Msk = WAKEUPC::mask;

    /// End of Resume Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using EORSMC = BitField<5, 1>;
    constexpr uint32_t EORSMC_Pos = 5;
    constexpr uint32_t EORSMC_Msk = EORSMC::mask;

    /// Upstream Resume Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using UPRSMC = BitField<6, 1>;
    constexpr uint32_t UPRSMC_Pos = 6;
    constexpr uint32_t UPRSMC_Msk = UPRSMC::mask;

}  // namespace devicr

/// DEVIFR - Device Global Interrupt Set Register
namespace devifr {
    /// Suspend Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using SUSPS = BitField<0, 1>;
    constexpr uint32_t SUSPS_Pos = 0;
    constexpr uint32_t SUSPS_Msk = SUSPS::mask;

    /// Micro Start of Frame Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using MSOFS = BitField<1, 1>;
    constexpr uint32_t MSOFS_Pos = 1;
    constexpr uint32_t MSOFS_Msk = MSOFS::mask;

    /// Start of Frame Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using SOFS = BitField<2, 1>;
    constexpr uint32_t SOFS_Pos = 2;
    constexpr uint32_t SOFS_Msk = SOFS::mask;

    /// End of Reset Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using EORSTS = BitField<3, 1>;
    constexpr uint32_t EORSTS_Pos = 3;
    constexpr uint32_t EORSTS_Msk = EORSTS::mask;

    /// Wake-Up Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using WAKEUPS = BitField<4, 1>;
    constexpr uint32_t WAKEUPS_Pos = 4;
    constexpr uint32_t WAKEUPS_Msk = WAKEUPS::mask;

    /// End of Resume Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using EORSMS = BitField<5, 1>;
    constexpr uint32_t EORSMS_Pos = 5;
    constexpr uint32_t EORSMS_Msk = EORSMS::mask;

    /// Upstream Resume Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using UPRSMS = BitField<6, 1>;
    constexpr uint32_t UPRSMS_Pos = 6;
    constexpr uint32_t UPRSMS_Msk = UPRSMS::mask;

    /// DMA Channel 1 Interrupt Set
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Set
    /// Position: 26, Width: 1
    /// Access: write-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Set
    /// Position: 27, Width: 1
    /// Access: write-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Set
    /// Position: 28, Width: 1
    /// Access: write-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Set
    /// Position: 29, Width: 1
    /// Access: write-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Set
    /// Position: 30, Width: 1
    /// Access: write-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace devifr

/// DEVIMR - Device Global Interrupt Mask Register
namespace devimr {
    /// Suspend Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using SUSPE = BitField<0, 1>;
    constexpr uint32_t SUSPE_Pos = 0;
    constexpr uint32_t SUSPE_Msk = SUSPE::mask;

    /// Micro Start of Frame Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using MSOFE = BitField<1, 1>;
    constexpr uint32_t MSOFE_Pos = 1;
    constexpr uint32_t MSOFE_Msk = MSOFE::mask;

    /// Start of Frame Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using SOFE = BitField<2, 1>;
    constexpr uint32_t SOFE_Pos = 2;
    constexpr uint32_t SOFE_Msk = SOFE::mask;

    /// End of Reset Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using EORSTE = BitField<3, 1>;
    constexpr uint32_t EORSTE_Pos = 3;
    constexpr uint32_t EORSTE_Msk = EORSTE::mask;

    /// Wake-Up Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using WAKEUPE = BitField<4, 1>;
    constexpr uint32_t WAKEUPE_Pos = 4;
    constexpr uint32_t WAKEUPE_Msk = WAKEUPE::mask;

    /// End of Resume Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using EORSME = BitField<5, 1>;
    constexpr uint32_t EORSME_Pos = 5;
    constexpr uint32_t EORSME_Msk = EORSME::mask;

    /// Upstream Resume Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using UPRSME = BitField<6, 1>;
    constexpr uint32_t UPRSME_Pos = 6;
    constexpr uint32_t UPRSME_Msk = UPRSME::mask;

    /// Endpoint 0 Interrupt Mask
    /// Position: 12, Width: 1
    /// Access: read-only
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt Mask
    /// Position: 14, Width: 1
    /// Access: read-only
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt Mask
    /// Position: 15, Width: 1
    /// Access: read-only
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt Mask
    /// Position: 18, Width: 1
    /// Access: read-only
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt Mask
    /// Position: 21, Width: 1
    /// Access: read-only
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Mask
    /// Position: 25, Width: 1
    /// Access: read-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Mask
    /// Position: 26, Width: 1
    /// Access: read-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Mask
    /// Position: 27, Width: 1
    /// Access: read-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Mask
    /// Position: 28, Width: 1
    /// Access: read-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Mask
    /// Position: 29, Width: 1
    /// Access: read-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Mask
    /// Position: 30, Width: 1
    /// Access: read-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace devimr

/// DEVIDR - Device Global Interrupt Disable Register
namespace devidr {
    /// Suspend Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using SUSPEC = BitField<0, 1>;
    constexpr uint32_t SUSPEC_Pos = 0;
    constexpr uint32_t SUSPEC_Msk = SUSPEC::mask;

    /// Micro Start of Frame Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using MSOFEC = BitField<1, 1>;
    constexpr uint32_t MSOFEC_Pos = 1;
    constexpr uint32_t MSOFEC_Msk = MSOFEC::mask;

    /// Start of Frame Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using SOFEC = BitField<2, 1>;
    constexpr uint32_t SOFEC_Pos = 2;
    constexpr uint32_t SOFEC_Msk = SOFEC::mask;

    /// End of Reset Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using EORSTEC = BitField<3, 1>;
    constexpr uint32_t EORSTEC_Pos = 3;
    constexpr uint32_t EORSTEC_Msk = EORSTEC::mask;

    /// Wake-Up Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using WAKEUPEC = BitField<4, 1>;
    constexpr uint32_t WAKEUPEC_Pos = 4;
    constexpr uint32_t WAKEUPEC_Msk = WAKEUPEC::mask;

    /// End of Resume Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using EORSMEC = BitField<5, 1>;
    constexpr uint32_t EORSMEC_Pos = 5;
    constexpr uint32_t EORSMEC_Msk = EORSMEC::mask;

    /// Upstream Resume Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using UPRSMEC = BitField<6, 1>;
    constexpr uint32_t UPRSMEC_Pos = 6;
    constexpr uint32_t UPRSMEC_Msk = UPRSMEC::mask;

    /// Endpoint 0 Interrupt Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace devidr

/// DEVIER - Device Global Interrupt Enable Register
namespace devier {
    /// Suspend Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using SUSPES = BitField<0, 1>;
    constexpr uint32_t SUSPES_Pos = 0;
    constexpr uint32_t SUSPES_Msk = SUSPES::mask;

    /// Micro Start of Frame Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using MSOFES = BitField<1, 1>;
    constexpr uint32_t MSOFES_Pos = 1;
    constexpr uint32_t MSOFES_Msk = MSOFES::mask;

    /// Start of Frame Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using SOFES = BitField<2, 1>;
    constexpr uint32_t SOFES_Pos = 2;
    constexpr uint32_t SOFES_Msk = SOFES::mask;

    /// End of Reset Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using EORSTES = BitField<3, 1>;
    constexpr uint32_t EORSTES_Pos = 3;
    constexpr uint32_t EORSTES_Msk = EORSTES::mask;

    /// Wake-Up Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using WAKEUPES = BitField<4, 1>;
    constexpr uint32_t WAKEUPES_Pos = 4;
    constexpr uint32_t WAKEUPES_Msk = WAKEUPES::mask;

    /// End of Resume Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using EORSMES = BitField<5, 1>;
    constexpr uint32_t EORSMES_Pos = 5;
    constexpr uint32_t EORSMES_Msk = EORSMES::mask;

    /// Upstream Resume Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using UPRSMES = BitField<6, 1>;
    constexpr uint32_t UPRSMES_Pos = 6;
    constexpr uint32_t UPRSMES_Msk = UPRSMES::mask;

    /// Endpoint 0 Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace devier

/// DEVEPT - Device Endpoint Register
namespace devept {
    /// Endpoint 0 Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using EPEN0 = BitField<0, 1>;
    constexpr uint32_t EPEN0_Pos = 0;
    constexpr uint32_t EPEN0_Msk = EPEN0::mask;

    /// Endpoint 1 Enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using EPEN1 = BitField<1, 1>;
    constexpr uint32_t EPEN1_Pos = 1;
    constexpr uint32_t EPEN1_Msk = EPEN1::mask;

    /// Endpoint 2 Enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using EPEN2 = BitField<2, 1>;
    constexpr uint32_t EPEN2_Pos = 2;
    constexpr uint32_t EPEN2_Msk = EPEN2::mask;

    /// Endpoint 3 Enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using EPEN3 = BitField<3, 1>;
    constexpr uint32_t EPEN3_Pos = 3;
    constexpr uint32_t EPEN3_Msk = EPEN3::mask;

    /// Endpoint 4 Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using EPEN4 = BitField<4, 1>;
    constexpr uint32_t EPEN4_Pos = 4;
    constexpr uint32_t EPEN4_Msk = EPEN4::mask;

    /// Endpoint 5 Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using EPEN5 = BitField<5, 1>;
    constexpr uint32_t EPEN5_Pos = 5;
    constexpr uint32_t EPEN5_Msk = EPEN5::mask;

    /// Endpoint 6 Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using EPEN6 = BitField<6, 1>;
    constexpr uint32_t EPEN6_Pos = 6;
    constexpr uint32_t EPEN6_Msk = EPEN6::mask;

    /// Endpoint 7 Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using EPEN7 = BitField<7, 1>;
    constexpr uint32_t EPEN7_Pos = 7;
    constexpr uint32_t EPEN7_Msk = EPEN7::mask;

    /// Endpoint 8 Enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using EPEN8 = BitField<8, 1>;
    constexpr uint32_t EPEN8_Pos = 8;
    constexpr uint32_t EPEN8_Msk = EPEN8::mask;

    /// Endpoint 0 Reset
    /// Position: 16, Width: 1
    /// Access: read-write
    using EPRST0 = BitField<16, 1>;
    constexpr uint32_t EPRST0_Pos = 16;
    constexpr uint32_t EPRST0_Msk = EPRST0::mask;

    /// Endpoint 1 Reset
    /// Position: 17, Width: 1
    /// Access: read-write
    using EPRST1 = BitField<17, 1>;
    constexpr uint32_t EPRST1_Pos = 17;
    constexpr uint32_t EPRST1_Msk = EPRST1::mask;

    /// Endpoint 2 Reset
    /// Position: 18, Width: 1
    /// Access: read-write
    using EPRST2 = BitField<18, 1>;
    constexpr uint32_t EPRST2_Pos = 18;
    constexpr uint32_t EPRST2_Msk = EPRST2::mask;

    /// Endpoint 3 Reset
    /// Position: 19, Width: 1
    /// Access: read-write
    using EPRST3 = BitField<19, 1>;
    constexpr uint32_t EPRST3_Pos = 19;
    constexpr uint32_t EPRST3_Msk = EPRST3::mask;

    /// Endpoint 4 Reset
    /// Position: 20, Width: 1
    /// Access: read-write
    using EPRST4 = BitField<20, 1>;
    constexpr uint32_t EPRST4_Pos = 20;
    constexpr uint32_t EPRST4_Msk = EPRST4::mask;

    /// Endpoint 5 Reset
    /// Position: 21, Width: 1
    /// Access: read-write
    using EPRST5 = BitField<21, 1>;
    constexpr uint32_t EPRST5_Pos = 21;
    constexpr uint32_t EPRST5_Msk = EPRST5::mask;

    /// Endpoint 6 Reset
    /// Position: 22, Width: 1
    /// Access: read-write
    using EPRST6 = BitField<22, 1>;
    constexpr uint32_t EPRST6_Pos = 22;
    constexpr uint32_t EPRST6_Msk = EPRST6::mask;

    /// Endpoint 7 Reset
    /// Position: 23, Width: 1
    /// Access: read-write
    using EPRST7 = BitField<23, 1>;
    constexpr uint32_t EPRST7_Pos = 23;
    constexpr uint32_t EPRST7_Msk = EPRST7::mask;

    /// Endpoint 8 Reset
    /// Position: 24, Width: 1
    /// Access: read-write
    using EPRST8 = BitField<24, 1>;
    constexpr uint32_t EPRST8_Pos = 24;
    constexpr uint32_t EPRST8_Msk = EPRST8::mask;

}  // namespace devept

/// DEVFNUM - Device Frame Number Register
namespace devfnum {
    /// Micro Frame Number
    /// Position: 0, Width: 3
    /// Access: read-only
    using MFNUM = BitField<0, 3>;
    constexpr uint32_t MFNUM_Pos = 0;
    constexpr uint32_t MFNUM_Msk = MFNUM::mask;

    /// Frame Number
    /// Position: 3, Width: 11
    /// Access: read-only
    using FNUM = BitField<3, 11>;
    constexpr uint32_t FNUM_Pos = 3;
    constexpr uint32_t FNUM_Msk = FNUM::mask;

    /// Frame Number CRC Error
    /// Position: 15, Width: 1
    /// Access: read-only
    using FNCERR = BitField<15, 1>;
    constexpr uint32_t FNCERR_Pos = 15;
    constexpr uint32_t FNCERR_Msk = FNCERR::mask;

}  // namespace devfnum

/// DEVEPTCFG[10] - Device Endpoint Configuration Register (n = 0)
namespace deveptcfg[10] {
    /// Endpoint Memory Allocate
    /// Position: 1, Width: 1
    /// Access: read-write
    using ALLOC = BitField<1, 1>;
    constexpr uint32_t ALLOC_Pos = 1;
    constexpr uint32_t ALLOC_Msk = ALLOC::mask;

    /// Endpoint Banks
    /// Position: 2, Width: 2
    /// Access: read-write
    using EPBK = BitField<2, 2>;
    constexpr uint32_t EPBK_Pos = 2;
    constexpr uint32_t EPBK_Msk = EPBK::mask;
    /// Enumerated values for EPBK
    namespace epbk {
        constexpr uint32_t 1_BANK = 0;
        constexpr uint32_t 2_BANK = 1;
        constexpr uint32_t 3_BANK = 2;
    }

    /// Endpoint Size
    /// Position: 4, Width: 3
    /// Access: read-write
    using EPSIZE = BitField<4, 3>;
    constexpr uint32_t EPSIZE_Pos = 4;
    constexpr uint32_t EPSIZE_Msk = EPSIZE::mask;
    /// Enumerated values for EPSIZE
    namespace epsize {
        constexpr uint32_t 8_BYTE = 0;
        constexpr uint32_t 16_BYTE = 1;
        constexpr uint32_t 32_BYTE = 2;
        constexpr uint32_t 64_BYTE = 3;
        constexpr uint32_t 128_BYTE = 4;
        constexpr uint32_t 256_BYTE = 5;
        constexpr uint32_t 512_BYTE = 6;
        constexpr uint32_t 1024_BYTE = 7;
    }

    /// Endpoint Direction
    /// Position: 8, Width: 1
    /// Access: read-write
    using EPDIR = BitField<8, 1>;
    constexpr uint32_t EPDIR_Pos = 8;
    constexpr uint32_t EPDIR_Msk = EPDIR::mask;
    /// Enumerated values for EPDIR
    namespace epdir {
        constexpr uint32_t OUT = 0;
        constexpr uint32_t IN = 1;
    }

    /// Automatic Switch
    /// Position: 9, Width: 1
    /// Access: read-write
    using AUTOSW = BitField<9, 1>;
    constexpr uint32_t AUTOSW_Pos = 9;
    constexpr uint32_t AUTOSW_Msk = AUTOSW::mask;

    /// Endpoint Type
    /// Position: 11, Width: 2
    /// Access: read-write
    using EPTYPE = BitField<11, 2>;
    constexpr uint32_t EPTYPE_Pos = 11;
    constexpr uint32_t EPTYPE_Msk = EPTYPE::mask;
    /// Enumerated values for EPTYPE
    namespace eptype {
        constexpr uint32_t CTRL = 0;
        constexpr uint32_t ISO = 1;
        constexpr uint32_t BLK = 2;
        constexpr uint32_t INTRPT = 3;
    }

    /// Number of transaction per microframe for isochronous endpoint
    /// Position: 13, Width: 2
    /// Access: read-write
    using NBTRANS = BitField<13, 2>;
    constexpr uint32_t NBTRANS_Pos = 13;
    constexpr uint32_t NBTRANS_Msk = NBTRANS::mask;
    /// Enumerated values for NBTRANS
    namespace nbtrans {
        constexpr uint32_t 0_TRANS = 0;
        constexpr uint32_t 1_TRANS = 1;
        constexpr uint32_t 2_TRANS = 2;
        constexpr uint32_t 3_TRANS = 3;
    }

}  // namespace deveptcfg[10]

/// DEVEPTISR[10] - Device Endpoint Status Register (n = 0)
namespace deveptisr[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXINI = BitField<0, 1>;
    constexpr uint32_t TXINI_Pos = 0;
    constexpr uint32_t TXINI_Msk = TXINI::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXOUTI = BitField<1, 1>;
    constexpr uint32_t RXOUTI_Pos = 1;
    constexpr uint32_t RXOUTI_Msk = RXOUTI::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXSTPI = BitField<2, 1>;
    constexpr uint32_t RXSTPI_Pos = 2;
    constexpr uint32_t RXSTPI_Msk = RXSTPI::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using NAKOUTI = BitField<3, 1>;
    constexpr uint32_t NAKOUTI_Pos = 3;
    constexpr uint32_t NAKOUTI_Msk = NAKOUTI::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKINI = BitField<4, 1>;
    constexpr uint32_t NAKINI_Pos = 4;
    constexpr uint32_t NAKINI_Msk = NAKINI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using STALLEDI = BitField<6, 1>;
    constexpr uint32_t STALLEDI_Pos = 6;
    constexpr uint32_t STALLEDI_Msk = STALLEDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKET = BitField<7, 1>;
    constexpr uint32_t SHORTPACKET_Pos = 7;
    constexpr uint32_t SHORTPACKET_Msk = SHORTPACKET::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    /// Access: read-only
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
        constexpr uint32_t DATA2 = 2;
        constexpr uint32_t MDATA = 3;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    /// Access: read-only
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t 0_BUSY = 0;
        constexpr uint32_t 1_BUSY = 1;
        constexpr uint32_t 2_BUSY = 2;
        constexpr uint32_t 3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    /// Access: read-only
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read-write Allowed
    /// Position: 16, Width: 1
    /// Access: read-only
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Control Direction
    /// Position: 17, Width: 1
    /// Access: read-only
    using CTRLDIR = BitField<17, 1>;
    constexpr uint32_t CTRLDIR_Pos = 17;
    constexpr uint32_t CTRLDIR_Msk = CTRLDIR::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Byte Count
    /// Position: 20, Width: 11
    /// Access: read-only
    using BYCT = BitField<20, 11>;
    constexpr uint32_t BYCT_Pos = 20;
    constexpr uint32_t BYCT_Msk = BYCT::mask;

}  // namespace deveptisr[10]

/// DEVEPTISR0_ISOENPT - Device Endpoint Status Register (n = 0)
namespace deveptisr0_isoenpt {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXINI = BitField<0, 1>;
    constexpr uint32_t TXINI_Pos = 0;
    constexpr uint32_t TXINI_Msk = TXINI::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXOUTI = BitField<1, 1>;
    constexpr uint32_t RXOUTI_Pos = 1;
    constexpr uint32_t RXOUTI_Msk = RXOUTI::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using UNDERFI = BitField<2, 1>;
    constexpr uint32_t UNDERFI_Pos = 2;
    constexpr uint32_t UNDERFI_Msk = UNDERFI::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using HBISOINERRI = BitField<3, 1>;
    constexpr uint32_t HBISOINERRI_Pos = 3;
    constexpr uint32_t HBISOINERRI_Msk = HBISOINERRI::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using HBISOFLUSHI = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHI_Pos = 4;
    constexpr uint32_t HBISOFLUSHI_Msk = HBISOFLUSHI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// CRC Error Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using CRCERRI = BitField<6, 1>;
    constexpr uint32_t CRCERRI_Pos = 6;
    constexpr uint32_t CRCERRI_Msk = CRCERRI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKET = BitField<7, 1>;
    constexpr uint32_t SHORTPACKET_Pos = 7;
    constexpr uint32_t SHORTPACKET_Msk = SHORTPACKET::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    /// Access: read-only
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
        constexpr uint32_t DATA2 = 2;
        constexpr uint32_t MDATA = 3;
    }

    /// High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt
    /// Position: 10, Width: 1
    /// Access: read-only
    using ERRORTRANS = BitField<10, 1>;
    constexpr uint32_t ERRORTRANS_Pos = 10;
    constexpr uint32_t ERRORTRANS_Msk = ERRORTRANS::mask;

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    /// Access: read-only
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t 0_BUSY = 0;
        constexpr uint32_t 1_BUSY = 1;
        constexpr uint32_t 2_BUSY = 2;
        constexpr uint32_t 3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    /// Access: read-only
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read-write Allowed
    /// Position: 16, Width: 1
    /// Access: read-only
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Byte Count
    /// Position: 20, Width: 11
    /// Access: read-only
    using BYCT = BitField<20, 11>;
    constexpr uint32_t BYCT_Pos = 20;
    constexpr uint32_t BYCT_Msk = BYCT::mask;

}  // namespace deveptisr0_isoenpt

/// DEVEPTICR[10] - Device Endpoint Clear Register (n = 0)
namespace devepticr[10] {
    /// Transmitted IN Data Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINIC = BitField<0, 1>;
    constexpr uint32_t TXINIC_Pos = 0;
    constexpr uint32_t TXINIC_Msk = TXINIC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTIC = BitField<1, 1>;
    constexpr uint32_t RXOUTIC_Pos = 1;
    constexpr uint32_t RXOUTIC_Msk = RXOUTIC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXSTPIC = BitField<2, 1>;
    constexpr uint32_t RXSTPIC_Pos = 2;
    constexpr uint32_t RXSTPIC_Msk = RXSTPIC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using NAKOUTIC = BitField<3, 1>;
    constexpr uint32_t NAKOUTIC_Pos = 3;
    constexpr uint32_t NAKOUTIC_Msk = NAKOUTIC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKINIC = BitField<4, 1>;
    constexpr uint32_t NAKINIC_Pos = 4;
    constexpr uint32_t NAKINIC_Msk = NAKINIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using STALLEDIC = BitField<6, 1>;
    constexpr uint32_t STALLEDIC_Pos = 6;
    constexpr uint32_t STALLEDIC_Msk = STALLEDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETC_Pos = 7;
    constexpr uint32_t SHORTPACKETC_Msk = SHORTPACKETC::mask;

}  // namespace devepticr[10]

/// DEVEPTICR0_ISOENPT - Device Endpoint Clear Register (n = 0)
namespace devepticr0_isoenpt {
    /// Transmitted IN Data Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINIC = BitField<0, 1>;
    constexpr uint32_t TXINIC_Pos = 0;
    constexpr uint32_t TXINIC_Msk = TXINIC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTIC = BitField<1, 1>;
    constexpr uint32_t RXOUTIC_Pos = 1;
    constexpr uint32_t RXOUTIC_Msk = RXOUTIC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIC = BitField<2, 1>;
    constexpr uint32_t UNDERFIC_Pos = 2;
    constexpr uint32_t UNDERFIC_Msk = UNDERFIC::mask;

    /// High bandwidth isochronous IN Underflow Error Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using HBISOINERRIC = BitField<3, 1>;
    constexpr uint32_t HBISOINERRIC_Pos = 3;
    constexpr uint32_t HBISOINERRIC_Msk = HBISOINERRIC::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using HBISOFLUSHIC = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHIC_Pos = 4;
    constexpr uint32_t HBISOFLUSHIC_Msk = HBISOFLUSHIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// CRC Error Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERRIC = BitField<6, 1>;
    constexpr uint32_t CRCERRIC_Pos = 6;
    constexpr uint32_t CRCERRIC_Msk = CRCERRIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETC_Pos = 7;
    constexpr uint32_t SHORTPACKETC_Msk = SHORTPACKETC::mask;

}  // namespace devepticr0_isoenpt

/// DEVEPTIFR[10] - Device Endpoint Set Register (n = 0)
namespace deveptifr[10] {
    /// Transmitted IN Data Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINIS = BitField<0, 1>;
    constexpr uint32_t TXINIS_Pos = 0;
    constexpr uint32_t TXINIS_Msk = TXINIS::mask;

    /// Received OUT Data Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTIS = BitField<1, 1>;
    constexpr uint32_t RXOUTIS_Pos = 1;
    constexpr uint32_t RXOUTIS_Msk = RXOUTIS::mask;

    /// Received SETUP Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXSTPIS = BitField<2, 1>;
    constexpr uint32_t RXSTPIS_Pos = 2;
    constexpr uint32_t RXSTPIS_Msk = RXSTPIS::mask;

    /// NAKed OUT Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using NAKOUTIS = BitField<3, 1>;
    constexpr uint32_t NAKOUTIS_Pos = 3;
    constexpr uint32_t NAKOUTIS_Msk = NAKOUTIS::mask;

    /// NAKed IN Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKINIS = BitField<4, 1>;
    constexpr uint32_t NAKINIS_Pos = 4;
    constexpr uint32_t NAKINIS_Msk = NAKINIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// STALLed Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using STALLEDIS = BitField<6, 1>;
    constexpr uint32_t STALLEDIS_Pos = 6;
    constexpr uint32_t STALLEDIS_Msk = STALLEDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETS_Pos = 7;
    constexpr uint32_t SHORTPACKETS_Msk = SHORTPACKETS::mask;

    /// Number of Busy Banks Interrupt Set
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace deveptifr[10]

/// DEVEPTIFR0_ISOENPT - Device Endpoint Set Register (n = 0)
namespace deveptifr0_isoenpt {
    /// Transmitted IN Data Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINIS = BitField<0, 1>;
    constexpr uint32_t TXINIS_Pos = 0;
    constexpr uint32_t TXINIS_Msk = TXINIS::mask;

    /// Received OUT Data Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTIS = BitField<1, 1>;
    constexpr uint32_t RXOUTIS_Pos = 1;
    constexpr uint32_t RXOUTIS_Msk = RXOUTIS::mask;

    /// Underflow Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIS = BitField<2, 1>;
    constexpr uint32_t UNDERFIS_Pos = 2;
    constexpr uint32_t UNDERFIS_Msk = UNDERFIS::mask;

    /// High bandwidth isochronous IN Underflow Error Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using HBISOINERRIS = BitField<3, 1>;
    constexpr uint32_t HBISOINERRIS_Pos = 3;
    constexpr uint32_t HBISOINERRIS_Msk = HBISOINERRIS::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using HBISOFLUSHIS = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHIS_Pos = 4;
    constexpr uint32_t HBISOFLUSHIS_Msk = HBISOFLUSHIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// CRC Error Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERRIS = BitField<6, 1>;
    constexpr uint32_t CRCERRIS_Pos = 6;
    constexpr uint32_t CRCERRIS_Msk = CRCERRIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETS_Pos = 7;
    constexpr uint32_t SHORTPACKETS_Msk = SHORTPACKETS::mask;

    /// Number of Busy Banks Interrupt Set
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace deveptifr0_isoenpt

/// DEVEPTIMR[10] - Device Endpoint Mask Register (n = 0)
namespace deveptimr[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXINE = BitField<0, 1>;
    constexpr uint32_t TXINE_Pos = 0;
    constexpr uint32_t TXINE_Msk = TXINE::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXOUTE = BitField<1, 1>;
    constexpr uint32_t RXOUTE_Pos = 1;
    constexpr uint32_t RXOUTE_Msk = RXOUTE::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXSTPE = BitField<2, 1>;
    constexpr uint32_t RXSTPE_Pos = 2;
    constexpr uint32_t RXSTPE_Msk = RXSTPE::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using NAKOUTE = BitField<3, 1>;
    constexpr uint32_t NAKOUTE_Pos = 3;
    constexpr uint32_t NAKOUTE_Msk = NAKOUTE::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKINE = BitField<4, 1>;
    constexpr uint32_t NAKINE_Pos = 4;
    constexpr uint32_t NAKINE_Msk = NAKINE::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFE = BitField<5, 1>;
    constexpr uint32_t OVERFE_Pos = 5;
    constexpr uint32_t OVERFE_Msk = OVERFE::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using STALLEDE = BitField<6, 1>;
    constexpr uint32_t STALLEDE_Pos = 6;
    constexpr uint32_t STALLEDE_Msk = STALLEDE::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETE_Pos = 7;
    constexpr uint32_t SHORTPACKETE_Msk = SHORTPACKETE::mask;

    /// Number of Busy Banks Interrupt
    /// Position: 12, Width: 1
    /// Access: read-only
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    /// Access: read-only
    using KILLBK = BitField<13, 1>;
    constexpr uint32_t KILLBK_Pos = 13;
    constexpr uint32_t KILLBK_Msk = KILLBK::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: read-only
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Endpoint Interrupts Disable HDMA Request
    /// Position: 16, Width: 1
    /// Access: read-only
    using EPDISHDMA = BitField<16, 1>;
    constexpr uint32_t EPDISHDMA_Pos = 16;
    constexpr uint32_t EPDISHDMA_Msk = EPDISHDMA::mask;

    /// NYET Token Disable
    /// Position: 17, Width: 1
    /// Access: read-only
    using NYETDIS = BitField<17, 1>;
    constexpr uint32_t NYETDIS_Pos = 17;
    constexpr uint32_t NYETDIS_Msk = NYETDIS::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    /// Access: read-only
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

    /// STALL Request
    /// Position: 19, Width: 1
    /// Access: read-only
    using STALLRQ = BitField<19, 1>;
    constexpr uint32_t STALLRQ_Pos = 19;
    constexpr uint32_t STALLRQ_Msk = STALLRQ::mask;

}  // namespace deveptimr[10]

/// DEVEPTIMR0_ISOENPT - Device Endpoint Mask Register (n = 0)
namespace deveptimr0_isoenpt {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXINE = BitField<0, 1>;
    constexpr uint32_t TXINE_Pos = 0;
    constexpr uint32_t TXINE_Msk = TXINE::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXOUTE = BitField<1, 1>;
    constexpr uint32_t RXOUTE_Pos = 1;
    constexpr uint32_t RXOUTE_Msk = RXOUTE::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using UNDERFE = BitField<2, 1>;
    constexpr uint32_t UNDERFE_Pos = 2;
    constexpr uint32_t UNDERFE_Msk = UNDERFE::mask;

    /// High Bandwidth Isochronous IN Error Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using HBISOINERRE = BitField<3, 1>;
    constexpr uint32_t HBISOINERRE_Pos = 3;
    constexpr uint32_t HBISOINERRE_Msk = HBISOINERRE::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using HBISOFLUSHE = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHE_Pos = 4;
    constexpr uint32_t HBISOFLUSHE_Msk = HBISOFLUSHE::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFE = BitField<5, 1>;
    constexpr uint32_t OVERFE_Pos = 5;
    constexpr uint32_t OVERFE_Msk = OVERFE::mask;

    /// CRC Error Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using CRCERRE = BitField<6, 1>;
    constexpr uint32_t CRCERRE_Pos = 6;
    constexpr uint32_t CRCERRE_Msk = CRCERRE::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETE_Pos = 7;
    constexpr uint32_t SHORTPACKETE_Msk = SHORTPACKETE::mask;

    /// MData Interrupt
    /// Position: 8, Width: 1
    /// Access: read-only
    using MDATAE = BitField<8, 1>;
    constexpr uint32_t MDATAE_Pos = 8;
    constexpr uint32_t MDATAE_Msk = MDATAE::mask;

    /// DataX Interrupt
    /// Position: 9, Width: 1
    /// Access: read-only
    using DATAXE = BitField<9, 1>;
    constexpr uint32_t DATAXE_Pos = 9;
    constexpr uint32_t DATAXE_Msk = DATAXE::mask;

    /// Transaction Error Interrupt
    /// Position: 10, Width: 1
    /// Access: read-only
    using ERRORTRANSE = BitField<10, 1>;
    constexpr uint32_t ERRORTRANSE_Pos = 10;
    constexpr uint32_t ERRORTRANSE_Msk = ERRORTRANSE::mask;

    /// Number of Busy Banks Interrupt
    /// Position: 12, Width: 1
    /// Access: read-only
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    /// Access: read-only
    using KILLBK = BitField<13, 1>;
    constexpr uint32_t KILLBK_Pos = 13;
    constexpr uint32_t KILLBK_Msk = KILLBK::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: read-only
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Endpoint Interrupts Disable HDMA Request
    /// Position: 16, Width: 1
    /// Access: read-only
    using EPDISHDMA = BitField<16, 1>;
    constexpr uint32_t EPDISHDMA_Pos = 16;
    constexpr uint32_t EPDISHDMA_Msk = EPDISHDMA::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    /// Access: read-only
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace deveptimr0_isoenpt

/// DEVEPTIER[10] - Device Endpoint Enable Register (n = 0)
namespace deveptier[10] {
    /// Transmitted IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINES = BitField<0, 1>;
    constexpr uint32_t TXINES_Pos = 0;
    constexpr uint32_t TXINES_Msk = TXINES::mask;

    /// Received OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTES = BitField<1, 1>;
    constexpr uint32_t RXOUTES_Pos = 1;
    constexpr uint32_t RXOUTES_Msk = RXOUTES::mask;

    /// Received SETUP Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXSTPES = BitField<2, 1>;
    constexpr uint32_t RXSTPES_Pos = 2;
    constexpr uint32_t RXSTPES_Msk = RXSTPES::mask;

    /// NAKed OUT Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using NAKOUTES = BitField<3, 1>;
    constexpr uint32_t NAKOUTES_Pos = 3;
    constexpr uint32_t NAKOUTES_Msk = NAKOUTES::mask;

    /// NAKed IN Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKINES = BitField<4, 1>;
    constexpr uint32_t NAKINES_Pos = 4;
    constexpr uint32_t NAKINES_Msk = NAKINES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFES = BitField<5, 1>;
    constexpr uint32_t OVERFES_Pos = 5;
    constexpr uint32_t OVERFES_Msk = OVERFES::mask;

    /// STALLed Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using STALLEDES = BitField<6, 1>;
    constexpr uint32_t STALLEDES_Pos = 6;
    constexpr uint32_t STALLEDES_Msk = STALLEDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETES_Pos = 7;
    constexpr uint32_t SHORTPACKETES_Msk = SHORTPACKETES::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    /// Access: write-only
    using KILLBKS = BitField<13, 1>;
    constexpr uint32_t KILLBKS_Pos = 13;
    constexpr uint32_t KILLBKS_Msk = KILLBKS::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONS = BitField<14, 1>;
    constexpr uint32_t FIFOCONS_Pos = 14;
    constexpr uint32_t FIFOCONS_Msk = FIFOCONS::mask;

    /// Endpoint Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using EPDISHDMAS = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAS_Pos = 16;
    constexpr uint32_t EPDISHDMAS_Msk = EPDISHDMAS::mask;

    /// NYET Token Disable Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using NYETDISS = BitField<17, 1>;
    constexpr uint32_t NYETDISS_Pos = 17;
    constexpr uint32_t NYETDISS_Msk = NYETDISS::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

    /// STALL Request Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using STALLRQS = BitField<19, 1>;
    constexpr uint32_t STALLRQS_Pos = 19;
    constexpr uint32_t STALLRQS_Msk = STALLRQS::mask;

}  // namespace deveptier[10]

/// DEVEPTIER0_ISOENPT - Device Endpoint Enable Register (n = 0)
namespace deveptier0_isoenpt {
    /// Transmitted IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINES = BitField<0, 1>;
    constexpr uint32_t TXINES_Pos = 0;
    constexpr uint32_t TXINES_Msk = TXINES::mask;

    /// Received OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTES = BitField<1, 1>;
    constexpr uint32_t RXOUTES_Pos = 1;
    constexpr uint32_t RXOUTES_Msk = RXOUTES::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFES = BitField<2, 1>;
    constexpr uint32_t UNDERFES_Pos = 2;
    constexpr uint32_t UNDERFES_Msk = UNDERFES::mask;

    /// High Bandwidth Isochronous IN Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using HBISOINERRES = BitField<3, 1>;
    constexpr uint32_t HBISOINERRES_Pos = 3;
    constexpr uint32_t HBISOINERRES_Msk = HBISOINERRES::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using HBISOFLUSHES = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHES_Pos = 4;
    constexpr uint32_t HBISOFLUSHES_Msk = HBISOFLUSHES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFES = BitField<5, 1>;
    constexpr uint32_t OVERFES_Pos = 5;
    constexpr uint32_t OVERFES_Msk = OVERFES::mask;

    /// CRC Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERRES = BitField<6, 1>;
    constexpr uint32_t CRCERRES_Pos = 6;
    constexpr uint32_t CRCERRES_Msk = CRCERRES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETES_Pos = 7;
    constexpr uint32_t SHORTPACKETES_Msk = SHORTPACKETES::mask;

    /// MData Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using MDATAES = BitField<8, 1>;
    constexpr uint32_t MDATAES_Pos = 8;
    constexpr uint32_t MDATAES_Msk = MDATAES::mask;

    /// DataX Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using DATAXES = BitField<9, 1>;
    constexpr uint32_t DATAXES_Pos = 9;
    constexpr uint32_t DATAXES_Msk = DATAXES::mask;

    /// Transaction Error Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using ERRORTRANSES = BitField<10, 1>;
    constexpr uint32_t ERRORTRANSES_Pos = 10;
    constexpr uint32_t ERRORTRANSES_Msk = ERRORTRANSES::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    /// Access: write-only
    using KILLBKS = BitField<13, 1>;
    constexpr uint32_t KILLBKS_Pos = 13;
    constexpr uint32_t KILLBKS_Msk = KILLBKS::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONS = BitField<14, 1>;
    constexpr uint32_t FIFOCONS_Pos = 14;
    constexpr uint32_t FIFOCONS_Msk = FIFOCONS::mask;

    /// Endpoint Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using EPDISHDMAS = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAS_Pos = 16;
    constexpr uint32_t EPDISHDMAS_Msk = EPDISHDMAS::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

    /// STALL Request Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using STALLRQS = BitField<19, 1>;
    constexpr uint32_t STALLRQS_Pos = 19;
    constexpr uint32_t STALLRQS_Msk = STALLRQS::mask;

}  // namespace deveptier0_isoenpt

/// DEVEPTIDR[10] - Device Endpoint Disable Register (n = 0)
namespace deveptidr[10] {
    /// Transmitted IN Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINEC = BitField<0, 1>;
    constexpr uint32_t TXINEC_Pos = 0;
    constexpr uint32_t TXINEC_Msk = TXINEC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTEC = BitField<1, 1>;
    constexpr uint32_t RXOUTEC_Pos = 1;
    constexpr uint32_t RXOUTEC_Msk = RXOUTEC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXSTPEC = BitField<2, 1>;
    constexpr uint32_t RXSTPEC_Pos = 2;
    constexpr uint32_t RXSTPEC_Msk = RXSTPEC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using NAKOUTEC = BitField<3, 1>;
    constexpr uint32_t NAKOUTEC_Pos = 3;
    constexpr uint32_t NAKOUTEC_Msk = NAKOUTEC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKINEC = BitField<4, 1>;
    constexpr uint32_t NAKINEC_Pos = 4;
    constexpr uint32_t NAKINEC_Msk = NAKINEC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFEC = BitField<5, 1>;
    constexpr uint32_t OVERFEC_Pos = 5;
    constexpr uint32_t OVERFEC_Msk = OVERFEC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using STALLEDEC = BitField<6, 1>;
    constexpr uint32_t STALLEDEC_Pos = 6;
    constexpr uint32_t STALLEDEC_Msk = STALLEDEC::mask;

    /// Shortpacket Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETEC_Pos = 7;
    constexpr uint32_t SHORTPACKETEC_Msk = SHORTPACKETEC::mask;

    /// Number of Busy Banks Interrupt Clear
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Clear
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Endpoint Interrupts Disable HDMA Request Clear
    /// Position: 16, Width: 1
    /// Access: write-only
    using EPDISHDMAC = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAC_Pos = 16;
    constexpr uint32_t EPDISHDMAC_Msk = EPDISHDMAC::mask;

    /// NYET Token Disable Clear
    /// Position: 17, Width: 1
    /// Access: write-only
    using NYETDISC = BitField<17, 1>;
    constexpr uint32_t NYETDISC_Pos = 17;
    constexpr uint32_t NYETDISC_Msk = NYETDISC::mask;

    /// STALL Request Clear
    /// Position: 19, Width: 1
    /// Access: write-only
    using STALLRQC = BitField<19, 1>;
    constexpr uint32_t STALLRQC_Pos = 19;
    constexpr uint32_t STALLRQC_Msk = STALLRQC::mask;

}  // namespace deveptidr[10]

/// DEVEPTIDR0_ISOENPT - Device Endpoint Disable Register (n = 0)
namespace deveptidr0_isoenpt {
    /// Transmitted IN Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXINEC = BitField<0, 1>;
    constexpr uint32_t TXINEC_Pos = 0;
    constexpr uint32_t TXINEC_Msk = TXINEC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXOUTEC = BitField<1, 1>;
    constexpr uint32_t RXOUTEC_Pos = 1;
    constexpr uint32_t RXOUTEC_Msk = RXOUTEC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFEC = BitField<2, 1>;
    constexpr uint32_t UNDERFEC_Pos = 2;
    constexpr uint32_t UNDERFEC_Msk = UNDERFEC::mask;

    /// High Bandwidth Isochronous IN Error Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using HBISOINERREC = BitField<3, 1>;
    constexpr uint32_t HBISOINERREC_Pos = 3;
    constexpr uint32_t HBISOINERREC_Msk = HBISOINERREC::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using HBISOFLUSHEC = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHEC_Pos = 4;
    constexpr uint32_t HBISOFLUSHEC_Msk = HBISOFLUSHEC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFEC = BitField<5, 1>;
    constexpr uint32_t OVERFEC_Pos = 5;
    constexpr uint32_t OVERFEC_Msk = OVERFEC::mask;

    /// CRC Error Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERREC = BitField<6, 1>;
    constexpr uint32_t CRCERREC_Pos = 6;
    constexpr uint32_t CRCERREC_Msk = CRCERREC::mask;

    /// Shortpacket Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETEC_Pos = 7;
    constexpr uint32_t SHORTPACKETEC_Msk = SHORTPACKETEC::mask;

    /// MData Interrupt Clear
    /// Position: 8, Width: 1
    /// Access: write-only
    using MDATEC = BitField<8, 1>;
    constexpr uint32_t MDATEC_Pos = 8;
    constexpr uint32_t MDATEC_Msk = MDATEC::mask;

    /// DataX Interrupt Clear
    /// Position: 9, Width: 1
    /// Access: write-only
    using DATAXEC = BitField<9, 1>;
    constexpr uint32_t DATAXEC_Pos = 9;
    constexpr uint32_t DATAXEC_Msk = DATAXEC::mask;

    /// Transaction Error Interrupt Clear
    /// Position: 10, Width: 1
    /// Access: write-only
    using ERRORTRANSEC = BitField<10, 1>;
    constexpr uint32_t ERRORTRANSEC_Pos = 10;
    constexpr uint32_t ERRORTRANSEC_Msk = ERRORTRANSEC::mask;

    /// Number of Busy Banks Interrupt Clear
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Clear
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Endpoint Interrupts Disable HDMA Request Clear
    /// Position: 16, Width: 1
    /// Access: write-only
    using EPDISHDMAC = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAC_Pos = 16;
    constexpr uint32_t EPDISHDMAC_Msk = EPDISHDMAC::mask;

}  // namespace deveptidr0_isoenpt

/// DEVDMANXTDSC1 - Device DMA Channel Next Descriptor Address Register (n = 1)
namespace devdmanxtdsc1 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc1

/// DEVDMAADDRESS1 - Device DMA Channel Address Register (n = 1)
namespace devdmaaddress1 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress1

/// DEVDMACONTROL1 - Device DMA Channel Control Register (n = 1)
namespace devdmacontrol1 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol1

/// DEVDMASTATUS1 - Device DMA Channel Status Register (n = 1)
namespace devdmastatus1 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus1

/// DEVDMANXTDSC2 - Device DMA Channel Next Descriptor Address Register (n = 2)
namespace devdmanxtdsc2 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc2

/// DEVDMAADDRESS2 - Device DMA Channel Address Register (n = 2)
namespace devdmaaddress2 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress2

/// DEVDMACONTROL2 - Device DMA Channel Control Register (n = 2)
namespace devdmacontrol2 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol2

/// DEVDMASTATUS2 - Device DMA Channel Status Register (n = 2)
namespace devdmastatus2 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus2

/// DEVDMANXTDSC3 - Device DMA Channel Next Descriptor Address Register (n = 3)
namespace devdmanxtdsc3 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc3

/// DEVDMAADDRESS3 - Device DMA Channel Address Register (n = 3)
namespace devdmaaddress3 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress3

/// DEVDMACONTROL3 - Device DMA Channel Control Register (n = 3)
namespace devdmacontrol3 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol3

/// DEVDMASTATUS3 - Device DMA Channel Status Register (n = 3)
namespace devdmastatus3 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus3

/// DEVDMANXTDSC4 - Device DMA Channel Next Descriptor Address Register (n = 4)
namespace devdmanxtdsc4 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc4

/// DEVDMAADDRESS4 - Device DMA Channel Address Register (n = 4)
namespace devdmaaddress4 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress4

/// DEVDMACONTROL4 - Device DMA Channel Control Register (n = 4)
namespace devdmacontrol4 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol4

/// DEVDMASTATUS4 - Device DMA Channel Status Register (n = 4)
namespace devdmastatus4 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus4

/// DEVDMANXTDSC5 - Device DMA Channel Next Descriptor Address Register (n = 5)
namespace devdmanxtdsc5 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc5

/// DEVDMAADDRESS5 - Device DMA Channel Address Register (n = 5)
namespace devdmaaddress5 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress5

/// DEVDMACONTROL5 - Device DMA Channel Control Register (n = 5)
namespace devdmacontrol5 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol5

/// DEVDMASTATUS5 - Device DMA Channel Status Register (n = 5)
namespace devdmastatus5 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus5

/// DEVDMANXTDSC6 - Device DMA Channel Next Descriptor Address Register (n = 6)
namespace devdmanxtdsc6 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc6

/// DEVDMAADDRESS6 - Device DMA Channel Address Register (n = 6)
namespace devdmaaddress6 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress6

/// DEVDMACONTROL6 - Device DMA Channel Control Register (n = 6)
namespace devdmacontrol6 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol6

/// DEVDMASTATUS6 - Device DMA Channel Status Register (n = 6)
namespace devdmastatus6 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus6

/// DEVDMANXTDSC7 - Device DMA Channel Next Descriptor Address Register (n = 7)
namespace devdmanxtdsc7 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc7

/// DEVDMAADDRESS7 - Device DMA Channel Address Register (n = 7)
namespace devdmaaddress7 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress7

/// DEVDMACONTROL7 - Device DMA Channel Control Register (n = 7)
namespace devdmacontrol7 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol7

/// DEVDMASTATUS7 - Device DMA Channel Status Register (n = 7)
namespace devdmastatus7 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus7

/// HSTCTRL - Host General Control Register
namespace hstctrl {
    /// Start of Frame Generation Enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SOFE = BitField<8, 1>;
    constexpr uint32_t SOFE_Pos = 8;
    constexpr uint32_t SOFE_Msk = SOFE::mask;

    /// Send USB Reset
    /// Position: 9, Width: 1
    /// Access: read-write
    using RESET = BitField<9, 1>;
    constexpr uint32_t RESET_Pos = 9;
    constexpr uint32_t RESET_Msk = RESET::mask;

    /// Send USB Resume
    /// Position: 10, Width: 1
    /// Access: read-write
    using RESUME = BitField<10, 1>;
    constexpr uint32_t RESUME_Pos = 10;
    constexpr uint32_t RESUME_Msk = RESUME::mask;

    /// Mode Configuration
    /// Position: 12, Width: 2
    /// Access: read-write
    using SPDCONF = BitField<12, 2>;
    constexpr uint32_t SPDCONF_Pos = 12;
    constexpr uint32_t SPDCONF_Msk = SPDCONF::mask;
    /// Enumerated values for SPDCONF
    namespace spdconf {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t LOW_POWER = 1;
        constexpr uint32_t HIGH_SPEED = 2;
        constexpr uint32_t FORCED_FS = 3;
    }

}  // namespace hstctrl

/// HSTISR - Host Global Interrupt Status Register
namespace hstisr {
    /// Device Connection Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using DCONNI = BitField<0, 1>;
    constexpr uint32_t DCONNI_Pos = 0;
    constexpr uint32_t DCONNI_Msk = DCONNI::mask;

    /// Device Disconnection Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using DDISCI = BitField<1, 1>;
    constexpr uint32_t DDISCI_Pos = 1;
    constexpr uint32_t DDISCI_Msk = DDISCI::mask;

    /// USB Reset Sent Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using RSTI = BitField<2, 1>;
    constexpr uint32_t RSTI_Pos = 2;
    constexpr uint32_t RSTI_Msk = RSTI::mask;

    /// Downstream Resume Sent Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using RSMEDI = BitField<3, 1>;
    constexpr uint32_t RSMEDI_Pos = 3;
    constexpr uint32_t RSMEDI_Msk = RSMEDI::mask;

    /// Upstream Resume Received Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using RXRSMI = BitField<4, 1>;
    constexpr uint32_t RXRSMI_Pos = 4;
    constexpr uint32_t RXRSMI_Msk = RXRSMI::mask;

    /// Host Start of Frame Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using HSOFI = BitField<5, 1>;
    constexpr uint32_t HSOFI_Pos = 5;
    constexpr uint32_t HSOFI_Msk = HSOFI::mask;

    /// Host Wake-Up Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using HWUPI = BitField<6, 1>;
    constexpr uint32_t HWUPI_Pos = 6;
    constexpr uint32_t HWUPI_Msk = HWUPI::mask;

    /// Pipe 0 Interrupt
    /// Position: 8, Width: 1
    /// Access: read-only
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt
    /// Position: 9, Width: 1
    /// Access: read-only
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt
    /// Position: 10, Width: 1
    /// Access: read-only
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt
    /// Position: 11, Width: 1
    /// Access: read-only
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt
    /// Position: 12, Width: 1
    /// Access: read-only
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt
    /// Position: 13, Width: 1
    /// Access: read-only
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt
    /// Position: 14, Width: 1
    /// Access: read-only
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt
    /// Position: 15, Width: 1
    /// Access: read-only
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt
    /// Position: 16, Width: 1
    /// Access: read-only
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt
    /// Position: 17, Width: 1
    /// Access: read-only
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt
    /// Position: 25, Width: 1
    /// Access: read-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt
    /// Position: 26, Width: 1
    /// Access: read-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt
    /// Position: 27, Width: 1
    /// Access: read-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt
    /// Position: 28, Width: 1
    /// Access: read-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt
    /// Position: 29, Width: 1
    /// Access: read-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt
    /// Position: 30, Width: 1
    /// Access: read-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace hstisr

/// HSTICR - Host Global Interrupt Clear Register
namespace hsticr {
    /// Device Connection Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using DCONNIC = BitField<0, 1>;
    constexpr uint32_t DCONNIC_Pos = 0;
    constexpr uint32_t DCONNIC_Msk = DCONNIC::mask;

    /// Device Disconnection Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using DDISCIC = BitField<1, 1>;
    constexpr uint32_t DDISCIC_Pos = 1;
    constexpr uint32_t DDISCIC_Msk = DDISCIC::mask;

    /// USB Reset Sent Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTIC = BitField<2, 1>;
    constexpr uint32_t RSTIC_Pos = 2;
    constexpr uint32_t RSTIC_Msk = RSTIC::mask;

    /// Downstream Resume Sent Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSMEDIC = BitField<3, 1>;
    constexpr uint32_t RSMEDIC_Pos = 3;
    constexpr uint32_t RSMEDIC_Msk = RSMEDIC::mask;

    /// Upstream Resume Received Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXRSMIC = BitField<4, 1>;
    constexpr uint32_t RXRSMIC_Pos = 4;
    constexpr uint32_t RXRSMIC_Msk = RXRSMIC::mask;

    /// Host Start of Frame Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using HSOFIC = BitField<5, 1>;
    constexpr uint32_t HSOFIC_Pos = 5;
    constexpr uint32_t HSOFIC_Msk = HSOFIC::mask;

    /// Host Wake-Up Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using HWUPIC = BitField<6, 1>;
    constexpr uint32_t HWUPIC_Pos = 6;
    constexpr uint32_t HWUPIC_Msk = HWUPIC::mask;

}  // namespace hsticr

/// HSTIFR - Host Global Interrupt Set Register
namespace hstifr {
    /// Device Connection Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using DCONNIS = BitField<0, 1>;
    constexpr uint32_t DCONNIS_Pos = 0;
    constexpr uint32_t DCONNIS_Msk = DCONNIS::mask;

    /// Device Disconnection Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using DDISCIS = BitField<1, 1>;
    constexpr uint32_t DDISCIS_Pos = 1;
    constexpr uint32_t DDISCIS_Msk = DDISCIS::mask;

    /// USB Reset Sent Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTIS = BitField<2, 1>;
    constexpr uint32_t RSTIS_Pos = 2;
    constexpr uint32_t RSTIS_Msk = RSTIS::mask;

    /// Downstream Resume Sent Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSMEDIS = BitField<3, 1>;
    constexpr uint32_t RSMEDIS_Pos = 3;
    constexpr uint32_t RSMEDIS_Msk = RSMEDIS::mask;

    /// Upstream Resume Received Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXRSMIS = BitField<4, 1>;
    constexpr uint32_t RXRSMIS_Pos = 4;
    constexpr uint32_t RXRSMIS_Msk = RXRSMIS::mask;

    /// Host Start of Frame Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using HSOFIS = BitField<5, 1>;
    constexpr uint32_t HSOFIS_Pos = 5;
    constexpr uint32_t HSOFIS_Msk = HSOFIS::mask;

    /// Host Wake-Up Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using HWUPIS = BitField<6, 1>;
    constexpr uint32_t HWUPIS_Pos = 6;
    constexpr uint32_t HWUPIS_Msk = HWUPIS::mask;

    /// DMA Channel 1 Interrupt Set
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Set
    /// Position: 26, Width: 1
    /// Access: write-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Set
    /// Position: 27, Width: 1
    /// Access: write-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Set
    /// Position: 28, Width: 1
    /// Access: write-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Set
    /// Position: 29, Width: 1
    /// Access: write-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Set
    /// Position: 30, Width: 1
    /// Access: write-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace hstifr

/// HSTIMR - Host Global Interrupt Mask Register
namespace hstimr {
    /// Device Connection Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using DCONNIE = BitField<0, 1>;
    constexpr uint32_t DCONNIE_Pos = 0;
    constexpr uint32_t DCONNIE_Msk = DCONNIE::mask;

    /// Device Disconnection Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: read-only
    using DDISCIE = BitField<1, 1>;
    constexpr uint32_t DDISCIE_Pos = 1;
    constexpr uint32_t DDISCIE_Msk = DDISCIE::mask;

    /// USB Reset Sent Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: read-only
    using RSTIE = BitField<2, 1>;
    constexpr uint32_t RSTIE_Pos = 2;
    constexpr uint32_t RSTIE_Msk = RSTIE::mask;

    /// Downstream Resume Sent Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: read-only
    using RSMEDIE = BitField<3, 1>;
    constexpr uint32_t RSMEDIE_Pos = 3;
    constexpr uint32_t RSMEDIE_Msk = RSMEDIE::mask;

    /// Upstream Resume Received Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-only
    using RXRSMIE = BitField<4, 1>;
    constexpr uint32_t RXRSMIE_Pos = 4;
    constexpr uint32_t RXRSMIE_Msk = RXRSMIE::mask;

    /// Host Start of Frame Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-only
    using HSOFIE = BitField<5, 1>;
    constexpr uint32_t HSOFIE_Pos = 5;
    constexpr uint32_t HSOFIE_Msk = HSOFIE::mask;

    /// Host Wake-Up Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-only
    using HWUPIE = BitField<6, 1>;
    constexpr uint32_t HWUPIE_Pos = 6;
    constexpr uint32_t HWUPIE_Msk = HWUPIE::mask;

    /// Pipe 0 Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: read-only
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: read-only
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: read-only
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: read-only
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: read-only
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: read-only
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: read-only
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: read-only
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: read-only
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: read-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: read-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: read-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: read-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Enable
    /// Position: 29, Width: 1
    /// Access: read-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Enable
    /// Position: 30, Width: 1
    /// Access: read-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace hstimr

/// HSTIDR - Host Global Interrupt Disable Register
namespace hstidr {
    /// Device Connection Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using DCONNIEC = BitField<0, 1>;
    constexpr uint32_t DCONNIEC_Pos = 0;
    constexpr uint32_t DCONNIEC_Msk = DCONNIEC::mask;

    /// Device Disconnection Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using DDISCIEC = BitField<1, 1>;
    constexpr uint32_t DDISCIEC_Pos = 1;
    constexpr uint32_t DDISCIEC_Msk = DDISCIEC::mask;

    /// USB Reset Sent Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTIEC = BitField<2, 1>;
    constexpr uint32_t RSTIEC_Pos = 2;
    constexpr uint32_t RSTIEC_Msk = RSTIEC::mask;

    /// Downstream Resume Sent Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSMEDIEC = BitField<3, 1>;
    constexpr uint32_t RSMEDIEC_Pos = 3;
    constexpr uint32_t RSMEDIEC_Msk = RSMEDIEC::mask;

    /// Upstream Resume Received Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXRSMIEC = BitField<4, 1>;
    constexpr uint32_t RXRSMIEC_Pos = 4;
    constexpr uint32_t RXRSMIEC_Msk = RXRSMIEC::mask;

    /// Host Start of Frame Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using HSOFIEC = BitField<5, 1>;
    constexpr uint32_t HSOFIEC_Pos = 5;
    constexpr uint32_t HSOFIEC_Msk = HSOFIEC::mask;

    /// Host Wake-Up Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using HWUPIEC = BitField<6, 1>;
    constexpr uint32_t HWUPIEC_Pos = 6;
    constexpr uint32_t HWUPIEC_Msk = HWUPIEC::mask;

    /// Pipe 0 Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace hstidr

/// HSTIER - Host Global Interrupt Enable Register
namespace hstier {
    /// Device Connection Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using DCONNIES = BitField<0, 1>;
    constexpr uint32_t DCONNIES_Pos = 0;
    constexpr uint32_t DCONNIES_Msk = DCONNIES::mask;

    /// Device Disconnection Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using DDISCIES = BitField<1, 1>;
    constexpr uint32_t DDISCIES_Pos = 1;
    constexpr uint32_t DDISCIES_Msk = DDISCIES::mask;

    /// USB Reset Sent Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTIES = BitField<2, 1>;
    constexpr uint32_t RSTIES_Pos = 2;
    constexpr uint32_t RSTIES_Msk = RSTIES::mask;

    /// Downstream Resume Sent Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSMEDIES = BitField<3, 1>;
    constexpr uint32_t RSMEDIES_Pos = 3;
    constexpr uint32_t RSMEDIES_Msk = RSMEDIES::mask;

    /// Upstream Resume Received Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXRSMIES = BitField<4, 1>;
    constexpr uint32_t RXRSMIES_Pos = 4;
    constexpr uint32_t RXRSMIES_Msk = RXRSMIES::mask;

    /// Host Start of Frame Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using HSOFIES = BitField<5, 1>;
    constexpr uint32_t HSOFIES_Pos = 5;
    constexpr uint32_t HSOFIES_Msk = HSOFIES::mask;

    /// Host Wake-Up Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using HWUPIES = BitField<6, 1>;
    constexpr uint32_t HWUPIES_Pos = 6;
    constexpr uint32_t HWUPIES_Msk = HWUPIES::mask;

    /// Pipe 0 Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

}  // namespace hstier

/// HSTPIP - Host Pipe Register
namespace hstpip {
    /// Pipe 0 Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using PEN0 = BitField<0, 1>;
    constexpr uint32_t PEN0_Pos = 0;
    constexpr uint32_t PEN0_Msk = PEN0::mask;

    /// Pipe 1 Enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using PEN1 = BitField<1, 1>;
    constexpr uint32_t PEN1_Pos = 1;
    constexpr uint32_t PEN1_Msk = PEN1::mask;

    /// Pipe 2 Enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using PEN2 = BitField<2, 1>;
    constexpr uint32_t PEN2_Pos = 2;
    constexpr uint32_t PEN2_Msk = PEN2::mask;

    /// Pipe 3 Enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using PEN3 = BitField<3, 1>;
    constexpr uint32_t PEN3_Pos = 3;
    constexpr uint32_t PEN3_Msk = PEN3::mask;

    /// Pipe 4 Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using PEN4 = BitField<4, 1>;
    constexpr uint32_t PEN4_Pos = 4;
    constexpr uint32_t PEN4_Msk = PEN4::mask;

    /// Pipe 5 Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using PEN5 = BitField<5, 1>;
    constexpr uint32_t PEN5_Pos = 5;
    constexpr uint32_t PEN5_Msk = PEN5::mask;

    /// Pipe 6 Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using PEN6 = BitField<6, 1>;
    constexpr uint32_t PEN6_Pos = 6;
    constexpr uint32_t PEN6_Msk = PEN6::mask;

    /// Pipe 7 Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using PEN7 = BitField<7, 1>;
    constexpr uint32_t PEN7_Pos = 7;
    constexpr uint32_t PEN7_Msk = PEN7::mask;

    /// Pipe 8 Enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using PEN8 = BitField<8, 1>;
    constexpr uint32_t PEN8_Pos = 8;
    constexpr uint32_t PEN8_Msk = PEN8::mask;

    /// Pipe 0 Reset
    /// Position: 16, Width: 1
    /// Access: read-write
    using PRST0 = BitField<16, 1>;
    constexpr uint32_t PRST0_Pos = 16;
    constexpr uint32_t PRST0_Msk = PRST0::mask;

    /// Pipe 1 Reset
    /// Position: 17, Width: 1
    /// Access: read-write
    using PRST1 = BitField<17, 1>;
    constexpr uint32_t PRST1_Pos = 17;
    constexpr uint32_t PRST1_Msk = PRST1::mask;

    /// Pipe 2 Reset
    /// Position: 18, Width: 1
    /// Access: read-write
    using PRST2 = BitField<18, 1>;
    constexpr uint32_t PRST2_Pos = 18;
    constexpr uint32_t PRST2_Msk = PRST2::mask;

    /// Pipe 3 Reset
    /// Position: 19, Width: 1
    /// Access: read-write
    using PRST3 = BitField<19, 1>;
    constexpr uint32_t PRST3_Pos = 19;
    constexpr uint32_t PRST3_Msk = PRST3::mask;

    /// Pipe 4 Reset
    /// Position: 20, Width: 1
    /// Access: read-write
    using PRST4 = BitField<20, 1>;
    constexpr uint32_t PRST4_Pos = 20;
    constexpr uint32_t PRST4_Msk = PRST4::mask;

    /// Pipe 5 Reset
    /// Position: 21, Width: 1
    /// Access: read-write
    using PRST5 = BitField<21, 1>;
    constexpr uint32_t PRST5_Pos = 21;
    constexpr uint32_t PRST5_Msk = PRST5::mask;

    /// Pipe 6 Reset
    /// Position: 22, Width: 1
    /// Access: read-write
    using PRST6 = BitField<22, 1>;
    constexpr uint32_t PRST6_Pos = 22;
    constexpr uint32_t PRST6_Msk = PRST6::mask;

    /// Pipe 7 Reset
    /// Position: 23, Width: 1
    /// Access: read-write
    using PRST7 = BitField<23, 1>;
    constexpr uint32_t PRST7_Pos = 23;
    constexpr uint32_t PRST7_Msk = PRST7::mask;

    /// Pipe 8 Reset
    /// Position: 24, Width: 1
    /// Access: read-write
    using PRST8 = BitField<24, 1>;
    constexpr uint32_t PRST8_Pos = 24;
    constexpr uint32_t PRST8_Msk = PRST8::mask;

}  // namespace hstpip

/// HSTFNUM - Host Frame Number Register
namespace hstfnum {
    /// Micro Frame Number
    /// Position: 0, Width: 3
    /// Access: read-write
    using MFNUM = BitField<0, 3>;
    constexpr uint32_t MFNUM_Pos = 0;
    constexpr uint32_t MFNUM_Msk = MFNUM::mask;

    /// Frame Number
    /// Position: 3, Width: 11
    /// Access: read-write
    using FNUM = BitField<3, 11>;
    constexpr uint32_t FNUM_Pos = 3;
    constexpr uint32_t FNUM_Msk = FNUM::mask;

    /// Frame Length
    /// Position: 16, Width: 8
    /// Access: read-write
    using FLENHIGH = BitField<16, 8>;
    constexpr uint32_t FLENHIGH_Pos = 16;
    constexpr uint32_t FLENHIGH_Msk = FLENHIGH::mask;

}  // namespace hstfnum

/// HSTADDR1 - Host Address 1 Register
namespace hstaddr1 {
    /// USB Host Address
    /// Position: 0, Width: 7
    /// Access: read-write
    using HSTADDRP0 = BitField<0, 7>;
    constexpr uint32_t HSTADDRP0_Pos = 0;
    constexpr uint32_t HSTADDRP0_Msk = HSTADDRP0::mask;

    /// USB Host Address
    /// Position: 8, Width: 7
    /// Access: read-write
    using HSTADDRP1 = BitField<8, 7>;
    constexpr uint32_t HSTADDRP1_Pos = 8;
    constexpr uint32_t HSTADDRP1_Msk = HSTADDRP1::mask;

    /// USB Host Address
    /// Position: 16, Width: 7
    /// Access: read-write
    using HSTADDRP2 = BitField<16, 7>;
    constexpr uint32_t HSTADDRP2_Pos = 16;
    constexpr uint32_t HSTADDRP2_Msk = HSTADDRP2::mask;

    /// USB Host Address
    /// Position: 24, Width: 7
    /// Access: read-write
    using HSTADDRP3 = BitField<24, 7>;
    constexpr uint32_t HSTADDRP3_Pos = 24;
    constexpr uint32_t HSTADDRP3_Msk = HSTADDRP3::mask;

}  // namespace hstaddr1

/// HSTADDR2 - Host Address 2 Register
namespace hstaddr2 {
    /// USB Host Address
    /// Position: 0, Width: 7
    /// Access: read-write
    using HSTADDRP4 = BitField<0, 7>;
    constexpr uint32_t HSTADDRP4_Pos = 0;
    constexpr uint32_t HSTADDRP4_Msk = HSTADDRP4::mask;

    /// USB Host Address
    /// Position: 8, Width: 7
    /// Access: read-write
    using HSTADDRP5 = BitField<8, 7>;
    constexpr uint32_t HSTADDRP5_Pos = 8;
    constexpr uint32_t HSTADDRP5_Msk = HSTADDRP5::mask;

    /// USB Host Address
    /// Position: 16, Width: 7
    /// Access: read-write
    using HSTADDRP6 = BitField<16, 7>;
    constexpr uint32_t HSTADDRP6_Pos = 16;
    constexpr uint32_t HSTADDRP6_Msk = HSTADDRP6::mask;

    /// USB Host Address
    /// Position: 24, Width: 7
    /// Access: read-write
    using HSTADDRP7 = BitField<24, 7>;
    constexpr uint32_t HSTADDRP7_Pos = 24;
    constexpr uint32_t HSTADDRP7_Msk = HSTADDRP7::mask;

}  // namespace hstaddr2

/// HSTADDR3 - Host Address 3 Register
namespace hstaddr3 {
    /// USB Host Address
    /// Position: 0, Width: 7
    /// Access: read-write
    using HSTADDRP8 = BitField<0, 7>;
    constexpr uint32_t HSTADDRP8_Pos = 0;
    constexpr uint32_t HSTADDRP8_Msk = HSTADDRP8::mask;

    /// USB Host Address
    /// Position: 8, Width: 7
    /// Access: read-write
    using HSTADDRP9 = BitField<8, 7>;
    constexpr uint32_t HSTADDRP9_Pos = 8;
    constexpr uint32_t HSTADDRP9_Msk = HSTADDRP9::mask;

}  // namespace hstaddr3

/// HSTPIPCFG[10] - Host Pipe Configuration Register (n = 0)
namespace hstpipcfg[10] {
    /// Pipe Memory Allocate
    /// Position: 1, Width: 1
    /// Access: read-write
    using ALLOC = BitField<1, 1>;
    constexpr uint32_t ALLOC_Pos = 1;
    constexpr uint32_t ALLOC_Msk = ALLOC::mask;

    /// Pipe Banks
    /// Position: 2, Width: 2
    /// Access: read-write
    using PBK = BitField<2, 2>;
    constexpr uint32_t PBK_Pos = 2;
    constexpr uint32_t PBK_Msk = PBK::mask;
    /// Enumerated values for PBK
    namespace pbk {
        constexpr uint32_t 1_BANK = 0;
        constexpr uint32_t 2_BANK = 1;
        constexpr uint32_t 3_BANK = 2;
    }

    /// Pipe Size
    /// Position: 4, Width: 3
    /// Access: read-write
    using PSIZE = BitField<4, 3>;
    constexpr uint32_t PSIZE_Pos = 4;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;
    /// Enumerated values for PSIZE
    namespace psize {
        constexpr uint32_t 8_BYTE = 0;
        constexpr uint32_t 16_BYTE = 1;
        constexpr uint32_t 32_BYTE = 2;
        constexpr uint32_t 64_BYTE = 3;
        constexpr uint32_t 128_BYTE = 4;
        constexpr uint32_t 256_BYTE = 5;
        constexpr uint32_t 512_BYTE = 6;
        constexpr uint32_t 1024_BYTE = 7;
    }

    /// Pipe Token
    /// Position: 8, Width: 2
    /// Access: read-write
    using PTOKEN = BitField<8, 2>;
    constexpr uint32_t PTOKEN_Pos = 8;
    constexpr uint32_t PTOKEN_Msk = PTOKEN::mask;
    /// Enumerated values for PTOKEN
    namespace ptoken {
        constexpr uint32_t SETUP = 0;
        constexpr uint32_t IN = 1;
        constexpr uint32_t OUT = 2;
    }

    /// Automatic Switch
    /// Position: 10, Width: 1
    /// Access: read-write
    using AUTOSW = BitField<10, 1>;
    constexpr uint32_t AUTOSW_Pos = 10;
    constexpr uint32_t AUTOSW_Msk = AUTOSW::mask;

    /// Pipe Type
    /// Position: 12, Width: 2
    /// Access: read-write
    using PTYPE = BitField<12, 2>;
    constexpr uint32_t PTYPE_Pos = 12;
    constexpr uint32_t PTYPE_Msk = PTYPE::mask;
    /// Enumerated values for PTYPE
    namespace ptype {
        constexpr uint32_t CTRL = 0;
        constexpr uint32_t ISO = 1;
        constexpr uint32_t BLK = 2;
        constexpr uint32_t INTRPT = 3;
    }

    /// Pipe Endpoint Number
    /// Position: 16, Width: 4
    /// Access: read-write
    using PEPNUM = BitField<16, 4>;
    constexpr uint32_t PEPNUM_Pos = 16;
    constexpr uint32_t PEPNUM_Msk = PEPNUM::mask;

    /// Pipe Interrupt Request Frequency
    /// Position: 24, Width: 8
    /// Access: read-write
    using INTFRQ = BitField<24, 8>;
    constexpr uint32_t INTFRQ_Pos = 24;
    constexpr uint32_t INTFRQ_Msk = INTFRQ::mask;

}  // namespace hstpipcfg[10]

/// HSTPIPCFG0_HSBOHSCP - Host Pipe Configuration Register (n = 0)
namespace hstpipcfg0_hsbohscp {
    /// Pipe Memory Allocate
    /// Position: 1, Width: 1
    /// Access: read-write
    using ALLOC = BitField<1, 1>;
    constexpr uint32_t ALLOC_Pos = 1;
    constexpr uint32_t ALLOC_Msk = ALLOC::mask;

    /// Pipe Banks
    /// Position: 2, Width: 2
    /// Access: read-write
    using PBK = BitField<2, 2>;
    constexpr uint32_t PBK_Pos = 2;
    constexpr uint32_t PBK_Msk = PBK::mask;
    /// Enumerated values for PBK
    namespace pbk {
        constexpr uint32_t 1_BANK = 0;
        constexpr uint32_t 2_BANK = 1;
        constexpr uint32_t 3_BANK = 2;
    }

    /// Pipe Size
    /// Position: 4, Width: 3
    /// Access: read-write
    using PSIZE = BitField<4, 3>;
    constexpr uint32_t PSIZE_Pos = 4;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;
    /// Enumerated values for PSIZE
    namespace psize {
        constexpr uint32_t 8_BYTE = 0;
        constexpr uint32_t 16_BYTE = 1;
        constexpr uint32_t 32_BYTE = 2;
        constexpr uint32_t 64_BYTE = 3;
        constexpr uint32_t 128_BYTE = 4;
        constexpr uint32_t 256_BYTE = 5;
        constexpr uint32_t 512_BYTE = 6;
        constexpr uint32_t 1024_BYTE = 7;
    }

    /// Pipe Token
    /// Position: 8, Width: 2
    /// Access: read-write
    using PTOKEN = BitField<8, 2>;
    constexpr uint32_t PTOKEN_Pos = 8;
    constexpr uint32_t PTOKEN_Msk = PTOKEN::mask;
    /// Enumerated values for PTOKEN
    namespace ptoken {
        constexpr uint32_t SETUP = 0;
        constexpr uint32_t IN = 1;
        constexpr uint32_t OUT = 2;
    }

    /// Automatic Switch
    /// Position: 10, Width: 1
    /// Access: read-write
    using AUTOSW = BitField<10, 1>;
    constexpr uint32_t AUTOSW_Pos = 10;
    constexpr uint32_t AUTOSW_Msk = AUTOSW::mask;

    /// Pipe Type
    /// Position: 12, Width: 2
    /// Access: read-write
    using PTYPE = BitField<12, 2>;
    constexpr uint32_t PTYPE_Pos = 12;
    constexpr uint32_t PTYPE_Msk = PTYPE::mask;
    /// Enumerated values for PTYPE
    namespace ptype {
        constexpr uint32_t CTRL = 0;
        constexpr uint32_t BLK = 2;
    }

    /// Pipe Endpoint Number
    /// Position: 16, Width: 4
    /// Access: read-write
    using PEPNUM = BitField<16, 4>;
    constexpr uint32_t PEPNUM_Pos = 16;
    constexpr uint32_t PEPNUM_Msk = PEPNUM::mask;

    /// Ping Enable
    /// Position: 20, Width: 1
    /// Access: read-write
    using PINGEN = BitField<20, 1>;
    constexpr uint32_t PINGEN_Pos = 20;
    constexpr uint32_t PINGEN_Msk = PINGEN::mask;

    /// Binterval Parameter for the Bulk-Out/Ping Transaction
    /// Position: 24, Width: 8
    /// Access: read-write
    using BINTERVAL = BitField<24, 8>;
    constexpr uint32_t BINTERVAL_Pos = 24;
    constexpr uint32_t BINTERVAL_Msk = BINTERVAL::mask;

}  // namespace hstpipcfg0_hsbohscp

/// HSTPIPISR[10] - Host Pipe Status Register (n = 0)
namespace hstpipisr[10] {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Transmitted SETUP Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXSTPI = BitField<2, 1>;
    constexpr uint32_t TXSTPI_Pos = 2;
    constexpr uint32_t TXSTPI_Msk = TXSTPI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// Received STALLed Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using RXSTALLDI = BitField<6, 1>;
    constexpr uint32_t RXSTALLDI_Pos = 6;
    constexpr uint32_t RXSTALLDI_Msk = RXSTALLDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    /// Access: read-only
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    /// Access: read-only
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t 0_BUSY = 0;
        constexpr uint32_t 1_BUSY = 1;
        constexpr uint32_t 2_BUSY = 2;
        constexpr uint32_t 3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    /// Access: read-only
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read-write Allowed
    /// Position: 16, Width: 1
    /// Access: read-only
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    /// Access: read-only
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr[10]

/// HSTPIPISR0_INTPIPES - Host Pipe Status Register (n = 0)
namespace hstpipisr0_intpipes {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using UNDERFI = BitField<2, 1>;
    constexpr uint32_t UNDERFI_Pos = 2;
    constexpr uint32_t UNDERFI_Msk = UNDERFI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// Received STALLed Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using RXSTALLDI = BitField<6, 1>;
    constexpr uint32_t RXSTALLDI_Pos = 6;
    constexpr uint32_t RXSTALLDI_Msk = RXSTALLDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    /// Access: read-only
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    /// Access: read-only
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t 0_BUSY = 0;
        constexpr uint32_t 1_BUSY = 1;
        constexpr uint32_t 2_BUSY = 2;
        constexpr uint32_t 3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    /// Access: read-only
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read-write Allowed
    /// Position: 16, Width: 1
    /// Access: read-only
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    /// Access: read-only
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr0_intpipes

/// HSTPIPISR0_ISOPIPES - Host Pipe Status Register (n = 0)
namespace hstpipisr0_isopipes {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using UNDERFI = BitField<2, 1>;
    constexpr uint32_t UNDERFI_Pos = 2;
    constexpr uint32_t UNDERFI_Msk = UNDERFI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// CRC Error Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using CRCERRI = BitField<6, 1>;
    constexpr uint32_t CRCERRI_Pos = 6;
    constexpr uint32_t CRCERRI_Msk = CRCERRI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    /// Access: read-only
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    /// Access: read-only
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t 0_BUSY = 0;
        constexpr uint32_t 1_BUSY = 1;
        constexpr uint32_t 2_BUSY = 2;
        constexpr uint32_t 3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    /// Access: read-only
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read-write Allowed
    /// Position: 16, Width: 1
    /// Access: read-only
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    /// Access: read-only
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr0_isopipes

/// HSTPIPICR[10] - Host Pipe Clear Register (n = 0)
namespace hstpipicr[10] {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Transmitted SETUP Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXSTPIC = BitField<2, 1>;
    constexpr uint32_t TXSTPIC_Pos = 2;
    constexpr uint32_t TXSTPIC_Msk = TXSTPIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// Received STALLed Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDIC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIC_Pos = 6;
    constexpr uint32_t RXSTALLDIC_Msk = RXSTALLDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr[10]

/// HSTPIPICR0_INTPIPES - Host Pipe Clear Register (n = 0)
namespace hstpipicr0_intpipes {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIC = BitField<2, 1>;
    constexpr uint32_t UNDERFIC_Pos = 2;
    constexpr uint32_t UNDERFIC_Msk = UNDERFIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// Received STALLed Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDIC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIC_Pos = 6;
    constexpr uint32_t RXSTALLDIC_Msk = RXSTALLDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr0_intpipes

/// HSTPIPICR0_ISOPIPES - Host Pipe Clear Register (n = 0)
namespace hstpipicr0_isopipes {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIC = BitField<2, 1>;
    constexpr uint32_t UNDERFIC_Pos = 2;
    constexpr uint32_t UNDERFIC_Msk = UNDERFIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// CRC Error Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERRIC = BitField<6, 1>;
    constexpr uint32_t CRCERRIC_Pos = 6;
    constexpr uint32_t CRCERRIC_Msk = CRCERRIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr0_isopipes

/// HSTPIPIFR[10] - Host Pipe Set Register (n = 0)
namespace hstpipifr[10] {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Transmitted SETUP Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXSTPIS = BitField<2, 1>;
    constexpr uint32_t TXSTPIS_Pos = 2;
    constexpr uint32_t TXSTPIS_Msk = TXSTPIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// Received STALLed Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDIS = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIS_Pos = 6;
    constexpr uint32_t RXSTALLDIS_Msk = RXSTALLDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr[10]

/// HSTPIPIFR0_INTPIPES - Host Pipe Set Register (n = 0)
namespace hstpipifr0_intpipes {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Underflow Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIS = BitField<2, 1>;
    constexpr uint32_t UNDERFIS_Pos = 2;
    constexpr uint32_t UNDERFIS_Msk = UNDERFIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// Received STALLed Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDIS = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIS_Pos = 6;
    constexpr uint32_t RXSTALLDIS_Msk = RXSTALLDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr0_intpipes

/// HSTPIPIFR0_ISOPIPES - Host Pipe Set Register (n = 0)
namespace hstpipifr0_isopipes {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Underflow Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIS = BitField<2, 1>;
    constexpr uint32_t UNDERFIS_Pos = 2;
    constexpr uint32_t UNDERFIS_Msk = UNDERFIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// CRC Error Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERRIS = BitField<6, 1>;
    constexpr uint32_t CRCERRIS_Pos = 6;
    constexpr uint32_t CRCERRIS_Msk = CRCERRIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr0_isopipes

/// HSTPIPIMR[10] - Host Pipe Mask Register (n = 0)
namespace hstpipimr[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Transmitted SETUP Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXSTPE = BitField<2, 1>;
    constexpr uint32_t TXSTPE_Pos = 2;
    constexpr uint32_t TXSTPE_Msk = TXSTPE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: read-only
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-only
    using RXSTALLDE = BitField<6, 1>;
    constexpr uint32_t RXSTALLDE_Pos = 6;
    constexpr uint32_t RXSTALLDE_Msk = RXSTALLDE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: read-only
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: read-only
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: read-only
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    /// Access: read-only
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    /// Access: read-only
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr[10]

/// HSTPIPIMR0_INTPIPES - Host Pipe Mask Register (n = 0)
namespace hstpipimr0_intpipes {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: read-only
    using UNDERFIE = BitField<2, 1>;
    constexpr uint32_t UNDERFIE_Pos = 2;
    constexpr uint32_t UNDERFIE_Msk = UNDERFIE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: read-only
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-only
    using RXSTALLDE = BitField<6, 1>;
    constexpr uint32_t RXSTALLDE_Pos = 6;
    constexpr uint32_t RXSTALLDE_Msk = RXSTALLDE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: read-only
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: read-only
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: read-only
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    /// Access: read-only
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    /// Access: read-only
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr0_intpipes

/// HSTPIPIMR0_ISOPIPES - Host Pipe Mask Register (n = 0)
namespace hstpipimr0_isopipes {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: read-only
    using UNDERFIE = BitField<2, 1>;
    constexpr uint32_t UNDERFIE_Pos = 2;
    constexpr uint32_t UNDERFIE_Msk = UNDERFIE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: read-only
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-only
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// CRC Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-only
    using CRCERRE = BitField<6, 1>;
    constexpr uint32_t CRCERRE_Pos = 6;
    constexpr uint32_t CRCERRE_Msk = CRCERRE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: read-only
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: read-only
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    /// Access: read-only
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: read-only
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    /// Access: read-only
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    /// Access: read-only
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr0_isopipes

/// HSTPIPIER[10] - Host Pipe Enable Register (n = 0)
namespace hstpipier[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Transmitted SETUP Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXSTPES = BitField<2, 1>;
    constexpr uint32_t TXSTPES_Pos = 2;
    constexpr uint32_t TXSTPES_Msk = TXSTPES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDES = BitField<6, 1>;
    constexpr uint32_t RXSTALLDES_Pos = 6;
    constexpr uint32_t RXSTALLDES_Msk = RXSTALLDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier[10]

/// HSTPIPIER0_INTPIPES - Host Pipe Enable Register (n = 0)
namespace hstpipier0_intpipes {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIES = BitField<2, 1>;
    constexpr uint32_t UNDERFIES_Pos = 2;
    constexpr uint32_t UNDERFIES_Msk = UNDERFIES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDES = BitField<6, 1>;
    constexpr uint32_t RXSTALLDES_Pos = 6;
    constexpr uint32_t RXSTALLDES_Msk = RXSTALLDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier0_intpipes

/// HSTPIPIER0_ISOPIPES - Host Pipe Enable Register (n = 0)
namespace hstpipier0_isopipes {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIES = BitField<2, 1>;
    constexpr uint32_t UNDERFIES_Pos = 2;
    constexpr uint32_t UNDERFIES_Msk = UNDERFIES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// CRC Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERRES = BitField<6, 1>;
    constexpr uint32_t CRCERRES_Pos = 6;
    constexpr uint32_t CRCERRES_Msk = CRCERRES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier0_isopipes

/// HSTPIPIDR[10] - Host Pipe Disable Register (n = 0)
namespace hstpipidr[10] {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Transmitted SETUP Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXSTPEC = BitField<2, 1>;
    constexpr uint32_t TXSTPEC_Pos = 2;
    constexpr uint32_t TXSTPEC_Msk = TXSTPEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// Received STALLed Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDEC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDEC_Pos = 6;
    constexpr uint32_t RXSTALLDEC_Msk = RXSTALLDEC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr[10]

/// HSTPIPIDR0_INTPIPES - Host Pipe Disable Register (n = 0)
namespace hstpipidr0_intpipes {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Underflow Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIEC = BitField<2, 1>;
    constexpr uint32_t UNDERFIEC_Pos = 2;
    constexpr uint32_t UNDERFIEC_Msk = UNDERFIEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// Received STALLed Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using RXSTALLDEC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDEC_Pos = 6;
    constexpr uint32_t RXSTALLDEC_Msk = RXSTALLDEC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr0_intpipes

/// HSTPIPIDR0_ISOPIPES - Host Pipe Disable Register (n = 0)
namespace hstpipidr0_isopipes {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Underflow Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using UNDERFIEC = BitField<2, 1>;
    constexpr uint32_t UNDERFIEC_Pos = 2;
    constexpr uint32_t UNDERFIEC_Msk = UNDERFIEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// CRC Error Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using CRCERREC = BitField<6, 1>;
    constexpr uint32_t CRCERREC_Pos = 6;
    constexpr uint32_t CRCERREC_Msk = CRCERREC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr0_isopipes

/// HSTPIPINRQ[10] - Host Pipe IN Request Register (n = 0)
namespace hstpipinrq[10] {
    /// IN Request Number before Freeze
    /// Position: 0, Width: 8
    /// Access: read-write
    using INRQ = BitField<0, 8>;
    constexpr uint32_t INRQ_Pos = 0;
    constexpr uint32_t INRQ_Msk = INRQ::mask;

    /// IN Request Mode
    /// Position: 8, Width: 1
    /// Access: read-write
    using INMODE = BitField<8, 1>;
    constexpr uint32_t INMODE_Pos = 8;
    constexpr uint32_t INMODE_Msk = INMODE::mask;

}  // namespace hstpipinrq[10]

/// HSTPIPERR[10] - Host Pipe Error Register (n = 0)
namespace hstpiperr[10] {
    /// Data Toggle Error
    /// Position: 0, Width: 1
    /// Access: read-write
    using DATATGL = BitField<0, 1>;
    constexpr uint32_t DATATGL_Pos = 0;
    constexpr uint32_t DATATGL_Msk = DATATGL::mask;

    /// Data PID Error
    /// Position: 1, Width: 1
    /// Access: read-write
    using DATAPID = BitField<1, 1>;
    constexpr uint32_t DATAPID_Pos = 1;
    constexpr uint32_t DATAPID_Msk = DATAPID::mask;

    /// PID Error
    /// Position: 2, Width: 1
    /// Access: read-write
    using PID = BitField<2, 1>;
    constexpr uint32_t PID_Pos = 2;
    constexpr uint32_t PID_Msk = PID::mask;

    /// Time-Out Error
    /// Position: 3, Width: 1
    /// Access: read-write
    using TIMEOUT = BitField<3, 1>;
    constexpr uint32_t TIMEOUT_Pos = 3;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// CRC16 Error
    /// Position: 4, Width: 1
    /// Access: read-write
    using CRC16 = BitField<4, 1>;
    constexpr uint32_t CRC16_Pos = 4;
    constexpr uint32_t CRC16_Msk = CRC16::mask;

    /// Error Counter
    /// Position: 5, Width: 2
    /// Access: read-write
    using COUNTER = BitField<5, 2>;
    constexpr uint32_t COUNTER_Pos = 5;
    constexpr uint32_t COUNTER_Msk = COUNTER::mask;

}  // namespace hstpiperr[10]

/// HSTDMANXTDSC1 - Host DMA Channel Next Descriptor Address Register (n = 1)
namespace hstdmanxtdsc1 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc1

/// HSTDMAADDRESS1 - Host DMA Channel Address Register (n = 1)
namespace hstdmaaddress1 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress1

/// HSTDMACONTROL1 - Host DMA Channel Control Register (n = 1)
namespace hstdmacontrol1 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol1

/// HSTDMASTATUS1 - Host DMA Channel Status Register (n = 1)
namespace hstdmastatus1 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus1

/// HSTDMANXTDSC2 - Host DMA Channel Next Descriptor Address Register (n = 2)
namespace hstdmanxtdsc2 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc2

/// HSTDMAADDRESS2 - Host DMA Channel Address Register (n = 2)
namespace hstdmaaddress2 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress2

/// HSTDMACONTROL2 - Host DMA Channel Control Register (n = 2)
namespace hstdmacontrol2 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol2

/// HSTDMASTATUS2 - Host DMA Channel Status Register (n = 2)
namespace hstdmastatus2 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus2

/// HSTDMANXTDSC3 - Host DMA Channel Next Descriptor Address Register (n = 3)
namespace hstdmanxtdsc3 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc3

/// HSTDMAADDRESS3 - Host DMA Channel Address Register (n = 3)
namespace hstdmaaddress3 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress3

/// HSTDMACONTROL3 - Host DMA Channel Control Register (n = 3)
namespace hstdmacontrol3 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol3

/// HSTDMASTATUS3 - Host DMA Channel Status Register (n = 3)
namespace hstdmastatus3 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus3

/// HSTDMANXTDSC4 - Host DMA Channel Next Descriptor Address Register (n = 4)
namespace hstdmanxtdsc4 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc4

/// HSTDMAADDRESS4 - Host DMA Channel Address Register (n = 4)
namespace hstdmaaddress4 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress4

/// HSTDMACONTROL4 - Host DMA Channel Control Register (n = 4)
namespace hstdmacontrol4 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol4

/// HSTDMASTATUS4 - Host DMA Channel Status Register (n = 4)
namespace hstdmastatus4 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus4

/// HSTDMANXTDSC5 - Host DMA Channel Next Descriptor Address Register (n = 5)
namespace hstdmanxtdsc5 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc5

/// HSTDMAADDRESS5 - Host DMA Channel Address Register (n = 5)
namespace hstdmaaddress5 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress5

/// HSTDMACONTROL5 - Host DMA Channel Control Register (n = 5)
namespace hstdmacontrol5 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol5

/// HSTDMASTATUS5 - Host DMA Channel Status Register (n = 5)
namespace hstdmastatus5 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus5

/// HSTDMANXTDSC6 - Host DMA Channel Next Descriptor Address Register (n = 6)
namespace hstdmanxtdsc6 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc6

/// HSTDMAADDRESS6 - Host DMA Channel Address Register (n = 6)
namespace hstdmaaddress6 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress6

/// HSTDMACONTROL6 - Host DMA Channel Control Register (n = 6)
namespace hstdmacontrol6 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol6

/// HSTDMASTATUS6 - Host DMA Channel Status Register (n = 6)
namespace hstdmastatus6 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus6

/// HSTDMANXTDSC7 - Host DMA Channel Next Descriptor Address Register (n = 7)
namespace hstdmanxtdsc7 {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc7

/// HSTDMAADDRESS7 - Host DMA Channel Address Register (n = 7)
namespace hstdmaaddress7 {
    /// Buffer Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress7

/// HSTDMACONTROL7 - Host DMA Channel Control Register (n = 7)
namespace hstdmacontrol7 {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    /// Access: read-write
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable (Control)
    /// Position: 2, Width: 1
    /// Access: read-write
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    /// Access: read-write
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol7

/// HSTDMASTATUS7 - Host DMA Channel Status Register (n = 7)
namespace hstdmastatus7 {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    /// Access: read-write
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus7

/// CTRL - General Control Register
namespace ctrl {
    /// ID Transition Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using IDTE = BitField<0, 1>;
    constexpr uint32_t IDTE_Pos = 0;
    constexpr uint32_t IDTE_Msk = IDTE::mask;

    /// VBus Transition Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using VBUSTE = BitField<1, 1>;
    constexpr uint32_t VBUSTE_Pos = 1;
    constexpr uint32_t VBUSTE_Msk = VBUSTE::mask;

    /// SRP Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using SRPE = BitField<2, 1>;
    constexpr uint32_t SRPE_Pos = 2;
    constexpr uint32_t SRPE_Msk = SRPE::mask;

    /// VBus Error Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using VBERRE = BitField<3, 1>;
    constexpr uint32_t VBERRE_Pos = 3;
    constexpr uint32_t VBERRE_Msk = VBERRE::mask;

    /// B-Connection Error Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using BCERRE = BitField<4, 1>;
    constexpr uint32_t BCERRE_Pos = 4;
    constexpr uint32_t BCERRE_Msk = BCERRE::mask;

    /// Role Exchange Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: read-write
    using ROLEEXE = BitField<5, 1>;
    constexpr uint32_t ROLEEXE_Pos = 5;
    constexpr uint32_t ROLEEXE_Msk = ROLEEXE::mask;

    /// HNP Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using HNPERRE = BitField<6, 1>;
    constexpr uint32_t HNPERRE_Pos = 6;
    constexpr uint32_t HNPERRE_Msk = HNPERRE::mask;

    /// Suspend Time-Out Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using STOE = BitField<7, 1>;
    constexpr uint32_t STOE_Pos = 7;
    constexpr uint32_t STOE_Msk = STOE::mask;

    /// VBus Hardware Control
    /// Position: 8, Width: 1
    /// Access: read-write
    using VBUSHWC = BitField<8, 1>;
    constexpr uint32_t VBUSHWC_Pos = 8;
    constexpr uint32_t VBUSHWC_Msk = VBUSHWC::mask;

    /// SRP Selection
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRPSEL = BitField<9, 1>;
    constexpr uint32_t SRPSEL_Pos = 9;
    constexpr uint32_t SRPSEL_Msk = SRPSEL::mask;

    /// SRP Request
    /// Position: 10, Width: 1
    /// Access: read-write
    using SRPREQ = BitField<10, 1>;
    constexpr uint32_t SRPREQ_Pos = 10;
    constexpr uint32_t SRPREQ_Msk = SRPREQ::mask;

    /// HNP Request
    /// Position: 11, Width: 1
    /// Access: read-write
    using HNPREQ = BitField<11, 1>;
    constexpr uint32_t HNPREQ_Pos = 11;
    constexpr uint32_t HNPREQ_Msk = HNPREQ::mask;

    /// OTG Pad Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using OTGPADE = BitField<12, 1>;
    constexpr uint32_t OTGPADE_Pos = 12;
    constexpr uint32_t OTGPADE_Msk = OTGPADE::mask;

    /// VBus Polarity Off
    /// Position: 13, Width: 1
    /// Access: read-write
    using VBUSPO = BitField<13, 1>;
    constexpr uint32_t VBUSPO_Pos = 13;
    constexpr uint32_t VBUSPO_Msk = VBUSPO::mask;

    /// Freeze USB Clock
    /// Position: 14, Width: 1
    /// Access: read-write
    using FRZCLK = BitField<14, 1>;
    constexpr uint32_t FRZCLK_Pos = 14;
    constexpr uint32_t FRZCLK_Msk = FRZCLK::mask;

    /// UOTGHS Enable
    /// Position: 15, Width: 1
    /// Access: read-write
    using USBE = BitField<15, 1>;
    constexpr uint32_t USBE_Pos = 15;
    constexpr uint32_t USBE_Msk = USBE::mask;

    /// Timer Value
    /// Position: 16, Width: 2
    /// Access: read-write
    using TIMVALUE = BitField<16, 2>;
    constexpr uint32_t TIMVALUE_Pos = 16;
    constexpr uint32_t TIMVALUE_Msk = TIMVALUE::mask;

    /// Timer Page
    /// Position: 20, Width: 2
    /// Access: read-write
    using TIMPAGE = BitField<20, 2>;
    constexpr uint32_t TIMPAGE_Pos = 20;
    constexpr uint32_t TIMPAGE_Msk = TIMPAGE::mask;

    /// Timer Access Unlock
    /// Position: 22, Width: 1
    /// Access: read-write
    using UNLOCK = BitField<22, 1>;
    constexpr uint32_t UNLOCK_Pos = 22;
    constexpr uint32_t UNLOCK_Msk = UNLOCK::mask;

    /// UOTGID Pin Enable
    /// Position: 24, Width: 1
    /// Access: read-write
    using UIDE = BitField<24, 1>;
    constexpr uint32_t UIDE_Pos = 24;
    constexpr uint32_t UIDE_Msk = UIDE::mask;
    /// Enumerated values for UIDE
    namespace uide {
        constexpr uint32_t UIMOD = 0;
        constexpr uint32_t UOTGID = 1;
    }

    /// UOTGHS Mode
    /// Position: 25, Width: 1
    /// Access: read-write
    using UIMOD = BitField<25, 1>;
    constexpr uint32_t UIMOD_Pos = 25;
    constexpr uint32_t UIMOD_Msk = UIMOD::mask;
    /// Enumerated values for UIMOD
    namespace uimod {
        constexpr uint32_t HOST = 0;
        constexpr uint32_t DEVICE = 1;
    }

}  // namespace ctrl

/// SR - General Status Register
namespace sr {
    /// ID Transition Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using IDTI = BitField<0, 1>;
    constexpr uint32_t IDTI_Pos = 0;
    constexpr uint32_t IDTI_Msk = IDTI::mask;

    /// VBus Transition Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using VBUSTI = BitField<1, 1>;
    constexpr uint32_t VBUSTI_Pos = 1;
    constexpr uint32_t VBUSTI_Msk = VBUSTI::mask;

    /// SRP Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using SRPI = BitField<2, 1>;
    constexpr uint32_t SRPI_Pos = 2;
    constexpr uint32_t SRPI_Msk = SRPI::mask;

    /// VBus Error Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using VBERRI = BitField<3, 1>;
    constexpr uint32_t VBERRI_Pos = 3;
    constexpr uint32_t VBERRI_Msk = VBERRI::mask;

    /// B-Connection Error Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using BCERRI = BitField<4, 1>;
    constexpr uint32_t BCERRI_Pos = 4;
    constexpr uint32_t BCERRI_Msk = BCERRI::mask;

    /// Role Exchange Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using ROLEEXI = BitField<5, 1>;
    constexpr uint32_t ROLEEXI_Pos = 5;
    constexpr uint32_t ROLEEXI_Msk = ROLEEXI::mask;

    /// HNP Error Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using HNPERRI = BitField<6, 1>;
    constexpr uint32_t HNPERRI_Pos = 6;
    constexpr uint32_t HNPERRI_Msk = HNPERRI::mask;

    /// Suspend Time-Out Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using STOI = BitField<7, 1>;
    constexpr uint32_t STOI_Pos = 7;
    constexpr uint32_t STOI_Msk = STOI::mask;

    /// VBus Request
    /// Position: 9, Width: 1
    /// Access: read-only
    using VBUSRQ = BitField<9, 1>;
    constexpr uint32_t VBUSRQ_Pos = 9;
    constexpr uint32_t VBUSRQ_Msk = VBUSRQ::mask;

    /// UOTGID Pin State
    /// Position: 10, Width: 1
    /// Access: read-only
    using ID = BitField<10, 1>;
    constexpr uint32_t ID_Pos = 10;
    constexpr uint32_t ID_Msk = ID::mask;

    /// VBus Level
    /// Position: 11, Width: 1
    /// Access: read-only
    using VBUS = BitField<11, 1>;
    constexpr uint32_t VBUS_Pos = 11;
    constexpr uint32_t VBUS_Msk = VBUS::mask;

    /// Speed Status
    /// Position: 12, Width: 2
    /// Access: read-only
    using SPEED = BitField<12, 2>;
    constexpr uint32_t SPEED_Pos = 12;
    constexpr uint32_t SPEED_Msk = SPEED::mask;
    /// Enumerated values for SPEED
    namespace speed {
        constexpr uint32_t FULL_SPEED = 0;
        constexpr uint32_t HIGH_SPEED = 1;
        constexpr uint32_t LOW_SPEED = 2;
    }

    /// UTMI Clock Usable
    /// Position: 14, Width: 1
    /// Access: read-only
    using CLKUSABLE = BitField<14, 1>;
    constexpr uint32_t CLKUSABLE_Pos = 14;
    constexpr uint32_t CLKUSABLE_Msk = CLKUSABLE::mask;

}  // namespace sr

/// SCR - General Status Clear Register
namespace scr {
    /// ID Transition Interrupt Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using IDTIC = BitField<0, 1>;
    constexpr uint32_t IDTIC_Pos = 0;
    constexpr uint32_t IDTIC_Msk = IDTIC::mask;

    /// VBus Transition Interrupt Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using VBUSTIC = BitField<1, 1>;
    constexpr uint32_t VBUSTIC_Pos = 1;
    constexpr uint32_t VBUSTIC_Msk = VBUSTIC::mask;

    /// SRP Interrupt Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using SRPIC = BitField<2, 1>;
    constexpr uint32_t SRPIC_Pos = 2;
    constexpr uint32_t SRPIC_Msk = SRPIC::mask;

    /// VBus Error Interrupt Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using VBERRIC = BitField<3, 1>;
    constexpr uint32_t VBERRIC_Pos = 3;
    constexpr uint32_t VBERRIC_Msk = VBERRIC::mask;

    /// B-Connection Error Interrupt Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using BCERRIC = BitField<4, 1>;
    constexpr uint32_t BCERRIC_Pos = 4;
    constexpr uint32_t BCERRIC_Msk = BCERRIC::mask;

    /// Role Exchange Interrupt Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using ROLEEXIC = BitField<5, 1>;
    constexpr uint32_t ROLEEXIC_Pos = 5;
    constexpr uint32_t ROLEEXIC_Msk = ROLEEXIC::mask;

    /// HNP Error Interrupt Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using HNPERRIC = BitField<6, 1>;
    constexpr uint32_t HNPERRIC_Pos = 6;
    constexpr uint32_t HNPERRIC_Msk = HNPERRIC::mask;

    /// Suspend Time-Out Interrupt Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using STOIC = BitField<7, 1>;
    constexpr uint32_t STOIC_Pos = 7;
    constexpr uint32_t STOIC_Msk = STOIC::mask;

    /// VBus Request Clear
    /// Position: 9, Width: 1
    /// Access: write-only
    using VBUSRQC = BitField<9, 1>;
    constexpr uint32_t VBUSRQC_Pos = 9;
    constexpr uint32_t VBUSRQC_Msk = VBUSRQC::mask;

}  // namespace scr

/// SFR - General Status Set Register
namespace sfr {
    /// ID Transition Interrupt Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using IDTIS = BitField<0, 1>;
    constexpr uint32_t IDTIS_Pos = 0;
    constexpr uint32_t IDTIS_Msk = IDTIS::mask;

    /// VBus Transition Interrupt Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using VBUSTIS = BitField<1, 1>;
    constexpr uint32_t VBUSTIS_Pos = 1;
    constexpr uint32_t VBUSTIS_Msk = VBUSTIS::mask;

    /// SRP Interrupt Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using SRPIS = BitField<2, 1>;
    constexpr uint32_t SRPIS_Pos = 2;
    constexpr uint32_t SRPIS_Msk = SRPIS::mask;

    /// VBus Error Interrupt Set
    /// Position: 3, Width: 1
    /// Access: write-only
    using VBERRIS = BitField<3, 1>;
    constexpr uint32_t VBERRIS_Pos = 3;
    constexpr uint32_t VBERRIS_Msk = VBERRIS::mask;

    /// B-Connection Error Interrupt Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using BCERRIS = BitField<4, 1>;
    constexpr uint32_t BCERRIS_Pos = 4;
    constexpr uint32_t BCERRIS_Msk = BCERRIS::mask;

    /// Role Exchange Interrupt Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using ROLEEXIS = BitField<5, 1>;
    constexpr uint32_t ROLEEXIS_Pos = 5;
    constexpr uint32_t ROLEEXIS_Msk = ROLEEXIS::mask;

    /// HNP Error Interrupt Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using HNPERRIS = BitField<6, 1>;
    constexpr uint32_t HNPERRIS_Pos = 6;
    constexpr uint32_t HNPERRIS_Msk = HNPERRIS::mask;

    /// Suspend Time-Out Interrupt Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using STOIS = BitField<7, 1>;
    constexpr uint32_t STOIS_Pos = 7;
    constexpr uint32_t STOIS_Msk = STOIS::mask;

    /// VBus Request Set
    /// Position: 9, Width: 1
    /// Access: write-only
    using VBUSRQS = BitField<9, 1>;
    constexpr uint32_t VBUSRQS_Pos = 9;
    constexpr uint32_t VBUSRQS_Msk = VBUSRQS::mask;

}  // namespace sfr

/// FSM - General Finite State Machine Register
namespace fsm {
    /// Dual Role Device State
    /// Position: 0, Width: 4
    /// Access: read-only
    using DRDSTATE = BitField<0, 4>;
    constexpr uint32_t DRDSTATE_Pos = 0;
    constexpr uint32_t DRDSTATE_Msk = DRDSTATE::mask;
    /// Enumerated values for DRDSTATE
    namespace drdstate {
        constexpr uint32_t A_IDLESTATE = 0;
        constexpr uint32_t A_WAIT_VRISE = 1;
        constexpr uint32_t A_WAIT_BCON = 2;
        constexpr uint32_t A_HOST = 3;
        constexpr uint32_t A_SUSPEND = 4;
        constexpr uint32_t A_PERIPHERAL = 5;
        constexpr uint32_t A_WAIT_VFALL = 6;
        constexpr uint32_t A_VBUS_ERR = 7;
        constexpr uint32_t A_WAIT_DISCHARGE = 8;
        constexpr uint32_t B_IDLE = 9;
        constexpr uint32_t B_PERIPHERAL = 10;
        constexpr uint32_t B_WAIT_BEGIN_HNP = 11;
        constexpr uint32_t B_WAIT_DISCHARGE = 12;
        constexpr uint32_t B_WAIT_ACON = 13;
        constexpr uint32_t B_HOST = 14;
        constexpr uint32_t B_SRP_INIT = 15;
    }

}  // namespace fsm

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::uotghs
