<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>practica_picoblaze_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>topmain</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 11 04:31:48 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5236a173</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>practica_picoblaze_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 11 04:31:48 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5236a173</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>topmain</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 11 04:31:48 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb80aaa4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>practica_picoblaze_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 11 04:31:48 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb80aaa4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 11 04:32:31 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5236a173</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_rw</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>teclado</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwmout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_rs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_e</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_d</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constrs_1/new/pines.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/feb1/sources_1/new/kcpsm6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/feb1/sources_1/new/teslcd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/feb1/sources_1/new/topmain.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/practica_picoblaze_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/feb1/sources_1/new/kcpsm6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/feb1/sources_1/new/teslcd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/feb1/sources_1/new/topmain.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/practica_picoblaze_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>practica_picoblaze_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>practica_picoblaze_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>practica_picoblaze_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>practica_picoblaze_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>practica_picoblaze_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>picoblaze_2</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">practica_picoblaze_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>picoblaze_2</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>26</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a37439c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22321e9e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8b0048_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bae4baf_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a93e71_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a764790_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca68f19_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735acca2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29939e06_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cd80ed_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fcee60_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225871f6_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504f4706_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461d0076_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcf4460_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5676b78a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22271b08_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79460f2f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5056f824_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a336b8b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632d517f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe2cb00_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da59ca4_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df9c41_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd2c6b0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32010485_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6be38a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c00fd9a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100ba042_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8a0bba_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487e32a5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c089235_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f82149c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a48c1ea_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e37d9e7_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e10298f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451a7537_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b18c71_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e337f8b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f99fc64_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6da194_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116ab7ad_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8275c4b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c5cabd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3787c9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52976a97_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdac43d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52be6c3e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fe5bec_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381d810c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b634a31_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181d1dde_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e4ec82_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b91acb_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6510607_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb855ba_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74237b59_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581abe6f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be84187_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d73fd2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4fa023_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148e7935_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6e3d4e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a801da9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5a73dc_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf0dc19_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e9b53c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2d684b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7242483c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371f9666_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693ab078_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad25662_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b32e8d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba11d91_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28929463_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769d445f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74898414_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb1686e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca82f74_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a7a581_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f26c554_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6033cc8f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0b36aa_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfc07a8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3190de7c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e356d1_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710b1894_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c248b07_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56693e11_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6951407_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e2f114_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5182a2bb_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8dec06_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d0bb9c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285b528c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352173a3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493d1321_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a38d2e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b152fa4_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e22ae2b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b7f097_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f91ca53_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3773e832_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dc32a1_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad6598b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2462913e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d51c522_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7115ffe7_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7f3d5b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b99ed7_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f35d38_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373d733e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe765b9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f3eebc_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba3bcb8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d6ec48_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77703c92_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0c83b2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710c96ba_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a57be3d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a797b3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fb24ba_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4ae0d8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc56ec0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13abb924_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aca6b6c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383e17f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a398d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de594bd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65147f05_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0cc957_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6b6c50_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ebe2cc_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169dca6b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1b1b03_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2d901d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d22aec9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338a2069_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbdd04_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cf213d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cd99cd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2709d302_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38273e4b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa87c2b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2160fa8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdc4134_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562e35bf_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c73aba9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312f8533_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f288d4e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381cc032_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc873dc_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d34099e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658a6edd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6174d869_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6646e70a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38531ea3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb8536a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c06036b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272a0cad_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f65d49_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520c29af_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6cdcc9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb7ea64_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7137fc87_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27845663_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cbb343_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366181da_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f1adf6_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbd429c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaa3738_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf4202e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678840df_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6392a368_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609582f3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2260a101_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2a9da5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbc15dd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217c6654_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ef369e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c256bbe_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa013ad_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5436c6_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60de1ba5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8b15e8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2756caa8_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7492a498_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1a9f87_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e03c644_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f75a8d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a62942_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e50b_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4e935e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2d66f0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a10fd61_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f99fe77_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55407e4a_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ade4d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4768bd79_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb73c19_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fed7c3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f52a71d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7da3e5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b9b156_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cac5ffa_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7161de7f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3694dfca_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fda5fc9_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b287ce6_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e680d9d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214939f5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa801bc_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20def9c7_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23682ad3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4110eaec_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8dc317_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d23fad_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c459831_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0084fc_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd5b131_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a1fb00_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bc5498_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c7d4fb_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740fe7a0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edc503e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d102b58_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cf387c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d1fc6_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e344c5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706a99bd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab9fe0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8caaf7_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77aa28fb_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c04155_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386e6b74_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2073ea09_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433a1380_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfa57e7_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c79c46_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520ffd58_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd3a6e5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a157fc5_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55083505_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4ddeb2_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a6e798_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffe1eef_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed83f47_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb9c0cd_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae670e3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2790e7bb_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3352621c_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741268ae_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efa1361_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704c3fe3_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33383b25_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abae985_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e9549f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ad6e_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259b3049_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb69ee_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8b8454_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1563d3df_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ba4a36_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ce4ea_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23921858_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d45d322_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53054d41_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1356d38f_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc3f71d_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2d9420_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67942a93_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4754f281_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686c44a0_ARCHIVE_LOCATION">/home/daniel/Documents/VHDL/project_5/project_5.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="38484be2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8f30bc2f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8d4ad62b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
