EESchema Schematic File Version 2
LIBS:Control_board_library
LIBS:power
LIBS:device
LIBS:switches
LIBS:relays
LIBS:motors
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:w_connectors
LIBS:Control board-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title "Main sheet of Control board"
Date "2018-07-23"
Rev "1.0"
Comp "Skoltech"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7100 4300 950  700 
U 5B1A8EA9
F0 "I2C switcher" 60
F1 "I2C_switcher.sch" 60
F2 "SDA" B L 7100 4400 60 
F3 "SCL" I L 7100 4500 60 
F4 "~RESET_I2C" I L 7100 4600 60 
F5 "A0" I L 7100 4700 60 
F6 "A1" I L 7100 4800 60 
F7 "A2" I L 7100 4900 60 
$EndSheet
$Sheet
S 7100 3550 1000 450 
U 5B1BED4C
F0 "Temp_control" 60
F1 "Temp_control.sch" 60
F2 "TEC_PWM_1" I L 7100 3600 60 
F3 "TEC_PWM_2" I L 7100 3700 60 
F4 "TEC_DAC_1" I L 7100 3800 60 
F5 "TEC_DAC_2" I L 7100 3900 60 
$EndSheet
$Sheet
S 4900 2200 950  600 
U 5B32335D
F0 "Power" 60
F1 "Power.sch" 60
$EndSheet
$Sheet
S 4650 3450 1250 1100
U 5B33E3D7
F0 "Stm32F4_Discovery" 60
F1 "Stm32f4_Discovery.sch" 60
F2 "PWM_2" O R 5900 3700 60 
F3 "DAC_1" O R 5900 3800 60 
F4 "DAC_2" O R 5900 3900 60 
F5 "SDA" B R 5900 4000 60 
F6 "SCL" O R 5900 4100 60 
F7 "~RESET_I2C" O R 5900 4200 60 
F8 "A0" O R 5900 4300 60 
F9 "A1" O R 5900 4400 60 
F10 "A2" O R 5900 4500 60 
F11 "SCLK" O L 4650 3600 60 
F12 "MOSI" O L 4650 3700 60 
F13 "MISO" I L 4650 3800 60 
F14 "~SS" O L 4650 3900 60 
F15 "~DRDY" I L 4650 4000 60 
F16 "PWM_1" O R 5900 3600 60 
F17 "~RESET_ADC" I L 4650 4100 60 
$EndSheet
$Sheet
S 2850 3500 950  700 
U 5B1ABD79
F0 "External_ADC" 60
F1 "External_ADC.sch" 60
F2 "SCLK" I R 3800 3600 60 
F3 "MOSI" I R 3800 3700 60 
F4 "MISO" O R 3800 3800 60 
F5 "~CS" I R 3800 3900 60 
F6 "~DRDY" O R 3800 4000 60 
F7 "~RESET_ADC" I R 3800 4100 60 
$EndSheet
Wire Wire Line
	3800 3600 4650 3600
Wire Wire Line
	3800 3700 4650 3700
Wire Wire Line
	3800 3800 4650 3800
Wire Wire Line
	3800 3900 4650 3900
Wire Wire Line
	3800 4000 4650 4000
Wire Wire Line
	3800 4100 4650 4100
Wire Wire Line
	5900 3600 7100 3600
Wire Wire Line
	5900 3700 7100 3700
Wire Wire Line
	5900 3800 7100 3800
Wire Wire Line
	5900 3900 7100 3900
Wire Wire Line
	5900 4000 6900 4000
Wire Wire Line
	6900 4000 6900 4400
Wire Wire Line
	6900 4400 7100 4400
Wire Wire Line
	5900 4100 6800 4100
Wire Wire Line
	6800 4100 6800 4500
Wire Wire Line
	6800 4500 7100 4500
Wire Wire Line
	7100 4600 6700 4600
Wire Wire Line
	6700 4600 6700 4200
Wire Wire Line
	6700 4200 5900 4200
Wire Wire Line
	5900 4300 6600 4300
Wire Wire Line
	6600 4300 6600 4700
Wire Wire Line
	6600 4700 7100 4700
Wire Wire Line
	5900 4400 6500 4400
Wire Wire Line
	6500 4400 6500 4800
Wire Wire Line
	6500 4800 7100 4800
Wire Wire Line
	7100 4900 6400 4900
Wire Wire Line
	6400 4900 6400 4500
Wire Wire Line
	6400 4500 5900 4500
$EndSCHEMATC
