{
  "Top": "model_test",
  "RtlTop": "model_test",
  "RtlPrefix": "",
  "RtlSubPrefix": "model_test_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<12, 4, AP_RND, AP_SAT, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "x_in",
          "name": "x_in",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_in_ap_vld",
          "name": "x_in_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    },
    "layer2_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<25, 10, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer2_out_0",
          "name": "layer2_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_0_ap_vld",
          "name": "layer2_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_1",
          "name": "layer2_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_1_ap_vld",
          "name": "layer2_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_2",
          "name": "layer2_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_2_ap_vld",
          "name": "layer2_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_3",
          "name": "layer2_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_3_ap_vld",
          "name": "layer2_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_4",
          "name": "layer2_out_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_4_ap_vld",
          "name": "layer2_out_4_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_5",
          "name": "layer2_out_5",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_5_ap_vld",
          "name": "layer2_out_5_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_6",
          "name": "layer2_out_6",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_6_ap_vld",
          "name": "layer2_out_6_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_7",
          "name": "layer2_out_7",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_7_ap_vld",
          "name": "layer2_out_7_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_8",
          "name": "layer2_out_8",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_8_ap_vld",
          "name": "layer2_out_8_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_9",
          "name": "layer2_out_9",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer2_out_9_ap_vld",
          "name": "layer2_out_9_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": ["set_directive_top model_test -name model_test"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "model_test"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "0.625",
    "IsCombinational": "0",
    "II": "19",
    "Latency": "26"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "model_test",
    "Version": "1.0",
    "DisplayName": "Model_test",
    "Revision": "2113936432",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_model_test_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/firmware\/model_test.cpp",
      "..\/..\/firmware\/model_test.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/model_test_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/model_test_fifo_w12_d2_S.vhd",
      "impl\/vhdl\/model_test_sparse_compute.vhd",
      "impl\/vhdl\/model_test_sparse_input.vhd",
      "impl\/vhdl\/model_test.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/model_test_fifo_w4_d2_S.v",
      "impl\/verilog\/model_test_fifo_w12_d2_S.v",
      "impl\/verilog\/model_test_sparse_compute.v",
      "impl\/verilog\/model_test_sparse_input.v",
      "impl\/verilog\/model_test.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/model_test.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "x_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "1200",
      "portMap": {"x_in": "DATA"},
      "ports": ["x_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "x_in"
        }]
    },
    "layer2_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_0": "DATA"},
      "ports": ["layer2_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_1": "DATA"},
      "ports": ["layer2_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_2": "DATA"},
      "ports": ["layer2_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_3": "DATA"},
      "ports": ["layer2_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_4": "DATA"},
      "ports": ["layer2_out_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_5": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_5": "DATA"},
      "ports": ["layer2_out_5"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_6": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_6": "DATA"},
      "ports": ["layer2_out_6"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_7": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_7": "DATA"},
      "ports": ["layer2_out_7"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_8": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_8": "DATA"},
      "ports": ["layer2_out_8"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "layer2_out_9": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "25",
      "portMap": {"layer2_out_9": "DATA"},
      "ports": ["layer2_out_9"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer2_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "x_in": {
      "dir": "in",
      "width": "1200"
    },
    "x_in_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer2_out_0": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_1": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_2": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_3": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_4": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_4_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_5": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_5_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_6": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_6_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_7": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_7_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_8": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_8_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer2_out_9": {
      "dir": "out",
      "width": "25"
    },
    "layer2_out_9_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "model_test",
      "Instances": [
        {
          "ModuleName": "sparse_input",
          "InstanceName": "sparse_input_U0"
        },
        {
          "ModuleName": "sparse_compute",
          "InstanceName": "sparse_compute_U0"
        }
      ]
    },
    "Info": {
      "sparse_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "model_test": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sparse_input": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.372"
        },
        "Area": {
          "FF": "4498",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "35768",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "sparse_compute": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.342"
        },
        "Area": {
          "FF": "3050",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "35230",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "model_test": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.372"
        },
        "Area": {
          "FF": "8178",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "71864",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-01 19:52:57 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
