lui v1 0xbfc0
lw t1 0x28(v1)
jr zero
and v0 zero t1

# assert(register_v0==32'h00000000)
