// Seed: 2407127815
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output logic id_0
);
  final id_0 <= #1 id_2;
  assign id_0 = -1'd0;
  assign (highz1, weak0) id_0 = id_2 - 1;
  wire id_3;
  module_0 modCall_1 ();
  id_4(
      1, 1
  );
  assign id_0 = id_2;
  assign id_2 = 1;
  logic id_5 = id_2;
  wire  id_6;
endmodule
module module_2 (
    output wand id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
