INFO-FLOW: Workspace /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1 opened at Sat Oct 30 19:27:20 IST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.24 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.34 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.53 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matmul.cpp as C++
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       is_encrypted matmul.cpp 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "matmul.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp" 
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E matmul.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot -I /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp
Command       clang done; 1.64 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.75 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp"  -o "/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot -I /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/useless.bc
Command       clang done; 1.82 sec.
INFO-FLOW: Done: GCC PP time: 4.2 seconds per iteration
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++98 -directive=/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.56 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++98 -directive=/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.59 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cpp.diag.yml /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cpp.out.log 2> /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/xilinx-dataflow-lawyer.matmul.pp.0.cpp.err.log 
Command       ap_eval done; 0.75 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/tidy-3.1.matmul.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/tidy-3.1.matmul.pp.0.cpp.out.log 2> /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/tidy-3.1.matmul.pp.0.cpp.err.log 
Command         ap_eval done; 1.17 sec.
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/xilinx-legacy-rewriter.matmul.pp.0.cpp.out.log 2> /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/xilinx-legacy-rewriter.matmul.pp.0.cpp.err.log 
Command         ap_eval done; 0.59 sec.
Command       tidy_31 done; 1.78 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.09 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.bc" 
INFO-FLOW: exec /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot -I /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.bc
Command       clang done; 1.82 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.g.bc -hls-opt -except-internalize matmul -L/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.81 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 341 ; free virtual = 3122
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 341 ; free virtual = 3122
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.pp.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.0.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 334 ; free virtual = 3123
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.1.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'matmul' (matmul.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'matmul' (matmul.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (matmul.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (matmul.cpp:63) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 331 ; free virtual = 3120
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.g.1.bc to /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.1.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'matmul_loop_1' (matmul.cpp:5) in function 'DiagMatMul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'matmul_loop_2' (matmul.cpp:8) in function 'DiagMatMul' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_real'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_imag'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_real'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_imag'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real' (matmul.cpp:36) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag' (matmul.cpp:36) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (matmul.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (matmul.cpp:52) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.0' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.1' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.2' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.3' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.0' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.1' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.2' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.3' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.0' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.1' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.2' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.3' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.0' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.1' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.2' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.3' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[0]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[1]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[2]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[3]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[0]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[1]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[2]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[3]' in function 'DiagMatMul' (matmul.cpp:11:3).
Command         transform done; 3.01 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 249 ; free virtual = 3041
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.2.bc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>' to 'operator*<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::operator+=<float>' to 'operator+=<float>' 
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_imag.0' (matmul.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_real.0' (matmul.cpp:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_imag.0' (matmul.cpp:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_real.0' (matmul.cpp:63:4)
INFO: [HLS 200-472] Inferring partial write operation for 'C._M_real[0]' (matmul.cpp:11:3)
Command         transform done; 1.05 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 255 ; free virtual = 3047
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.28 sec.
Command     elaborate done; 17.14 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
Execute       ap_set_top_model matmul 
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>' to 'operator_mul_float'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=<float>' to 'operator_add_assign_float'.
Execute       get_model_list matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matmul 
Execute       preproc_iomode -model DiagMatMul 
Execute       preproc_iomode -model operator+=<float> 
Execute       preproc_iomode -model operator*<float> 
Execute       get_model_list matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: operator*<float> operator+=<float> DiagMatMul matmul
INFO-FLOW: Configuring Module : operator*<float> ...
Execute       set_default_model operator*<float> 
Execute       apply_spec_resource_limit operator*<float> 
INFO-FLOW: Configuring Module : operator+=<float> ...
Execute       set_default_model operator+=<float> 
Execute       apply_spec_resource_limit operator+=<float> 
INFO-FLOW: Configuring Module : DiagMatMul ...
Execute       set_default_model DiagMatMul 
Execute       apply_spec_resource_limit DiagMatMul 
INFO-FLOW: Configuring Module : matmul ...
Execute       set_default_model matmul 
Execute       apply_spec_resource_limit matmul 
INFO-FLOW: Model list for preprocess: operator*<float> operator+=<float> DiagMatMul matmul
INFO-FLOW: Preprocessing Module: operator*<float> ...
Execute       set_default_model operator*<float> 
Execute       cdfg_preprocess -model operator*<float> 
Execute       rtl_gen_preprocess operator*<float> 
INFO-FLOW: Preprocessing Module: operator+=<float> ...
Execute       set_default_model operator+=<float> 
Execute       cdfg_preprocess -model operator+=<float> 
Execute       rtl_gen_preprocess operator+=<float> 
INFO-FLOW: Preprocessing Module: DiagMatMul ...
Execute       set_default_model DiagMatMul 
Execute       cdfg_preprocess -model DiagMatMul 
Execute       rtl_gen_preprocess DiagMatMul 
INFO-FLOW: Preprocessing Module: matmul ...
Execute       set_default_model matmul 
Execute       cdfg_preprocess -model matmul 
Execute       rtl_gen_preprocess matmul 
INFO-FLOW: Model list for synthesis: operator*<float> operator+=<float> DiagMatMul matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*<float> 
Execute       schedule -model operator*<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.06 seconds; current allocated memory: 163.205 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.verbose.sched.rpt 
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator*<float>.
Execute       set_default_model operator*<float> 
Execute       bind -model operator*<float> 
BIND OPTION: model=operator*<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 163.341 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.verbose.bind.rpt 
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.bind.adb -f 
INFO-FLOW: Finish binding operator*<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+=<float> 
Execute       schedule -model operator+=<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator+=<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 163.462 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.verbose.sched.rpt 
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator+=<float>.
Execute       set_default_model operator+=<float> 
Execute       bind -model operator+=<float> 
BIND OPTION: model=operator+=<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 163.527 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.verbose.bind.rpt 
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.bind.adb -f 
INFO-FLOW: Finish binding operator+=<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DiagMatMul 
Execute       schedule -model DiagMatMul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matmul_loop_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_M_real_load_2', matmul.cpp:9) on array 'A_M_real' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_M_real'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 329.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.57 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 167.000 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.verbose.sched.rpt 
Command       syn_report done; 0.72 sec.
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.sched.adb -f 
INFO-FLOW: Finish scheduling DiagMatMul.
Execute       set_default_model DiagMatMul 
Execute       bind -model DiagMatMul 
BIND OPTION: model=DiagMatMul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 174.959 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.verbose.bind.rpt 
Command       syn_report done; 0.73 sec.
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding DiagMatMul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul 
Execute       schedule -model matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 175.500 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.verbose.sched.rpt 
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.
Execute       set_default_model matmul 
Execute       bind -model matmul 
BIND OPTION: model=matmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 176.190 MB.
Execute       syn_report -verbosereport -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.verbose.bind.rpt 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.bind.adb -f 
INFO-FLOW: Finish binding matmul.
Execute       get_model_list matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess operator*<float> 
Execute       rtl_gen_preprocess operator+=<float> 
Execute       rtl_gen_preprocess DiagMatMul 
Execute       rtl_gen_preprocess matmul 
INFO-FLOW: Model list for RTL generation: operator*<float> operator+=<float> DiagMatMul matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator*<float> -vendor xilinx -mg_file /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'matmul_fsub_32ns_32ns_32_4_full_dsp_0' to 'matmul_fsub_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fadd_32ns_32ns_32_4_full_dsp_0' to 'matmul_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fmul_32ns_32ns_32_2_max_dsp_0' to 'matmul_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fmul_32ns_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fsub_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_float'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 176.678 MB.
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/systemc/operator_mul_float -synmodules operator*<float> operator+=<float> DiagMatMul matmul 
Execute       gen_rtl operator*<float> -style xilinx -f -lang vhdl -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/vhdl/operator_mul_float 
Execute       gen_rtl operator*<float> -style xilinx -f -lang vlog -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/verilog/operator_mul_float 
Execute       syn_report -csynth -model operator*<float> -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/operator_mul_float_csynth.rpt 
Execute       syn_report -rtlxml -model operator*<float> -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/operator_mul_float_csynth.xml 
Execute       syn_report -verbosereport -model operator*<float> -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.verbose.rpt 
Execute       db_write -model operator*<float> -f -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.adb 
Execute       gen_tb_info operator*<float> -p /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+=<float> -vendor xilinx -mg_file /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add_assign_float'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 177.287 MB.
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+=<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/systemc/operator_add_assign_float -synmodules operator*<float> operator+=<float> DiagMatMul matmul 
Execute       gen_rtl operator+=<float> -style xilinx -f -lang vhdl -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/vhdl/operator_add_assign_float 
Execute       gen_rtl operator+=<float> -style xilinx -f -lang vlog -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/verilog/operator_add_assign_float 
Execute       syn_report -csynth -model operator+=<float> -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/operator_add_assign_float_csynth.rpt 
Execute       syn_report -rtlxml -model operator+=<float> -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/operator_add_assign_float_csynth.xml 
Execute       syn_report -verbosereport -model operator+=<float> -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.verbose.rpt 
Execute       db_write -model operator+=<float> -f -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.adb 
Execute       gen_tb_info operator+=<float> -p /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DiagMatMul -vendor xilinx -mg_file /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'DiagMatMul' is 13056 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'DiagMatMul'.
Command       create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 196.316 MB.
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl DiagMatMul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/systemc/DiagMatMul -synmodules operator*<float> operator+=<float> DiagMatMul matmul 
Execute       gen_rtl DiagMatMul -style xilinx -f -lang vhdl -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/vhdl/DiagMatMul 
Execute       gen_rtl DiagMatMul -style xilinx -f -lang vlog -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/verilog/DiagMatMul 
Execute       syn_report -csynth -model DiagMatMul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/DiagMatMul_csynth.rpt 
Command       syn_report done; 0.29 sec.
Execute       syn_report -rtlxml -model DiagMatMul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/DiagMatMul_csynth.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model DiagMatMul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.verbose.rpt 
Command       syn_report done; 0.92 sec.
Execute       db_write -model DiagMatMul -f -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.adb 
Command       db_write done; 0.31 sec.
Execute       gen_tb_info DiagMatMul -p /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matmul -vendor xilinx -mg_file /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_0' to 'matmul_rxmat_M_reeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_1' to 'matmul_rxmat_M_refYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_2' to 'matmul_rxmat_M_reg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_3' to 'matmul_rxmat_M_rehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_0' to 'matmul_rxmat_M_imibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_1' to 'matmul_rxmat_M_imjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_2' to 'matmul_rxmat_M_imkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_3' to 'matmul_rxmat_M_imlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_0' to 'matmul_xmat_M_reamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_1' to 'matmul_xmat_M_reancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_2' to 'matmul_xmat_M_reaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_3' to 'matmul_xmat_M_reapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_0' to 'matmul_xmat_M_imaqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_1' to 'matmul_xmat_M_imarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_2' to 'matmul_xmat_M_imasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_3' to 'matmul_xmat_M_imatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_0' to 'matmul_mulOut_M_rudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_1' to 'matmul_mulOut_M_rvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_2' to 'matmul_mulOut_M_rwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_3' to 'matmul_mulOut_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_0' to 'matmul_mulOut_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_1' to 'matmul_mulOut_M_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_2' to 'matmul_mulOut_M_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_3' to 'matmul_mulOut_M_iBew' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'matmul_mux_432_32_1_1' to 'matmul_mux_432_32CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mux_432_32CeG': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 213.829 MB.
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/systemc/matmul -synmodules operator*<float> operator+=<float> DiagMatMul matmul 
Execute       gen_rtl matmul -istop -style xilinx -f -lang vhdl -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/vhdl/matmul 
Execute       gen_rtl matmul -istop -style xilinx -f -lang vlog -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/verilog/matmul 
Execute       syn_report -csynth -model matmul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/matmul_csynth.rpt 
Execute       syn_report -rtlxml -model matmul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/syn/report/matmul_csynth.xml 
Execute       syn_report -verbosereport -model matmul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.verbose.rpt 
Command       syn_report done; 0.41 sec.
Execute       db_write -model matmul -f -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.adb 
Execute       gen_tb_info matmul -p /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul 
Execute       export_constraint_db -f -tool general -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.constraint.tcl 
Execute       syn_report -designview -model matmul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.design.xml 
Command       syn_report done; 0.36 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matmul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matmul -o /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matmul 
INFO-FLOW: Model list for RTL component generation: operator*<float> operator+=<float> DiagMatMul matmul
INFO-FLOW: Handling components in module [operator_mul_float] ... 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
INFO-FLOW: Found component matmul_fsub_32ns_bkb.
INFO-FLOW: Append model matmul_fsub_32ns_bkb
INFO-FLOW: Found component matmul_fadd_32ns_cud.
INFO-FLOW: Append model matmul_fadd_32ns_cud
INFO-FLOW: Found component matmul_fmul_32ns_dEe.
INFO-FLOW: Append model matmul_fmul_32ns_dEe
INFO-FLOW: Handling components in module [operator_add_assign_float] ... 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.compgen.tcl 
INFO-FLOW: Handling components in module [DiagMatMul] ... 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.compgen.tcl 
INFO-FLOW: Handling components in module [matmul] ... 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.tcl 
INFO-FLOW: Found component matmul_mux_432_32CeG.
INFO-FLOW: Append model matmul_mux_432_32CeG
INFO-FLOW: Found component matmul_rxmat_M_reeOg.
INFO-FLOW: Append model matmul_rxmat_M_reeOg
INFO-FLOW: Found component matmul_mulOut_M_rudo.
INFO-FLOW: Append model matmul_mulOut_M_rudo
INFO-FLOW: Found component matmul_control_s_axi.
INFO-FLOW: Append model matmul_control_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model operator_mul_float
INFO-FLOW: Append model operator_add_assign_float
INFO-FLOW: Append model DiagMatMul
INFO-FLOW: Append model matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matmul_fsub_32ns_bkb matmul_fadd_32ns_cud matmul_fmul_32ns_dEe matmul_mux_432_32CeG matmul_rxmat_M_reeOg matmul_mulOut_M_rudo matmul_control_s_axi regslice_core operator_mul_float operator_add_assign_float DiagMatMul matmul
INFO-FLOW: To file: write model matmul_fsub_32ns_bkb
INFO-FLOW: To file: write model matmul_fadd_32ns_cud
INFO-FLOW: To file: write model matmul_fmul_32ns_dEe
INFO-FLOW: To file: write model matmul_mux_432_32CeG
INFO-FLOW: To file: write model matmul_rxmat_M_reeOg
INFO-FLOW: To file: write model matmul_mulOut_M_rudo
INFO-FLOW: To file: write model matmul_control_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model operator_mul_float
INFO-FLOW: To file: write model operator_add_assign_float
INFO-FLOW: To file: write model DiagMatMul
INFO-FLOW: To file: write model matmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.78 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'matmul_rxmat_M_reeOg_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'matmul_mulOut_M_rudo_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matmul xml_exists=0
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.compgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.constraint.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=16
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.constraint.tcl 
Execute       sc_get_clocks matmul 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/impl/misc/matmul_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/impl/misc/matmul_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/impl/misc/matmul_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_mul_float.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/operator_add_assign_float.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/DiagMatMul.tbgen.tcl 
Execute       source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 141 ; free virtual = 2898
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
Command     autosyn done; 9.42 sec.
Command   csynth_design done; 26.57 sec.
Command ap_source done; 28.21 sec.
Execute cleanup_all 
