
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1182.13-1182.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1183.13-1183.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1184.16-1184.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180.1-1186.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1302.13-1302.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1303.13-1303.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1304.16-1304.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300.1-1306.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1428.13-1428.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1429.13-1429.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1430.13-1430.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1431.13-1431.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1432.13-1432.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1433.13-1433.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1434.13-1434.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1435.13-1435.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1436.16-1436.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426.1-1438.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1560.13-1560.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1561.13-1561.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1562.13-1562.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1563.13-1563.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1564.13-1564.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1565.13-1565.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1566.13-1566.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1567.13-1567.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1568.16-1568.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558.1-1570.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1692.13-1692.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1693.13-1693.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1694.13-1694.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1695.13-1695.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1696.13-1696.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1697.13-1697.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1698.13-1698.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1699.13-1699.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1700.16-1700.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690.1-1702.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1823.13-1823.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1824.13-1824.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1825.13-1825.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1826.13-1826.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1827.13-1827.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1828.13-1828.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1829.13-1829.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1830.16-1830.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1821.1-1832.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1948.13-1948.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1949.13-1949.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1950.16-1950.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946.1-1952.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf2_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf2_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc392'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf2_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf2_readFilters24'.
Generating RTLIL representation for module `\td_fused_top_tdf2_readInputs25'.
Generating RTLIL representation for module `\td_fused_top_tdf2_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   2 design levels: td_fused_top_ap_hcmp_0_no_dsp_16
root of   3 design levels: td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
root of   0 design levels: td_fused_top_tdf2_get_next_ijk
root of   0 design levels: td_fused_top_tdf2_readInputs25
root of   0 design levels: td_fused_top_tdf2_readFilters24
root of   4 design levels: td_fused_top_tdf2_dot_product
root of   4 design levels: td_fused_top_tdf2_accum_1
root of   4 design levels: td_fused_top_tdf2_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc392
root of   4 design levels: td_fused_top_tdf2_adjust
root of   0 design levels: td_fused_top_tdf2_writeOutputs_unaligned
root of   4 design levels: td_fused_top_tdf2_poolOutputs
root of   0 design levels: td_fused_top_fifo_w5_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S
root of   0 design levels: td_fused_top_fifo_w5_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d7_S
root of   0 design levels: td_fused_top_fifo_w6_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d8_S
root of   0 design levels: td_fused_top_fifo_w12_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d8_S
root of   0 design levels: td_fused_top_fifo_w1_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d8_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x
root of   0 design levels: td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf2_readFilters24_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP38022
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP38022 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP38022
Used module:     \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:         \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x
Used module:         \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:     \td_fused_top_fifo_w1_d8_S
Used module:         \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w12_d8_S
Used module:         \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d8_S
Used module:         \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d7_S
Used module:         \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d2_S
Used module:         \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:     \td_fused_top_tdf2_poolOutputs
Used module:         \td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:             \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf2_writeOutputs_unaligned
Used module:     \td_fused_top_tdf2_adjust
Used module:         \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:         \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc392
Used module:     \td_fused_top_tdf2_accum_2
Used module:     \td_fused_top_tdf2_accum_1
Used module:     \td_fused_top_tdf2_dot_product
Used module:     \td_fused_top_tdf2_readFilters24
Used module:     \td_fused_top_tdf2_readInputs25
Used module:     \td_fused_top_tdf2_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP38022
Used module:     \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:         \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x
Used module:         \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:     \td_fused_top_fifo_w1_d8_S
Used module:         \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w12_d8_S
Used module:         \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d8_S
Used module:         \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d7_S
Used module:         \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d2_S
Used module:         \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:     \td_fused_top_tdf2_poolOutputs
Used module:         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:             \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf2_writeOutputs_unaligned
Used module:     \td_fused_top_tdf2_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc392
Used module:     \td_fused_top_tdf2_accum_2
Used module:     \td_fused_top_tdf2_accum_1
Used module:     \td_fused_top_tdf2_dot_product
Used module:     \td_fused_top_tdf2_readFilters24
Used module:     \td_fused_top_tdf2_readInputs25
Used module:     \td_fused_top_tdf2_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
Used module:     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
Used module:     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
Used module:     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP38022
Used module:     \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:         \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x
Used module:         \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:     \td_fused_top_fifo_w1_d8_S
Used module:         \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w12_d8_S
Used module:         \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d8_S
Used module:         \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d7_S
Used module:         \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d2_S
Used module:         \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:     \td_fused_top_tdf2_poolOutputs
Used module:         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:             \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf2_writeOutputs_unaligned
Used module:     \td_fused_top_tdf2_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc392
Used module:     \td_fused_top_tdf2_accum_2
Used module:     \td_fused_top_tdf2_accum_1
Used module:     \td_fused_top_tdf2_dot_product
Used module:     \td_fused_top_tdf2_readFilters24
Used module:     \td_fused_top_tdf2_readInputs25
Used module:     \td_fused_top_tdf2_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram
Used module:     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram
Used module:     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram
Used module:     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Removed 8 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5560$1816'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4899$1497'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4288$1190'.
Cleaned up 3 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9000$3301 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9000$3301 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8981$3300 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8981$3300 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7950$3805 in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7713$3771 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7703$3763 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7693$3755 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7680$3748 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7671$3746 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7662$3744 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7650$3740 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7638$3736 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7399$3646 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7389$3638 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7379$3630 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7367$3626 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7355$3622 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7187$3595 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7177$3587 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7167$3579 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7154$3572 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7141$3565 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7132$3563 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7123$3561 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7111$3557 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7099$3553 in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6874$3468 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6864$3460 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6854$3452 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6841$3445 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6832$3443 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6823$3441 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6811$3437 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6799$3433 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6549$2612 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6541$2593 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6533$2586 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6525$2582 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6517$2563 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6509$2556 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6501$2552 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6493$2533 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6485$2526 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6477$2507 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6469$2500 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6461$2481 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6453$2462 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6445$2455 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6437$2436 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6429$2429 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6421$2425 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6413$2406 in module td_fused_top_tdf2_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6369$2297 in module td_fused_top_tdf2_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6357$2276 in module td_fused_top_tdf2_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6349$2274 in module td_fused_top_tdf2_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5885$2128 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5877$2104 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5869$2088 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5861$2072 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5847$2064 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5833$2056 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5825$2044 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5817$2032 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5803$2024 in module td_fused_top_tdf2_readInputs25.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5789$2016 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5781$2014 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5773$2006 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5765$1998 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5757$1990 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5749$1982 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5741$1974 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5733$1968 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5725$1964 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5717$1962 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5709$1960 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5618$1890 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5610$1876 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5602$1862 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5594$1848 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5586$1834 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5574$1823 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5560$1816 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5548$1803 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5536$1799 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5528$1797 in module td_fused_top_tdf2_readInputs25.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5125$1715 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5117$1709 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5109$1705 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5101$1696 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5093$1689 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5085$1671 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5077$1669 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5069$1663 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5061$1655 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5053$1645 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5045$1641 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5037$1639 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5029$1633 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5021$1629 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4967$1577 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4959$1563 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4951$1547 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4943$1531 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4935$1515 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4923$1504 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4913$1501 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4899$1497 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4889$1494 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4877$1483 in module td_fused_top_tdf2_readFilters24.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4865$1479 in module td_fused_top_tdf2_readFilters24.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4857$1477 in module td_fused_top_tdf2_readFilters24.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4559$1395 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4551$1389 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4543$1383 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4535$1379 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4527$1373 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4519$1371 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4511$1363 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4503$1357 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4495$1341 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4487$1337 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4479$1335 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4471$1329 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4463$1325 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4386$1269 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4378$1255 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4370$1241 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4362$1229 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4354$1215 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4342$1206 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4332$1203 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4322$1200 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4312$1197 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4302$1194 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4288$1190 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4278$1187 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4266$1178 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4254$1174 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4246$1172 in module td_fused_top_tdf2_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3850$1087 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3836$1066 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3822$1045 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3808$1024 in module td_fused_top_tdf2_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3794$1003 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3786$1001 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3778$993 in module td_fused_top_tdf2_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3760$985 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3752$979 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3744$975 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3736$973 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3728$971 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3720$967 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3712$963 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3704$961 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3696$959 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3688$935 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3680$911 in module td_fused_top_tdf2_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3662$897 in module td_fused_top_tdf2_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3644$883 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3571$801 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3563$796 in module td_fused_top_tdf2_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3551$779 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3541$774 in module td_fused_top_tdf2_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3529$761 in module td_fused_top_tdf2_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3517$757 in module td_fused_top_tdf2_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3509$755 in module td_fused_top_tdf2_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3238$737 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3230$733 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3222$729 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3214$725 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3206$723 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3198$719 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3190$715 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3176$705 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3168$697 in module td_fused_top_tdf2_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3156$691 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3148$689 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3138$684 in module td_fused_top_tdf2_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3037$678 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3029$671 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3021$664 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3013$660 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3005$653 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2995$645 in module td_fused_top_Block_entry_proc_proc392.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2983$636 in module td_fused_top_Block_entry_proc_proc392.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2975$634 in module td_fused_top_Block_entry_proc_proc392.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2827$616 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2819$607 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2811$600 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2803$598 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2795$594 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2787$592 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2779$577 in module td_fused_top_tdf2_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2748$567 in module td_fused_top_tdf2_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2740$565 in module td_fused_top_tdf2_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2534$549 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2526$543 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2518$537 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2510$533 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2502$529 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2494$525 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2486$521 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2478$519 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2470$515 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2462$511 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2454$505 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2404$462 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2396$460 in module td_fused_top_tdf2_writeOutputs_unaligned.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2236$406 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2228$395 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2220$393 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2212$382 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2204$380 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2196$369 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2188$367 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2180$356 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2172$354 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2164$336 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2156$332 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2148$328 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2140$324 in module td_fused_top_tdf2_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2114$307 in module td_fused_top_tdf2_poolOutputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2102$301 in module td_fused_top_tdf2_poolOutputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2094$299 in module td_fused_top_tdf2_poolOutputs.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946$298 in module td_fused_top_fifo_w5_d2_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946$298 in module td_fused_top_fifo_w5_d2_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266 in module td_fused_top_fifo_w5_d2_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1821$265 in module td_fused_top_fifo_w5_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233 in module td_fused_top_fifo_w5_d7_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690$232 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690$232 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200 in module td_fused_top_fifo_w6_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558$199 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558$199 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167 in module td_fused_top_fifo_w12_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426$166 in module td_fused_top_fifo_w1_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426$166 in module td_fused_top_fifo_w1_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134 in module td_fused_top_fifo_w1_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300$133 in module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300$133 in module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101 in module td_fused_top_fifo_w16_d2_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180$100 in module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180$100 in module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68 in module td_fused_top_start_for_tdf2_readFilters24_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:856$18 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:844$14 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:832$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:820$6 in module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 312 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7553$3792'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7552$3791'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7551$3790'.
  Set init value: \count = 2'00
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7548$3787'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7547$3786'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7546$3785'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7545$3784'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7544$3783'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7543$3782'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7316$3661'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7315$3660'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7314$3659'.
  Set init value: \count = 2'00
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7313$3658'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7312$3657'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7021$3616'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7020$3615'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7019$3614'.
  Set init value: \count = 2'00
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7018$3613'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7017$3612'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7016$3611'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7015$3610'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7014$3609'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7013$3608'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7012$3607'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7011$3606'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6714$3489'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6713$3488'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6712$3487'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6709$3484'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6708$3483'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6707$3482'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6706$3481'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6705$3480'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6704$3479'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$2683'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_p_2 = 2'00
  Set init value: \j_p_2 = 2'00
  Set init value: \i_6 = 16'0000000000000000
  Set init value: \j_6 = 16'0000000000000000
  Set init value: \k_6 = 16'0000000000000000
  Set init value: \i_out_2 = 16'0000000000000000
  Set init value: \j_out_2 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$2273'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1796'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
Found init rule in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1476'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1171'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$754'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_16_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$683'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$633'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$564'.
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_7 = 16'0000000000000000
  Set init value: \outputChanIdx_7 = 16'0000000000000000
  Set init value: \outputRow_9_0 = 16'0000000000000000
  Set init value: \outputRow_9_1 = 16'0000000000000000
  Set init value: \outputRow_9_2 = 16'0000000000000000
  Set init value: \outputRow_9_3 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$459'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \max_vals_4_0 = 16'0000000000000000
  Set init value: \grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg = 1'0
Found init rule in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1868$296'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1867$295'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1866$294'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1738$263'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1737$262'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1736$261'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1606$230'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1605$229'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1604$228'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1474$197'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1473$196'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1472$195'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1342$164'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1341$163'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1340$162'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1222$131'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1221$130'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1220$129'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1102$98'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1101$97'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1100$96'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$67'.
  Set init value: \ap_sync_reg_channel_write_input_indices_1 = 1'0
  Set init value: \ap_sync_reg_channel_write_input_indices_0 = 1'0
  Set init value: \ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf2_readInputs25_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9165$3326'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9066$3315'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9000$3301'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8981$3300'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8502$3252'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7975$3808'.
     1/1: $0\dout_r[0:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7971$3807'.
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7963$3806'.
     1/3: $0\opcode_buf1[4:0]
     2/3: $0\din1_buf1[15:0]
     3/3: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7950$3805'.
     1/1: $1\op_tdata[7:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8094$3216'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8481$3803'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8477$3802'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8470$3801'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7872$3799'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7868$3798'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7861$3797'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8073$3795'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8069$3794'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8062$3793'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_EN[15:0]$3201
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_DATA[15:0]$3200
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_ADDR[7:0]$3199
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_EN[15:0]$3198
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_DATA[15:0]$3197
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_ADDR[7:0]$3196
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_EN[15:0]$3190
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_DATA[15:0]$3189
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_ADDR[7:0]$3188
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_EN[15:0]$3187
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_DATA[15:0]$3186
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_ADDR[7:0]$3185
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7553$3792'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7552$3791'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7551$3790'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7550$3789'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7549$3788'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7548$3787'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7547$3786'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7546$3785'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7545$3784'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7544$3783'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7543$3782'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7713$3771'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7703$3763'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7693$3755'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7680$3748'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7671$3746'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7662$3744'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7650$3740'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7638$3736'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_EN[15:0]$3046
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_DATA[15:0]$3045
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_ADDR[8:0]$3044
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_EN[15:0]$3043
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_DATA[15:0]$3042
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_ADDR[8:0]$3041
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_EN[15:0]$3035
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_DATA[15:0]$3034
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_ADDR[8:0]$3033
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_EN[15:0]$3032
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_DATA[15:0]$3031
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_ADDR[8:0]$3030
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7316$3661'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7315$3660'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7314$3659'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7313$3658'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7312$3657'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7399$3646'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7389$3638'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7379$3630'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7367$3626'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7355$3622'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7271$2977'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_EN[15:0]$2975
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_DATA[15:0]$2974
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_ADDR[7:0]$2973
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_EN[15:0]$2972
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_DATA[15:0]$2971
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_ADDR[7:0]$2970
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7021$3616'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7020$3615'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7019$3614'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7018$3613'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7017$3612'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7016$3611'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7015$3610'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7014$3609'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7013$3608'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7012$3607'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7011$3606'.
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7187$3595'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7177$3587'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7167$3579'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7154$3572'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7141$3565'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7132$3563'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7123$3561'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7111$3557'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7099$3553'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_EN[15:0]$2837
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_DATA[15:0]$2836
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_ADDR[2:0]$2835
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_EN[15:0]$2834
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_DATA[15:0]$2833
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_ADDR[2:0]$2832
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_EN[15:0]$2826
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_DATA[15:0]$2825
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_ADDR[2:0]$2824
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_EN[15:0]$2823
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_DATA[15:0]$2822
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_ADDR[2:0]$2821
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6714$3489'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6713$3488'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6712$3487'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6711$3486'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6710$3485'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6709$3484'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6708$3483'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6707$3482'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6706$3481'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6705$3480'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6704$3479'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6874$3468'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6864$3460'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6854$3452'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6841$3445'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6832$3443'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6823$3441'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6811$3437'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6799$3433'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$2683'.
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6592$2628'.
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6549$2612'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6541$2593'.
     1/1: $1\storeOutput_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6533$2586'.
     1/1: $1\storeOutput_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6525$2582'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6517$2563'.
     1/1: $1\resetMaximum_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6509$2556'.
     1/1: $1\resetMaximum_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6501$2552'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6493$2533'.
     1/1: $1\output_indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6485$2526'.
     1/1: $1\output_indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6477$2507'.
     1/1: $1\output_indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6469$2500'.
     1/1: $1\output_indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6461$2481'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6453$2462'.
     1/1: $1\input_indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6445$2455'.
     1/1: $1\input_indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6437$2436'.
     1/1: $1\input_indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6429$2429'.
     1/1: $1\input_indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6421$2425'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6413$2406'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6407$2385'.
     1/1: $0\k_6[15:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6401$2366'.
     1/1: $0\j_p_2[1:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6394$2345'.
     1/2: $0\j_out_2[15:0]
     2/2: $0\j_6[15:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6388$2324'.
     1/1: $0\i_p_2[1:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6381$2303'.
     1/2: $0\i_out_2[15:0]
     2/2: $0\i_6[15:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6369$2297'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6357$2276'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6349$2274'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$2273'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5963$2182'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5885$2128'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5877$2104'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5869$2088'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5861$2072'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5847$2064'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5833$2056'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5825$2044'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5817$2032'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5803$2024'.
     1/3: $3\ifmap_vec_address1[7:0]
     2/3: $2\ifmap_vec_address1[7:0]
     3/3: $1\ifmap_vec_address1[7:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5789$2016'.
     1/3: $3\ifmap_vec_address0[7:0]
     2/3: $2\ifmap_vec_address0[7:0]
     3/3: $1\ifmap_vec_address0[7:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5781$2014'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5773$2006'.
     1/1: $1\ap_phi_mux_kk_0_i_phi_fu_245_p4[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5765$1998'.
     1/1: $1\ap_phi_mux_jj_phi_fu_233_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5757$1990'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_222_p4[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5749$1982'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_198_p4[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5741$1974'.
     1/1: $1\ap_phi_mux_ii_phi_fu_210_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5733$1968'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5725$1964'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5717$1962'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5709$1960'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5702$1954'.
     1/2: $0\select_ln33_24_reg_1106[15:0]
     2/2: $0\select_ln33_23_reg_1101[15:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5694$1946'.
     1/3: $0\select_ln20_25_reg_1079[4:0]
     2/3: $0\select_ln20_21_reg_1053[1:0]
     3/3: $0\select_ln19_25_reg_1040[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
     1/6: $0\p_mid137_reg_960[13:0]
     2/6: $0\or_ln23_21_reg_955[0:0]
     3/6: $0\p_cast_reg_949[6:0]
     4/6: $0\sext_ln22_reg_943[17:0]
     5/6: $0\trunc_ln22_reg_937[13:0]
     6/6: $0\p_cast_i_reg_931[17:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
     1/5: $0\icmp_ln19_reg_978_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_978_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_978[0:0]
     4/5: $0\is_padding_reg_971[0:0]
     5/5: $0\p_cast5_i_reg_965[6:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5666$1936'.
     1/2: $0\empty_111_reg_1067_pp0_iter1_reg[3:0]
     2/2: $0\select_ln20_22_reg_1059_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5658$1930'.
     1/3: $0\empty_111_reg_1067[3:0]
     2/3: $0\select_ln20_22_reg_1059[0:0]
     3/3: $0\select_ln20_reg_1047[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5651$1924'.
     1/2: $0\add_ln33_5_reg_1096[7:0]
     2/2: $0\add_ln33_reg_1089[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5645$1916'.
     1/1: $0\add_ln25_reg_1084[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
     1/8: $0\add_ln20_5_reg_1030[4:0]
     2/8: $0\or_ln23_25_reg_1023[0:0]
     3/8: $0\add_ln20_reg_1017[1:0]
     4/8: $0\or_ln23_23_reg_1010[0:0]
     5/8: $0\p_cast5_i_mid1_reg_1004[6:0]
     6/8: $0\select_ln19_reg_999[1:0]
     7/8: $0\icmp_ln20_reg_987[0:0]
     8/8: $0\add_ln19_reg_982[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5626$1904'.
     1/1: $0\add_ln19_5_reg_1035[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5618$1890'.
     1/1: $0\kk_0_i_reg_241[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5610$1876'.
     1/1: $0\jj_reg_229[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5602$1862'.
     1/1: $0\indvar_flatten_reg_218[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5594$1848'.
     1/1: $0\indvar_flatten47_reg_194[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5586$1834'.
     1/1: $0\ii_reg_206[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5574$1823'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5560$1816'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5548$1803'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5536$1799'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5528$1797'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1796'.
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5186$1767'.
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5125$1715'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5117$1709'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5109$1705'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5101$1696'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5093$1689'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5085$1671'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5077$1669'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5069$1663'.
     1/1: $1\ap_phi_mux_jj_phi_fu_160_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5061$1655'.
     1/1: $1\ap_phi_mux_ii_phi_fu_138_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5053$1645'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5045$1641'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5037$1639'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5029$1633'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5021$1629'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5015$1627'.
     1/1: $0\sext_ln47_reg_408[8:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5009$1619'.
     1/1: $0\select_ln48_9_reg_442[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5003$1611'.
     1/1: $0\select_ln47_5_reg_429[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4997$1605'.
     1/1: $0\icmp_ln48_reg_422[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4990$1601'.
     1/2: $0\icmp_ln47_reg_418_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_418[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
     1/4: $0\add_ln55_20_reg_452_pp0_iter3_reg[7:0]
     2/4: $0\add_ln55_20_reg_452_pp0_iter2_reg[7:0]
     3/4: $0\icmp_ln47_reg_418_pp0_iter3_reg[0:0]
     4/4: $0\icmp_ln47_reg_418_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4975$1593'.
     1/1: $0\add_ln55_20_reg_452[7:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4967$1577'.
     1/1: $0\kk_reg_167[4:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4959$1563'.
     1/1: $0\jj_reg_156[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4951$1547'.
     1/1: $0\indvar_flatten_reg_145[6:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4943$1531'.
     1/1: $0\indvar_flatten13_reg_123[7:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4935$1515'.
     1/1: $0\ii_reg_134[1:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4923$1504'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4913$1501'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4899$1497'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4889$1494'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4877$1483'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4865$1479'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4857$1477'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1476'.
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4614$1442'.
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4559$1395'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4551$1389'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4543$1383'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4535$1379'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4527$1373'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4519$1371'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4511$1363'.
     1/1: $1\ap_phi_mux_jj_phi_fu_123_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4503$1357'.
     1/1: $1\ap_phi_mux_ii_phi_fu_146_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4495$1341'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4487$1337'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4479$1335'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4471$1329'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4463$1325'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4457$1319'.
     1/1: $0\select_ln148_14_reg_460[3:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4451$1311'.
     1/1: $0\select_ln148_13_reg_434[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4445$1303'.
     1/1: $0\select_ln147_14_reg_455[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4439$1299'.
     1/1: $0\mul_reg_485[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4432$1295'.
     1/2: $0\weight_vecs_0_load_reg_480[15:0]
     2/2: $0\ifmap_vec_load_reg_475[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
     1/15: $0\select_ln148_14_reg_460_pp0_iter6_reg[3:0]
     2/15: $0\select_ln148_14_reg_460_pp0_iter5_reg[3:0]
     3/15: $0\select_ln148_14_reg_460_pp0_iter4_reg[3:0]
     4/15: $0\select_ln148_14_reg_460_pp0_iter3_reg[3:0]
     5/15: $0\select_ln148_14_reg_460_pp0_iter2_reg[3:0]
     6/15: $0\trunc_ln150_reg_440_pp0_iter6_reg[3:0]
     7/15: $0\trunc_ln150_reg_440_pp0_iter5_reg[3:0]
     8/15: $0\trunc_ln150_reg_440_pp0_iter4_reg[3:0]
     9/15: $0\trunc_ln150_reg_440_pp0_iter3_reg[3:0]
    10/15: $0\trunc_ln150_reg_440_pp0_iter2_reg[3:0]
    11/15: $0\icmp_ln147_reg_408_pp0_iter6_reg[0:0]
    12/15: $0\icmp_ln147_reg_408_pp0_iter5_reg[0:0]
    13/15: $0\icmp_ln147_reg_408_pp0_iter4_reg[0:0]
    14/15: $0\icmp_ln147_reg_408_pp0_iter3_reg[0:0]
    15/15: $0\icmp_ln147_reg_408_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4404$1289'.
     1/3: $0\trunc_ln150_reg_440_pp0_iter1_reg[3:0]
     2/3: $0\icmp_ln147_reg_408_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln147_reg_408[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
     1/5: $0\trunc_ln150_reg_440[3:0]
     2/5: $0\select_ln148_reg_429[4:0]
     3/5: $0\add_ln148_reg_424[1:0]
     4/5: $0\and_ln147_reg_419[0:0]
     5/5: $0\icmp_ln148_reg_412[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4386$1269'.
     1/1: $0\jj_reg_119[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4378$1255'.
     1/1: $0\indvar_flatten_reg_108[6:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4370$1241'.
     1/1: $0\indvar_flatten17_reg_97[7:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4362$1229'.
     1/1: $0\ii_reg_142[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4354$1215'.
     1/1: $0\ic_reg_131[4:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4342$1206'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4332$1203'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4322$1200'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4312$1197'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4302$1194'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4288$1190'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4278$1187'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4266$1178'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4254$1174'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4246$1172'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1171'.
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3986$1141'.
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3962$1137'.
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3850$1087'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3836$1066'.
     1/4: $4\grp_fu_310_p1[15:0]
     2/4: $3\grp_fu_310_p1[15:0]
     3/4: $2\grp_fu_310_p1[15:0]
     4/4: $1\grp_fu_310_p1[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3822$1045'.
     1/4: $4\grp_fu_310_p0[15:0]
     2/4: $3\grp_fu_310_p0[15:0]
     3/4: $2\grp_fu_310_p0[15:0]
     4/4: $1\grp_fu_310_p0[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3808$1024'.
     1/4: $4\grp_fu_305_p1[15:0]
     2/4: $3\grp_fu_305_p1[15:0]
     3/4: $2\grp_fu_305_p1[15:0]
     4/4: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3794$1003'.
     1/4: $4\grp_fu_305_p0[15:0]
     2/4: $3\grp_fu_305_p0[15:0]
     3/4: $2\grp_fu_305_p0[15:0]
     4/4: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3786$1001'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3778$993'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3760$985'.
     1/5: $5\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln69_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3752$979'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3744$975'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3736$973'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3728$971'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3720$967'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3712$963'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3704$961'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3696$959'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3688$935'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3680$911'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3662$897'.
     1/5: $5\accum_in_0_address1[7:0]
     2/5: $4\accum_in_0_address1[7:0]
     3/5: $3\accum_in_0_address1[7:0]
     4/5: $2\accum_in_0_address1[7:0]
     5/5: $1\accum_in_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3644$883'.
     1/5: $5\accum_in_0_address0[7:0]
     2/5: $4\accum_in_0_address0[7:0]
     3/5: $3\accum_in_0_address0[7:0]
     4/5: $2\accum_in_0_address0[7:0]
     5/5: $1\accum_in_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3637$875'.
     1/2: $0\psum_6_07_reg_192[15:0]
     2/2: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3630$867'.
     1/2: $0\psum_4_05_reg_216[15:0]
     2/2: $0\psum_5_06_reg_204[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3623$859'.
     1/2: $0\psum_2_03_reg_240[15:0]
     2/2: $0\psum_3_04_reg_228[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3616$851'.
     1/2: $0\psum_0_01_reg_264[15:0]
     2/2: $0\psum_1_02_reg_252[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3608$847'.
     1/3: $0\icmp_ln49_reg_492_pp0_iter2_reg[0:0]
     2/3: $0\icmp_ln49_reg_492_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln49_reg_492[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3601$839'.
     1/2: $0\accum_in_0_load_56_reg_576[15:0]
     2/2: $0\accum_in_0_load_55_reg_571[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3593$831'.
     1/3: $0\accum_in_0_load_54_reg_556[15:0]
     2/3: $0\accum_in_0_load_53_reg_551[15:0]
     3/3: $0\add_ln49_reg_546[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3586$823'.
     1/2: $0\accum_in_0_load_52_reg_531[15:0]
     2/2: $0\accum_in_0_load_51_reg_526[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3579$815'.
     1/2: $0\accum_in_0_load_50_reg_511[15:0]
     2/2: $0\accum_in_0_load_reg_506[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3571$801'.
     1/1: $0\x_reg_168[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3563$796'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3551$779'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3541$774'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3529$761'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3517$757'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3509$755'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$754'.
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3287$748'.
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3238$737'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3230$733'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3222$729'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3214$725'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3206$723'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3198$719'.
     1/1: $1\accum_in_16_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3190$715'.
     1/1: $1\accum_in_16[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3184$713'.
     1/1: $0\add_ln81_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3176$705'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3168$697'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3156$691'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3148$689'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3138$684'.
     1/1: $0\accum_in_16_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$683'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3050$679'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3037$678'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3029$671'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3021$664'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3013$660'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3005$653'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2995$645'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2983$636'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2975$634'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$633'.
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2910$625'.
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2827$616'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2819$607'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2811$600'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2803$598'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2795$594'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2787$592'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2779$577'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2772$575'.
     1/2: $0\tmp_70_i_i_reg_172[15:0]
     2/2: $0\tmp_69_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2766$573'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2760$571'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2748$567'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2740$565'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$564'.
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2534$549'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2526$543'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2518$537'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2510$533'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2502$529'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2494$525'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2486$521'.
     1/1: $1\ap_sig_allocacmp_outputRow_9_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2478$519'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2470$515'.
     1/1: $1\ap_phi_mux_empty_phi_fu_92_p4[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2462$511'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2454$505'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2448$499'.
     1/1: $0\outputRow_9_3[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2442$493'.
     1/1: $0\outputRow_9_2[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2436$487'.
     1/1: $0\outputRow_9_1[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2430$481'.
     1/1: $0\outputRow_9_0[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2424$479'.
     1/1: $0\outputCount_7[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2418$473'.
     1/1: $0\outputChanIdx_7[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2412$471'.
     1/1: $0\icmp_ln88_reg_295[0:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2404$462'.
     1/1: $0\empty_reg_89[15:0]
Creating decoders for process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2396$460'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$459'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2286$452'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2282$444'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2278$440'.
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2236$406'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2228$395'.
     1/1: $1\storeOutput7_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2220$393'.
     1/1: $1\storeOutput7_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2212$382'.
     1/1: $1\resetMaximum6_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2204$380'.
     1/1: $1\resetMaximum6_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2196$369'.
     1/1: $1\output_indices_15_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2188$367'.
     1/1: $1\output_indices_15_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2180$356'.
     1/1: $1\output_indices_04_read[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2172$354'.
     1/1: $1\output_indices_04_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2164$336'.
     1/1: $1\grp_fu_110_ce[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2156$332'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2148$328'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2140$324'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2132$322'.
     1/3: $0\storeOutput7_read_reg_157[0:0]
     2/3: $0\output_indices_15_read_reg_152[11:0]
     3/3: $0\output_indices_04_read_reg_147[5:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2126$311'.
     1/1: $0\max_vals_4_0[15:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2114$307'.
     1/1: $0\grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2102$301'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2094$299'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946$298'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1935$297'.
     1/2: $0\sr_1[4:0]
     2/2: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1868$296'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1867$295'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1866$294'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1821$265'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
     1/7: $0\sr_6[4:0]
     2/7: $0\sr_5[4:0]
     3/7: $0\sr_4[4:0]
     4/7: $0\sr_3[4:0]
     5/7: $0\sr_2[4:0]
     6/7: $0\sr_1[4:0]
     7/7: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1738$263'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1737$262'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1736$261'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690$232'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
     1/8: $0\sr_7[5:0]
     2/8: $0\sr_6[5:0]
     3/8: $0\sr_5[5:0]
     4/8: $0\sr_4[5:0]
     5/8: $0\sr_3[5:0]
     6/8: $0\sr_2[5:0]
     7/8: $0\sr_1[5:0]
     8/8: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1606$230'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1605$229'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1604$228'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558$199'.
     1/1: $1\q[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
     1/8: $0\sr_7[11:0]
     2/8: $0\sr_6[11:0]
     3/8: $0\sr_5[11:0]
     4/8: $0\sr_4[11:0]
     5/8: $0\sr_3[11:0]
     6/8: $0\sr_2[11:0]
     7/8: $0\sr_1[11:0]
     8/8: $0\sr_0[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1474$197'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1473$196'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1472$195'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426$166'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
     1/8: $0\sr_7[0:0]
     2/8: $0\sr_6[0:0]
     3/8: $0\sr_5[0:0]
     4/8: $0\sr_4[0:0]
     5/8: $0\sr_3[0:0]
     6/8: $0\sr_2[0:0]
     7/8: $0\sr_1[0:0]
     8/8: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1342$164'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1341$163'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1340$162'.
Creating decoders for process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300$133'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1289$132'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1222$131'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1221$130'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1220$129'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180$100'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1169$99'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1102$98'.
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1101$97'.
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1100$96'.
Creating decoders for process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$67'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:856$18'.
     1/1: $0\ap_sync_reg_tdf2_readInputs25_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:844$14'.
     1/1: $0\ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:832$10'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_1[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:820$6'.
     1/1: $0\ap_sync_reg_channel_write_input_indices_0[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328': $auto$proc_dlatch.cc:427:proc_dlatch$6414
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9165$3326'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325': $auto$proc_dlatch.cc:427:proc_dlatch$6423
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9066$3315'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9000$3301'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8981$3300'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
No latch inferred for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\op_tdata' from process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7950$3805'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
No latch inferred for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_valid1' from process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7550$3789'.
No latch inferred for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_q1' from process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7549$3788'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6711$3486'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6710$3485'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6592$2628'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6549$2612'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\storeOutput_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6541$2593'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\storeOutput_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6533$2586'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\start_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6525$2582'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\resetMaximum_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6517$2563'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\resetMaximum_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6509$2556'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\real_start' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6501$2552'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_1_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6493$2533'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_1_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6485$2526'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_0_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6477$2507'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\output_indices_0_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6469$2500'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6461$2481'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6453$2462'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6445$2455'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out1_write' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6437$2436'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\input_indices_2_out1_blk_n' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6429$2429'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6421$2425'.
No latch inferred for signal `\td_fused_top_tdf2_get_next_ijk.\ap_done' from process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6413$2406'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_block_state1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5963$2182'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_NS_fsm' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5885$2128'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\in_data_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5877$2104'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_we1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5869$2088'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_we0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5861$2072'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_d1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5847$2064'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_d0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5833$2056'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_ce1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5825$2044'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5817$2032'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_address1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5803$2024'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_address0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5789$2016'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_ready' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5781$2014'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_kk_0_i_phi_fu_245_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5773$2006'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_jj_phi_fu_233_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5765$1998'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_indvar_flatten_phi_fu_222_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5757$1990'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_indvar_flatten47_phi_fu_198_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5749$1982'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_ii_phi_fu_210_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5741$1974'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_idle_pp0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5733$1968'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_idle' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5725$1964'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_done' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5717$1962'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5709$1960'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_block_state1' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5186$1767'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_NS_fsm' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5125$1715'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\weight_vecs_0_we0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5117$1709'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\weight_vecs_0_ce0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5109$1705'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\input_indices_23_read' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5101$1696'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\input_indices_23_blk_n' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5093$1689'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\filter_data_ce0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5085$1671'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_ready' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5077$1669'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_phi_mux_jj_phi_fu_160_p4' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5069$1663'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_phi_mux_ii_phi_fu_138_p4' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5061$1655'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_idle_pp0' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5053$1645'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_idle' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5045$1641'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_done' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5037$1639'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5029$1633'.
No latch inferred for signal `\td_fused_top_tdf2_readFilters24.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5021$1629'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_block_state1' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4614$1442'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4559$1395'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4551$1389'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4543$1383'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4535$1379'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4527$1373'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_ready' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4519$1371'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_phi_mux_jj_phi_fu_123_p4' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4511$1363'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_phi_mux_ii_phi_fu_146_p4' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4503$1357'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4495$1341'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_idle' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4487$1337'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_done' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4479$1335'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4471$1329'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4463$1325'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_condition_514' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3986$1141'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_block_state1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3962$1137'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3850$1087'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_310_p1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3836$1066'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_310_p0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3822$1045'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_305_p1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3808$1024'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3794$1003'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_ready' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3786$1001'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3778$993'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_phi_mux_phi_ln69_phi_fu_290_p8' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3760$985'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3752$979'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_idle' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3744$975'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_done' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3736$973'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3728$971'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_we1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3720$967'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_we0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3712$963'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3704$961'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3696$959'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3688$935'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3680$911'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3662$897'.
No latch inferred for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3644$883'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_block_state1' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3287$748'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3238$737'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_ready' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3230$733'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_idle' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3222$729'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\ap_done' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3214$725'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3206$723'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\accum_in_16_ap_vld' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3198$719'.
No latch inferred for signal `\td_fused_top_tdf2_accum_2.\accum_in_16' from process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3190$715'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3050$679'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3037$678'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_return' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3029$671'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3021$664'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3013$660'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc392.\ap_done' from process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3005$653'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_block_state1' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2910$625'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2827$616'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\input_indices_23_read' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2819$607'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\input_indices_23_blk_n' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2811$600'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_ready' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2803$598'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_idle' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2795$594'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\ap_done' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2787$592'.
No latch inferred for signal `\td_fused_top_tdf2_adjust.\adjustments_ce0' from process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2779$577'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2534$549'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2526$543'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2518$537'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_3_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2510$533'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_2_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2502$529'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_1_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2494$525'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_9_0_load' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2486$521'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2478$519'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_92_p4' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2470$515'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2462$511'.
No latch inferred for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2454$505'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_block_state4_on_subcall_done' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2286$452'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_block_state2' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2282$444'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_block_state1' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2278$440'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_NS_fsm' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2236$406'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\storeOutput7_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2228$395'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\storeOutput7_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2220$393'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\resetMaximum6_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2212$382'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\resetMaximum6_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2204$380'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_15_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2196$369'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_15_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2188$367'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_04_read' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2180$356'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_04_blk_n' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2172$354'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\grp_fu_110_ce' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2164$336'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_ready' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2156$332'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_idle' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2148$328'.
No latch inferred for signal `\td_fused_top_tdf2_poolOutputs.\ap_done' from process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2140$324'.
No latch inferred for signal `\td_fused_top_fifo_w5_d2_S_shiftReg.\q' from process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946$298'.
No latch inferred for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1821$265'.
No latch inferred for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690$232'.
No latch inferred for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558$199'.
No latch inferred for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426$166'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300$133'.
No latch inferred for signal `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180$100'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8502$3252'.
  created $dff cell `$procdff$6424' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8502$3252'.
  created $dff cell `$procdff$6425' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8502$3252'.
  created $dff cell `$procdff$6426' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\dout_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7975$3808'.
  created $dff cell `$procdff$6427' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\ce_r' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7971$3807'.
  created $dff cell `$procdff$6428' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din0_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7963$3806'.
  created $dff cell `$procdff$6429' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\din1_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7963$3806'.
  created $dff cell `$procdff$6430' with positive edge clock.
Creating register for signal `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.\opcode_buf1' using process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7963$3806'.
  created $dff cell `$procdff$6431' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8094$3216'.
  created $dff cell `$procdff$6432' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8094$3216'.
  created $dff cell `$procdff$6433' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8094$3216'.
  created $dff cell `$procdff$6434' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8481$3803'.
  created $dff cell `$procdff$6435' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8477$3802'.
  created $dff cell `$procdff$6436' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8470$3801'.
  created $dff cell `$procdff$6437' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8470$3801'.
  created $dff cell `$procdff$6438' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7872$3799'.
  created $dff cell `$procdff$6439' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7868$3798'.
  created $dff cell `$procdff$6440' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7861$3797'.
  created $dff cell `$procdff$6441' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7861$3797'.
  created $dff cell `$procdff$6442' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8073$3795'.
  created $dff cell `$procdff$6443' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8069$3794'.
  created $dff cell `$procdff$6444' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8062$3793'.
  created $dff cell `$procdff$6445' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8062$3793'.
  created $dff cell `$procdff$6446' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192'.
  created $dff cell `$procdff$6447' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192'.
  created $dff cell `$procdff$6448' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7805$3180_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192'.
  created $dff cell `$procdff$6449' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
  created $dff cell `$procdff$6450' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
  created $dff cell `$procdff$6451' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
  created $dff cell `$procdff$6452' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7795$3179_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
  created $dff cell `$procdff$6453' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\empty_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7713$3771'.
  created $dff cell `$procdff$6454' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\full_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7703$3763'.
  created $dff cell `$procdff$6455' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\count' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7693$3755'.
  created $dff cell `$procdff$6456' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_q0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7680$3748'.
  created $dff cell `$procdff$6457' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\reg_valid0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7680$3748'.
  created $dff cell `$procdff$6458' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\prev_tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7671$3746'.
  created $dff cell `$procdff$6459' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\prev_iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7662$3744'.
  created $dff cell `$procdff$6460' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7650$3740'.
  created $dff cell `$procdff$6461' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.\iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7638$3736'.
  created $dff cell `$procdff$6462' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
  created $dff cell `$procdff$6463' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
  created $dff cell `$procdff$6464' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
  created $dff cell `$procdff$6465' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7495$3025_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
  created $dff cell `$procdff$6466' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
  created $dff cell `$procdff$6467' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
  created $dff cell `$procdff$6468' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
  created $dff cell `$procdff$6469' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7485$3024_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
  created $dff cell `$procdff$6470' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\empty_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7399$3646'.
  created $dff cell `$procdff$6471' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\full_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7389$3638'.
  created $dff cell `$procdff$6472' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\count' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7379$3630'.
  created $dff cell `$procdff$6473' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7367$3626'.
  created $dff cell `$procdff$6474' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.\iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7355$3622'.
  created $dff cell `$procdff$6475' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7271$2977'.
  created $dff cell `$procdff$6476' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
  created $dff cell `$procdff$6477' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
  created $dff cell `$procdff$6478' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
  created $dff cell `$procdff$6479' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7265$2965_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
  created $dff cell `$procdff$6480' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\empty_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7187$3595'.
  created $dff cell `$procdff$6481' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\full_n' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7177$3587'.
  created $dff cell `$procdff$6482' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\count' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7167$3579'.
  created $dff cell `$procdff$6483' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_q1' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7154$3572'.
  created $dff cell `$procdff$6484' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_valid1' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7154$3572'.
  created $dff cell `$procdff$6485' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_q0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7141$3565'.
  created $dff cell `$procdff$6486' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\reg_valid0' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7141$3565'.
  created $dff cell `$procdff$6487' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\prev_tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7132$3563'.
  created $dff cell `$procdff$6488' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\prev_iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7123$3561'.
  created $dff cell `$procdff$6489' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\tptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7111$3557'.
  created $dff cell `$procdff$6490' with positive edge clock.
Creating register for signal `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.\iptr' using process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7099$3553'.
  created $dff cell `$procdff$6491' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828'.
  created $dff cell `$procdff$6492' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828'.
  created $dff cell `$procdff$6493' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6966$2816_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828'.
  created $dff cell `$procdff$6494' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
  created $dff cell `$procdff$6495' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
  created $dff cell `$procdff$6496' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
  created $dff cell `$procdff$6497' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6956$2815_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
  created $dff cell `$procdff$6498' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6874$3468'.
  created $dff cell `$procdff$6499' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6864$3460'.
  created $dff cell `$procdff$6500' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6854$3452'.
  created $dff cell `$procdff$6501' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6841$3445'.
  created $dff cell `$procdff$6502' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6841$3445'.
  created $dff cell `$procdff$6503' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6832$3443'.
  created $dff cell `$procdff$6504' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6823$3441'.
  created $dff cell `$procdff$6505' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6811$3437'.
  created $dff cell `$procdff$6506' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6799$3433'.
  created $dff cell `$procdff$6507' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\k_6' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6407$2385'.
  created $dff cell `$procdff$6508' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\j_p_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6401$2366'.
  created $dff cell `$procdff$6509' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\j_6' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6394$2345'.
  created $dff cell `$procdff$6510' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\j_out_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6394$2345'.
  created $dff cell `$procdff$6511' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\i_p_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6388$2324'.
  created $dff cell `$procdff$6512' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\i_6' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6381$2303'.
  created $dff cell `$procdff$6513' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\i_out_2' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6381$2303'.
  created $dff cell `$procdff$6514' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6369$2297'.
  created $dff cell `$procdff$6515' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6357$2276'.
  created $dff cell `$procdff$6516' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6349$2274'.
  created $dff cell `$procdff$6517' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln33_23_reg_1101' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5702$1954'.
  created $dff cell `$procdff$6518' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln33_24_reg_1106' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5702$1954'.
  created $dff cell `$procdff$6519' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln19_25_reg_1040' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5694$1946'.
  created $dff cell `$procdff$6520' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_21_reg_1053' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5694$1946'.
  created $dff cell `$procdff$6521' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_25_reg_1079' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5694$1946'.
  created $dff cell `$procdff$6522' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast_i_reg_931' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
  created $dff cell `$procdff$6523' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln22_reg_937' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
  created $dff cell `$procdff$6524' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sext_ln22_reg_943' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
  created $dff cell `$procdff$6525' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast_reg_949' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
  created $dff cell `$procdff$6526' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_21_reg_955' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
  created $dff cell `$procdff$6527' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_mid137_reg_960' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
  created $dff cell `$procdff$6528' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast5_i_reg_965' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
  created $dff cell `$procdff$6529' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\is_padding_reg_971' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
  created $dff cell `$procdff$6530' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_978' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
  created $dff cell `$procdff$6531' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_978_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
  created $dff cell `$procdff$6532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_978_pp0_iter2_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
  created $dff cell `$procdff$6533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1059_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5666$1936'.
  created $dff cell `$procdff$6534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\empty_111_reg_1067_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5666$1936'.
  created $dff cell `$procdff$6535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_reg_1047' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5658$1930'.
  created $dff cell `$procdff$6536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1059' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5658$1930'.
  created $dff cell `$procdff$6537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\empty_111_reg_1067' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5658$1930'.
  created $dff cell `$procdff$6538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_reg_1089' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5651$1924'.
  created $dff cell `$procdff$6539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_5_reg_1096' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5651$1924'.
  created $dff cell `$procdff$6540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln25_reg_1084' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5645$1916'.
  created $dff cell `$procdff$6541' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln19_reg_982' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6542' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln20_reg_987' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6543' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln19_reg_999' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6544' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast5_i_mid1_reg_1004' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_23_reg_1010' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln20_reg_1017' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_25_reg_1023' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln20_5_reg_1030' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
  created $dff cell `$procdff$6549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln19_5_reg_1035' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5626$1904'.
  created $dff cell `$procdff$6550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\kk_0_i_reg_241' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5618$1890'.
  created $dff cell `$procdff$6551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\jj_reg_229' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5610$1876'.
  created $dff cell `$procdff$6552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\indvar_flatten_reg_218' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5602$1862'.
  created $dff cell `$procdff$6553' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\indvar_flatten47_reg_194' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5594$1848'.
  created $dff cell `$procdff$6554' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ii_reg_206' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5586$1834'.
  created $dff cell `$procdff$6555' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5574$1823'.
  created $dff cell `$procdff$6556' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5560$1816'.
  created $dff cell `$procdff$6557' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5548$1803'.
  created $dff cell `$procdff$6558' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_done_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5536$1799'.
  created $dff cell `$procdff$6559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_CS_fsm' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5528$1797'.
  created $dff cell `$procdff$6560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\sext_ln47_reg_408' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5015$1627'.
  created $dff cell `$procdff$6561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\select_ln48_9_reg_442' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5009$1619'.
  created $dff cell `$procdff$6562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\select_ln47_5_reg_429' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5003$1611'.
  created $dff cell `$procdff$6563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln48_reg_422' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4997$1605'.
  created $dff cell `$procdff$6564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4990$1601'.
  created $dff cell `$procdff$6565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter1_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4990$1601'.
  created $dff cell `$procdff$6566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter2_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
  created $dff cell `$procdff$6567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\icmp_ln47_reg_418_pp0_iter3_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
  created $dff cell `$procdff$6568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452_pp0_iter2_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
  created $dff cell `$procdff$6569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452_pp0_iter3_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
  created $dff cell `$procdff$6570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\add_ln55_20_reg_452' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4975$1593'.
  created $dff cell `$procdff$6571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\kk_reg_167' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4967$1577'.
  created $dff cell `$procdff$6572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\jj_reg_156' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4959$1563'.
  created $dff cell `$procdff$6573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\indvar_flatten_reg_145' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4951$1547'.
  created $dff cell `$procdff$6574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\indvar_flatten13_reg_123' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4943$1531'.
  created $dff cell `$procdff$6575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ii_reg_134' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4935$1515'.
  created $dff cell `$procdff$6576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4923$1504'.
  created $dff cell `$procdff$6577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4913$1501'.
  created $dff cell `$procdff$6578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4899$1497'.
  created $dff cell `$procdff$6579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4889$1494'.
  created $dff cell `$procdff$6580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4877$1483'.
  created $dff cell `$procdff$6581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_done_reg' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4865$1479'.
  created $dff cell `$procdff$6582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readFilters24.\ap_CS_fsm' using process `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4857$1477'.
  created $dff cell `$procdff$6583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4457$1319'.
  created $dff cell `$procdff$6584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_13_reg_434' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4451$1311'.
  created $dff cell `$procdff$6585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln147_14_reg_455' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4445$1303'.
  created $dff cell `$procdff$6586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul_reg_485' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4439$1299'.
  created $dff cell `$procdff$6587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_load_reg_475' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4432$1295'.
  created $dff cell `$procdff$6588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_load_reg_480' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4432$1295'.
  created $dff cell `$procdff$6589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_460_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
  created $dff cell `$procdff$6604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4404$1289'.
  created $dff cell `$procdff$6605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_408_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4404$1289'.
  created $dff cell `$procdff$6606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4404$1289'.
  created $dff cell `$procdff$6607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln148_reg_412' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
  created $dff cell `$procdff$6608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\and_ln147_reg_419' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
  created $dff cell `$procdff$6609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\add_ln148_reg_424' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
  created $dff cell `$procdff$6610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_reg_429' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
  created $dff cell `$procdff$6611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\trunc_ln150_reg_440' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
  created $dff cell `$procdff$6612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\jj_reg_119' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4386$1269'.
  created $dff cell `$procdff$6613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\indvar_flatten_reg_108' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4378$1255'.
  created $dff cell `$procdff$6614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\indvar_flatten17_reg_97' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4370$1241'.
  created $dff cell `$procdff$6615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ii_reg_142' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4362$1229'.
  created $dff cell `$procdff$6616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ic_reg_131' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4354$1215'.
  created $dff cell `$procdff$6617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4342$1206'.
  created $dff cell `$procdff$6618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4332$1203'.
  created $dff cell `$procdff$6619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4322$1200'.
  created $dff cell `$procdff$6620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4312$1197'.
  created $dff cell `$procdff$6621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4302$1194'.
  created $dff cell `$procdff$6622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4288$1190'.
  created $dff cell `$procdff$6623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4278$1187'.
  created $dff cell `$procdff$6624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4266$1178'.
  created $dff cell `$procdff$6625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_done_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4254$1174'.
  created $dff cell `$procdff$6626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4246$1172'.
  created $dff cell `$procdff$6627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3637$875'.
  created $dff cell `$procdff$6628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3637$875'.
  created $dff cell `$procdff$6629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3630$867'.
  created $dff cell `$procdff$6630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3630$867'.
  created $dff cell `$procdff$6631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3623$859'.
  created $dff cell `$procdff$6632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3623$859'.
  created $dff cell `$procdff$6633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3616$851'.
  created $dff cell `$procdff$6634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3616$851'.
  created $dff cell `$procdff$6635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\icmp_ln49_reg_492' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3608$847'.
  created $dff cell `$procdff$6636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\icmp_ln49_reg_492_pp0_iter1_reg' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3608$847'.
  created $dff cell `$procdff$6637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\icmp_ln49_reg_492_pp0_iter2_reg' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3608$847'.
  created $dff cell `$procdff$6638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_55_reg_571' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3601$839'.
  created $dff cell `$procdff$6639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_56_reg_576' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3601$839'.
  created $dff cell `$procdff$6640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\add_ln49_reg_546' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3593$831'.
  created $dff cell `$procdff$6641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_53_reg_551' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3593$831'.
  created $dff cell `$procdff$6642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_54_reg_556' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3593$831'.
  created $dff cell `$procdff$6643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_51_reg_526' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3586$823'.
  created $dff cell `$procdff$6644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_52_reg_531' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3586$823'.
  created $dff cell `$procdff$6645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_reg_506' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3579$815'.
  created $dff cell `$procdff$6646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\accum_in_0_load_50_reg_511' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3579$815'.
  created $dff cell `$procdff$6647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\x_reg_168' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3571$801'.
  created $dff cell `$procdff$6648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\q_reg_276' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3563$796'.
  created $dff cell `$procdff$6649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3551$779'.
  created $dff cell `$procdff$6650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3541$774'.
  created $dff cell `$procdff$6651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3529$761'.
  created $dff cell `$procdff$6652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_done_reg' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3517$757'.
  created $dff cell `$procdff$6653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3509$755'.
  created $dff cell `$procdff$6654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\add_ln81_reg_91' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3184$713'.
  created $dff cell `$procdff$6655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3176$705'.
  created $dff cell `$procdff$6656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3168$697'.
  created $dff cell `$procdff$6657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\ap_done_reg' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3156$691'.
  created $dff cell `$procdff$6658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3148$689'.
  created $dff cell `$procdff$6659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_accum_2.\accum_in_16_preg' using process `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3138$684'.
  created $dff cell `$procdff$6660' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc392.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2995$645'.
  created $dff cell `$procdff$6661' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc392.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2983$636'.
  created $dff cell `$procdff$6662' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc392.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2975$634'.
  created $dff cell `$procdff$6663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\tmp_69_i_i_reg_167' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2772$575'.
  created $dff cell `$procdff$6664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\tmp_70_i_i_reg_172' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2772$575'.
  created $dff cell `$procdff$6665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2766$573'.
  created $dff cell `$procdff$6666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2760$571'.
  created $dff cell `$procdff$6667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\ap_done_reg' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2748$567'.
  created $dff cell `$procdff$6668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2740$565'.
  created $dff cell `$procdff$6669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_3' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2448$499'.
  created $dff cell `$procdff$6670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_2' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2442$493'.
  created $dff cell `$procdff$6671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_1' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2436$487'.
  created $dff cell `$procdff$6672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputRow_9_0' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2430$481'.
  created $dff cell `$procdff$6673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputCount_7' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2424$479'.
  created $dff cell `$procdff$6674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\outputChanIdx_7' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2418$473'.
  created $dff cell `$procdff$6675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\icmp_ln88_reg_295' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2412$471'.
  created $dff cell `$procdff$6676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\empty_reg_89' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2404$462'.
  created $dff cell `$procdff$6677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2396$460'.
  created $dff cell `$procdff$6678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_04_read_reg_147' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2132$322'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\output_indices_15_read_reg_152' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2132$322'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\storeOutput7_read_reg_157' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2132$322'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\max_vals_4_0' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2126$311'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2114$307'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\ap_done_reg' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2102$301'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_poolOutputs.\ap_CS_fsm' using process `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2094$299'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1935$297'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1935$297'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S.\mOutPtr' using process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S.\internal_empty_n' using process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S.\internal_full_n' using process `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w1_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1289$132'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1289$132'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1169$99'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1169$99'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf2_readFilters24_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_tdf2_readInputs25_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:856$18'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:844$14'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_channel_write_input_indices_1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:832$10'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.\ap_sync_reg_channel_write_input_indices_0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:820$6'.
  created $dff cell `$procdff$6747' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9174$3328'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9165$3326'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9129$3325'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9066$3315'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9000$3301'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:9000$3301'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8981$3300'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8981$3300'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8678$3253'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8502$3252'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8502$3252'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7975$3808'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7975$3808'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7971$3807'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7963$3806'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7963$3806'.
Found and cleaned up 1 empty switch in `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7950$3805'.
Removing empty process `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7950$3805'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8183$3217'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8094$3216'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8094$3216'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8481$3803'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8481$3803'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8477$3802'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8470$3801'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8470$3801'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7872$3799'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7872$3799'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7868$3798'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7861$3797'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7861$3797'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8073$3795'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8073$3795'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8069$3794'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8062$3793'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8062$3793'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7801$3192'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7791$3181'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7553$3792'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7552$3791'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7551$3790'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7550$3789'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7549$3788'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7548$3787'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7547$3786'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7546$3785'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7545$3784'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7544$3783'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7543$3782'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7713$3771'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7713$3771'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7703$3763'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7703$3763'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7693$3755'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7693$3755'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7680$3748'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7680$3748'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7671$3746'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7671$3746'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7662$3744'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7662$3744'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7650$3740'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7650$3740'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7638$3736'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7638$3736'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7491$3037'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7481$3026'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7316$3661'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7315$3660'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7314$3659'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7313$3658'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7312$3657'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7399$3646'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7399$3646'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7389$3638'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7389$3638'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7379$3630'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7379$3630'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7367$3626'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7367$3626'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7355$3622'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7355$3622'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7271$2977'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7271$2977'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7261$2966'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7021$3616'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7020$3615'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7019$3614'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7018$3613'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7017$3612'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7016$3611'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7015$3610'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7014$3609'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7013$3608'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7012$3607'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7011$3606'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7187$3595'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7187$3595'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7177$3587'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7177$3587'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7167$3579'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7167$3579'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7154$3572'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7154$3572'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7141$3565'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7141$3565'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7132$3563'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7132$3563'.
Found and cleaned up 1 empty switch in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7123$3561'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7123$3561'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7111$3557'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7111$3557'.
Found and cleaned up 3 empty switches in `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7099$3553'.
Removing empty process `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7099$3553'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6962$2828'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6952$2817'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6714$3489'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6713$3488'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6712$3487'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6711$3486'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6710$3485'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6709$3484'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6708$3483'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6707$3482'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6706$3481'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6705$3480'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6704$3479'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6874$3468'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6874$3468'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6864$3460'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6864$3460'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6854$3452'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6854$3452'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6841$3445'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6841$3445'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6832$3443'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6832$3443'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6823$3441'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6823$3441'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6811$3437'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6811$3437'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6799$3433'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6799$3433'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$2683'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6592$2628'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6549$2612'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6549$2612'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6541$2593'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6541$2593'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6533$2586'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6533$2586'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6525$2582'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6525$2582'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6517$2563'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6517$2563'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6509$2556'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6509$2556'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6501$2552'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6501$2552'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6493$2533'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6493$2533'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6485$2526'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6485$2526'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6477$2507'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6477$2507'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6469$2500'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6469$2500'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6461$2481'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6461$2481'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6453$2462'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6453$2462'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6445$2455'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6445$2455'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6437$2436'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6437$2436'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6429$2429'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6429$2429'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6421$2425'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6421$2425'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6413$2406'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6413$2406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6407$2385'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6407$2385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6401$2366'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6401$2366'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6394$2345'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6394$2345'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6388$2324'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6388$2324'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6381$2303'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6381$2303'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6369$2297'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6369$2297'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6357$2276'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6357$2276'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6349$2274'.
Removing empty process `td_fused_top_tdf2_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6349$2274'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$2273'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5963$2182'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5885$2128'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5885$2128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5877$2104'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5877$2104'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5869$2088'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5869$2088'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5861$2072'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5861$2072'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5847$2064'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5847$2064'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5833$2056'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5833$2056'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5825$2044'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5825$2044'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5817$2032'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5817$2032'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5803$2024'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5803$2024'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5789$2016'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5789$2016'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5781$2014'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5781$2014'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5773$2006'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5773$2006'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5765$1998'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5765$1998'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5757$1990'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5757$1990'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5749$1982'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5749$1982'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5741$1974'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5741$1974'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5733$1968'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5733$1968'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5725$1964'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5725$1964'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5717$1962'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5717$1962'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5709$1960'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5709$1960'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5702$1954'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5702$1954'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5694$1946'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5694$1946'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5683$1944'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5673$1940'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5666$1936'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5666$1936'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5658$1930'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5658$1930'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5651$1924'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5651$1924'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5645$1916'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5645$1916'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5632$1910'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5626$1904'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5626$1904'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5618$1890'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5618$1890'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5610$1876'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5610$1876'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5602$1862'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5602$1862'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5594$1848'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5594$1848'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5586$1834'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5586$1834'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5574$1823'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5574$1823'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5560$1816'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5560$1816'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5548$1803'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5548$1803'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5536$1799'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5536$1799'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5528$1797'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5528$1797'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1796'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5186$1767'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5125$1715'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5125$1715'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5117$1709'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5117$1709'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5109$1705'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5109$1705'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5101$1696'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5101$1696'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5093$1689'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5093$1689'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5085$1671'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5085$1671'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5077$1669'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5077$1669'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5069$1663'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5069$1663'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5061$1655'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5061$1655'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5053$1645'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5053$1645'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5045$1641'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5045$1641'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5037$1639'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5037$1639'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5029$1633'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5029$1633'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5021$1629'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5021$1629'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5015$1627'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5015$1627'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5009$1619'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5009$1619'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5003$1611'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5003$1611'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4997$1605'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4997$1605'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4990$1601'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4990$1601'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4981$1599'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4975$1593'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4975$1593'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4967$1577'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4967$1577'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4959$1563'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4959$1563'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4951$1547'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4951$1547'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4943$1531'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4943$1531'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4935$1515'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4935$1515'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4923$1504'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4923$1504'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4913$1501'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4913$1501'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4899$1497'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4899$1497'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4889$1494'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4889$1494'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4877$1483'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4877$1483'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4865$1479'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4865$1479'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4857$1477'.
Removing empty process `td_fused_top_tdf2_readFilters24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4857$1477'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1476'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4614$1442'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4559$1395'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4559$1395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4551$1389'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4551$1389'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4543$1383'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4543$1383'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4535$1379'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4535$1379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4527$1373'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4527$1373'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4519$1371'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4519$1371'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4511$1363'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4511$1363'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4503$1357'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4503$1357'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4495$1341'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4495$1341'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4487$1337'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4487$1337'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4479$1335'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4479$1335'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4471$1329'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4471$1329'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4463$1325'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4463$1325'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4457$1319'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4457$1319'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4451$1311'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4451$1311'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4445$1303'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4445$1303'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4439$1299'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4439$1299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4432$1295'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4432$1295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4412$1293'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4404$1289'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4404$1289'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4394$1283'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4386$1269'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4386$1269'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4378$1255'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4378$1255'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4370$1241'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4370$1241'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4362$1229'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4362$1229'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4354$1215'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4354$1215'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4342$1206'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4342$1206'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4332$1203'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4332$1203'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4322$1200'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4322$1200'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4312$1197'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4312$1197'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4302$1194'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4302$1194'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4288$1190'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4288$1190'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4278$1187'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4278$1187'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4266$1178'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4266$1178'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4254$1174'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4254$1174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4246$1172'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4246$1172'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$1171'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3986$1141'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3962$1137'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3850$1087'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3850$1087'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3836$1066'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3836$1066'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3822$1045'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3822$1045'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3808$1024'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3808$1024'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3794$1003'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3794$1003'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3786$1001'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3786$1001'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3778$993'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3778$993'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3760$985'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3760$985'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3752$979'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3752$979'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3744$975'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3744$975'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3736$973'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3736$973'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3728$971'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3728$971'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3720$967'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3720$967'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3712$963'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3712$963'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3704$961'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3704$961'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3696$959'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3696$959'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3688$935'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3688$935'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3680$911'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3680$911'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3662$897'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3662$897'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3644$883'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3644$883'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3637$875'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3637$875'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3630$867'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3630$867'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3623$859'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3623$859'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3616$851'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3616$851'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3608$847'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3608$847'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3601$839'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3601$839'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3593$831'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3593$831'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3586$823'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3586$823'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3579$815'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3579$815'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3571$801'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3571$801'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3563$796'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3563$796'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3551$779'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3551$779'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3541$774'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3541$774'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3529$761'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3529$761'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3517$757'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3517$757'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3509$755'.
Removing empty process `td_fused_top_tdf2_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3509$755'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$754'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3287$748'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3238$737'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3238$737'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3230$733'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3230$733'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3222$729'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3222$729'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3214$725'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3214$725'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3206$723'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3206$723'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3198$719'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3198$719'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3190$715'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3190$715'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3184$713'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3184$713'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3176$705'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3176$705'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3168$697'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3168$697'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3156$691'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3156$691'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3148$689'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3148$689'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3138$684'.
Removing empty process `td_fused_top_tdf2_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3138$684'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$683'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3050$679'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3037$678'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3037$678'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3029$671'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3029$671'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3021$664'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3021$664'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3013$660'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3013$660'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3005$653'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3005$653'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2995$645'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2995$645'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2983$636'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2983$636'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2975$634'.
Removing empty process `td_fused_top_Block_entry_proc_proc392.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2975$634'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$633'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2910$625'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2827$616'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2827$616'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2819$607'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2819$607'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2811$600'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2811$600'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2803$598'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2803$598'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2795$594'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2795$594'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2787$592'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2787$592'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2779$577'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2779$577'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2772$575'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2772$575'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2766$573'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2766$573'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2760$571'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2760$571'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2748$567'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2748$567'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2740$565'.
Removing empty process `td_fused_top_tdf2_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2740$565'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$564'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2534$549'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2534$549'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2526$543'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2526$543'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2518$537'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2518$537'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2510$533'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2510$533'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2502$529'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2502$529'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2494$525'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2494$525'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2486$521'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2486$521'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2478$519'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2478$519'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2470$515'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2470$515'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2462$511'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2462$511'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2454$505'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2454$505'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2448$499'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2448$499'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2442$493'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2442$493'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2436$487'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2436$487'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2430$481'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2430$481'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2424$479'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2424$479'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2418$473'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2418$473'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2412$471'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2412$471'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2404$462'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2404$462'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2396$460'.
Removing empty process `td_fused_top_tdf2_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2396$460'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$459'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2286$452'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2282$444'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2278$440'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2236$406'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2236$406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2228$395'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2228$395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2220$393'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2220$393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2212$382'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2212$382'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2204$380'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2204$380'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2196$369'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2196$369'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2188$367'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2188$367'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2180$356'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2180$356'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2172$354'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2172$354'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2164$336'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2164$336'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2156$332'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2156$332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2148$328'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2148$328'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2140$324'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2140$324'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2132$322'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2132$322'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2126$311'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2126$311'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2114$307'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2114$307'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2102$301'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2102$301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2094$299'.
Removing empty process `td_fused_top_tdf2_poolOutputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2094$299'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946$298'.
Removing empty process `td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1946$298'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1935$297'.
Removing empty process `td_fused_top_fifo_w5_d2_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1935$297'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1868$296'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1867$295'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1866$294'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266'.
Removing empty process `td_fused_top_fifo_w5_d2_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1875$266'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1821$265'.
Removing empty process `td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1821$265'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
Removing empty process `td_fused_top_fifo_w5_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1805$264'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1738$263'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1737$262'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1736$261'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233'.
Removing empty process `td_fused_top_fifo_w5_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1745$233'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690$232'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1690$232'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1673$231'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1606$230'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1605$229'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1604$228'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1613$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558$199'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1558$199'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1541$198'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1474$197'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1473$196'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1472$195'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1481$167'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426$166'.
Removing empty process `td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1426$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
Removing empty process `td_fused_top_fifo_w1_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1409$165'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1342$164'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1341$163'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1340$162'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134'.
Removing empty process `td_fused_top_fifo_w1_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1349$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300$133'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1300$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1289$132'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1289$132'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1222$131'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1221$130'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1220$129'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1229$101'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180$100'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1180$100'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1169$99'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1169$99'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1102$98'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1101$97'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1100$96'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68'.
Removing empty process `td_fused_top_start_for_tdf2_readFilters24_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:1109$68'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:0$67'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:856$18'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:856$18'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:844$14'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:844$14'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:832$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:832$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:820$6'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP38022.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:820$6'.
Cleaned up 541 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf2_get_next_ijk.
<suppressed ~181 debug messages>
Optimizing module td_fused_top_tdf2_readInputs25.
<suppressed ~317 debug messages>
Optimizing module td_fused_top_tdf2_readFilters24.
<suppressed ~212 debug messages>
Optimizing module td_fused_top_tdf2_dot_product.
<suppressed ~227 debug messages>
Optimizing module td_fused_top_tdf2_accum_1.
<suppressed ~326 debug messages>
Optimizing module td_fused_top_tdf2_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc392.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf2_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.
<suppressed ~42 debug messages>
Optimizing module td_fused_top_tdf2_poolOutputs.
<suppressed ~78 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
<suppressed ~21 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module td_fused_top_tdf2_get_next_ijk.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
<suppressed ~732 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~273 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~264 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
<suppressed ~216 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
<suppressed ~33 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
<suppressed ~255 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
<suppressed ~6 debug messages>
Removed a total of 950 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8268$3219: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:8268$3219: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4101.
    dead port 2/2 on $mux $procmux$4095.
    dead port 2/2 on $mux $procmux$4089.
    dead port 2/2 on $mux $procmux$4074.
    dead port 2/2 on $mux $procmux$4068.
    dead port 2/2 on $mux $procmux$4062.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4221.
    dead port 2/2 on $mux $procmux$4215.
    dead port 2/2 on $mux $procmux$4209.
    dead port 2/2 on $mux $procmux$4191.
    dead port 2/2 on $mux $procmux$4185.
    dead port 2/2 on $mux $procmux$4179.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4293.
    dead port 2/2 on $mux $procmux$4287.
    dead port 2/2 on $mux $procmux$4281.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4424.
    dead port 2/2 on $mux $procmux$4418.
    dead port 2/2 on $mux $procmux$4412.
    dead port 2/2 on $mux $procmux$4397.
    dead port 2/2 on $mux $procmux$4391.
    dead port 2/2 on $mux $procmux$4385.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4538.
    dead port 2/2 on $mux $procmux$4538.
    dead port 1/2 on $mux $procmux$4523.
    dead port 2/2 on $mux $procmux$4523.
    dead port 1/2 on $mux $procmux$4514.
    dead port 2/2 on $mux $procmux$4514.
    dead port 1/2 on $mux $procmux$4505.
    dead port 2/2 on $mux $procmux$4505.
    dead port 1/2 on $mux $procmux$4544.
    dead port 2/2 on $mux $procmux$4544.
    dead port 1/2 on $mux $procmux$4529.
    dead port 2/2 on $mux $procmux$4529.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4683.
    dead port 2/2 on $mux $procmux$4689.
    dead port 2/2 on $mux $procmux$4707.
    dead port 2/2 on $mux $procmux$4665.
    dead port 2/2 on $mux $procmux$4701.
    dead port 1/2 on $mux $procmux$4681.
    dead port 1/2 on $mux $procmux$4699.
    dead port 2/2 on $mux $procmux$4659.
    dead port 1/2 on $mux $procmux$4657.
    dead port 2/2 on $mux $procmux$4593.
    dead port 2/2 on $mux $procmux$4647.
    dead port 2/2 on $mux $procmux$4641.
    dead port 1/2 on $mux $procmux$4591.
    dead port 2/2 on $mux $procmux$4600.
    dead port 2/2 on $mux $procmux$4608.
    dead port 2/2 on $mux $procmux$4617.
    dead port 1/2 on $mux $procmux$4639.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4908.
    dead port 2/2 on $mux $procmux$4908.
    dead port 1/2 on $mux $procmux$4984.
    dead port 2/2 on $mux $procmux$4984.
    dead port 1/2 on $mux $procmux$4874.
    dead port 2/2 on $mux $procmux$4876.
    dead port 2/2 on $mux $procmux$4883.
    dead port 2/2 on $mux $procmux$4891.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5037.
    dead port 1/2 on $mux $procmux$5035.
    dead port 2/2 on $mux $procmux$5052.
    dead port 1/2 on $mux $procmux$5178.
    dead port 2/2 on $mux $procmux$5178.
    dead port 2/2 on $mux $procmux$5044.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5437.
    dead port 1/2 on $mux $procmux$5443.
    dead port 1/2 on $mux $procmux$5446.
    dead port 1/2 on $mux $procmux$5543.
    dead port 1/2 on $mux $procmux$5431.
    dead port 1/2 on $mux $procmux$5546.
    dead port 1/2 on $mux $procmux$5549.
    dead port 2/2 on $mux $procmux$5551.
    dead port 1/2 on $mux $procmux$5558.
    dead port 1/2 on $mux $procmux$5561.
    dead port 2/2 on $mux $procmux$5563.
    dead port 2/2 on $mux $procmux$5243.
    dead port 1/2 on $mux $procmux$5570.
    dead port 1/2 on $mux $procmux$5434.
    dead port 2/2 on $mux $procmux$5572.
    dead port 1/2 on $mux $procmux$5483.
    dead port 2/2 on $mux $procmux$5578.
    dead port 1/2 on $mux $procmux$5486.
    dead port 1/2 on $mux $procmux$5452.
    dead port 1/2 on $mux $procmux$5588.
    dead port 1/2 on $mux $procmux$5591.
    dead port 1/2 on $mux $procmux$5594.
    dead port 2/2 on $mux $procmux$5596.
    dead port 2/2 on $mux $procmux$5252.
    dead port 1/2 on $mux $procmux$5603.
    dead port 2/2 on $mux $procmux$5260.
    dead port 2/2 on $mux $procmux$5263.
    dead port 1/2 on $mux $procmux$5606.
    dead port 2/2 on $mux $procmux$5608.
    dead port 2/2 on $mux $procmux$5265.
    dead port 1/2 on $mux $procmux$5615.
    dead port 2/2 on $mux $procmux$5617.
    dead port 2/2 on $mux $procmux$5503.
    dead port 2/2 on $mux $procmux$5275.
    dead port 2/2 on $mux $procmux$5284.
    dead port 2/2 on $mux $procmux$5623.
    dead port 2/2 on $mux $procmux$5287.
    dead port 2/2 on $mux $procmux$5289.
    dead port 2/2 on $mux $procmux$5497.
    dead port 2/2 on $mux $procmux$5300.
    dead port 2/2 on $mux $procmux$5312.
    dead port 2/2 on $mux $procmux$5325.
    dead port 2/2 on $mux $procmux$5488.
    dead port 1/2 on $mux $procmux$5468.
    dead port 1/2 on $mux $procmux$5341.
    dead port 1/2 on $mux $procmux$5344.
    dead port 1/2 on $mux $procmux$5347.
    dead port 1/2 on $mux $procmux$5353.
    dead port 1/2 on $mux $procmux$5356.
    dead port 1/2 on $mux $procmux$5362.
    dead port 1/2 on $mux $procmux$5471.
    dead port 1/2 on $mux $procmux$5371.
    dead port 1/2 on $mux $procmux$5374.
    dead port 1/2 on $mux $procmux$5377.
    dead port 1/2 on $mux $procmux$5383.
    dead port 1/2 on $mux $procmux$5386.
    dead port 1/2 on $mux $procmux$5392.
    dead port 1/2 on $mux $procmux$5474.
    dead port 2/2 on $mux $procmux$5476.
    dead port 1/2 on $mux $procmux$5495.
    dead port 1/2 on $mux $procmux$5401.
    dead port 1/2 on $mux $procmux$5404.
    dead port 1/2 on $mux $procmux$5407.
    dead port 1/2 on $mux $procmux$5413.
    dead port 1/2 on $mux $procmux$5416.
    dead port 1/2 on $mux $procmux$5422.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5731.
    dead port 2/2 on $mux $procmux$5719.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2914$632: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5864.
    dead port 2/2 on $mux $procmux$5864.
    dead port 2/2 on $mux $procmux$5839.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5902.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5983.
    dead port 1/2 on $mux $procmux$5973.
    dead port 1/2 on $mux $procmux$6022.
    dead port 2/2 on $mux $procmux$6022.
    dead port 1/2 on $mux $procmux$6010.
    dead port 2/2 on $mux $procmux$6010.
    dead port 2/2 on $mux $procmux$5992.
    dead port 2/2 on $mux $procmux$5964.
    dead port 2/2 on $mux $procmux$5975.
    dead port 1/2 on $mux $procmux$6004.
    dead port 2/2 on $mux $procmux$6004.
    dead port 1/2 on $mux $procmux$6016.
    dead port 2/2 on $mux $procmux$6016.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 149 multiplexer ports.
<suppressed ~579 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3825: { $procmux$3869_CMP $procmux$3868_CMP $auto$opt_reduce.cc:134:opt_mux$6802 }
    New ctrl vector for $pmux cell $procmux$3840: { $procmux$3869_CMP $procmux$3868_CMP $auto$opt_reduce.cc:134:opt_mux$6804 }
    New ctrl vector for $pmux cell $procmux$3820: { $procmux$3869_CMP $auto$opt_reduce.cc:134:opt_mux$6806 }
    New ctrl vector for $pmux cell $procmux$3860: { $procmux$3869_CMP $auto$opt_reduce.cc:134:opt_mux$6808 }
    New ctrl vector for $pmux cell $procmux$3835: { $procmux$3869_CMP $procmux$3868_CMP $auto$opt_reduce.cc:134:opt_mux$6810 }
    New ctrl vector for $pmux cell $procmux$3815: { $procmux$3869_CMP $auto$opt_reduce.cc:134:opt_mux$6812 }
    New ctrl vector for $pmux cell $procmux$3830: { $procmux$3869_CMP $procmux$3868_CMP $auto$opt_reduce.cc:134:opt_mux$6814 }
    New ctrl vector for $pmux cell $procmux$3865: { }
    New ctrl vector for $pmux cell $procmux$3810: { $procmux$3869_CMP $auto$opt_reduce.cc:134:opt_mux$6816 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3925: { }
    New ctrl vector for $pmux cell $procmux$3875: { $procmux$3929_CMP $procmux$3928_CMP $auto$opt_reduce.cc:134:opt_mux$6818 }
    New ctrl vector for $pmux cell $procmux$3870: { $procmux$3929_CMP $auto$opt_reduce.cc:134:opt_mux$6820 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3960: { $procmux$3969_CMP $procmux$3967_CMP $auto$opt_reduce.cc:134:opt_mux$6822 }
    New ctrl vector for $pmux cell $procmux$3965: { $procmux$3969_CMP $auto$opt_reduce.cc:134:opt_mux$6824 $procmux$3966_CMP }
    New ctrl vector for $pmux cell $procmux$3950: { $procmux$3969_CMP $procmux$3968_CMP $auto$opt_reduce.cc:134:opt_mux$6826 }
    New ctrl vector for $pmux cell $procmux$3945: { $procmux$3949_CMP $auto$opt_reduce.cc:134:opt_mux$6828 $procmux$3946_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4087:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4087_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4087_Y [0]
      New connections: $procmux$4087_Y [15:1] = { $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] $procmux$4087_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4060:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4060_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4060_Y [0]
      New connections: $procmux$4060_Y [15:1] = { $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] $procmux$4060_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4104:
      Old ports: A=16'0000000000000000, B=$procmux$4087_Y, Y=$procmux$4104_Y
      New ports: A=1'0, B=$procmux$4087_Y [0], Y=$procmux$4104_Y [0]
      New connections: $procmux$4104_Y [15:1] = { $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] $procmux$4104_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4077:
      Old ports: A=16'0000000000000000, B=$procmux$4060_Y, Y=$procmux$4077_Y
      New ports: A=1'0, B=$procmux$4060_Y [0], Y=$procmux$4077_Y [0]
      New connections: $procmux$4077_Y [15:1] = { $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] $procmux$4077_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4207:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4207_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4207_Y [0]
      New connections: $procmux$4207_Y [15:1] = { $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] $procmux$4207_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4177:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4177_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4177_Y [0]
      New connections: $procmux$4177_Y [15:1] = { $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] $procmux$4177_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4224:
      Old ports: A=16'0000000000000000, B=$procmux$4207_Y, Y=$procmux$4224_Y
      New ports: A=1'0, B=$procmux$4207_Y [0], Y=$procmux$4224_Y [0]
      New connections: $procmux$4224_Y [15:1] = { $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] $procmux$4224_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4194:
      Old ports: A=16'0000000000000000, B=$procmux$4177_Y, Y=$procmux$4194_Y
      New ports: A=1'0, B=$procmux$4177_Y [0], Y=$procmux$4194_Y [0]
      New connections: $procmux$4194_Y [15:1] = { $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] $procmux$4194_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4279:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4279_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4279_Y [0]
      New connections: $procmux$4279_Y [15:1] = { $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] $procmux$4279_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4296:
      Old ports: A=16'0000000000000000, B=$procmux$4279_Y, Y=$procmux$4296_Y
      New ports: A=1'0, B=$procmux$4279_Y [0], Y=$procmux$4296_Y [0]
      New connections: $procmux$4296_Y [15:1] = { $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4410:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4410_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4410_Y [0]
      New connections: $procmux$4410_Y [15:1] = { $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] $procmux$4410_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4383:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4383_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4383_Y [0]
      New connections: $procmux$4383_Y [15:1] = { $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] $procmux$4383_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4427:
      Old ports: A=16'0000000000000000, B=$procmux$4410_Y, Y=$procmux$4427_Y
      New ports: A=1'0, B=$procmux$4410_Y [0], Y=$procmux$4427_Y [0]
      New connections: $procmux$4427_Y [15:1] = { $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] $procmux$4427_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4400:
      Old ports: A=16'0000000000000000, B=$procmux$4383_Y, Y=$procmux$4400_Y
      New ports: A=1'0, B=$procmux$4383_Y [0], Y=$procmux$4400_Y [0]
      New connections: $procmux$4400_Y [15:1] = { $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] $procmux$4400_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6424 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6425 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6426 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6431 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \opcode, Q = \opcode_buf1).
Adding EN signal on $procdff$6429 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6430 ($dff) from module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6432 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6433 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6434 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6438 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6437 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6442 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6441 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6446 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6445 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6450 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7796$3191_DATA, Q = \q0).
Adding SRST signal on $procdff$6459 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6456 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4134_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6846 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4134_Y, Q = \count).
Adding SRST signal on $procdff$6460 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6461 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4162_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6851 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4160_Y, Q = \tptr).
Adding SRST signal on $procdff$6457 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4148_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6853 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7685$3754_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6458 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4142_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6855 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4142_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6455 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4126_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6859 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4126_Y, Q = \full_n).
Adding SRST signal on $procdff$6454 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4115_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6863 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6462 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4170_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6867 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec (D = $procmux$4168_Y, Q = \iptr).
Adding EN signal on $procdff$6467 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7486$3036_DATA, Q = \q0).
Adding EN signal on $procdff$6463 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7496$3047_DATA, Q = \q1).
Adding SRST signal on $procdff$6474 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4262_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6871 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4260_Y, Q = \tptr).
Adding SRST signal on $procdff$6475 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4270_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6873 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4268_Y, Q = \iptr).
Adding SRST signal on $procdff$6472 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4246_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6875 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4246_Y, Q = \full_n).
Adding SRST signal on $procdff$6473 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4254_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6879 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4254_Y, Q = \count).
Adding SRST signal on $procdff$6471 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = $procmux$4235_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6883 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6476 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7274$2978_DATA, Q = \q1).
Adding EN signal on $procdff$6477 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7266$2976_DATA, Q = \q0).
Adding SRST signal on $procdff$6490 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4368_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6889 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4366_Y, Q = \tptr).
Adding SRST signal on $procdff$6491 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4376_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6891 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4374_Y, Q = \iptr).
Adding SRST signal on $procdff$6488 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6489 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6487 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4348_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6895 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4348_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6486 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4354_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6899 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7146$3571_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6484 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4340_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6901 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:7159$3578_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6485 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4334_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6903 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4334_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6482 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4318_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6907 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4318_Y, Q = \full_n).
Adding SRST signal on $procdff$6483 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4326_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6911 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4326_Y, Q = \count).
Adding SRST signal on $procdff$6481 ($dff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = $procmux$4307_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6915 ($sdff) from module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6495 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6957$2827_DATA, Q = \q0).
Adding SRST signal on $procdff$6507 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4493_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6920 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4491_Y, Q = \iptr).
Adding SRST signal on $procdff$6506 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4485_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6922 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4483_Y, Q = \tptr).
Adding SRST signal on $procdff$6505 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6504 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6503 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4465_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6926 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4465_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6502 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4471_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6930 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6846$3451_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6501 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4457_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6932 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4457_Y, Q = \count).
Adding SRST signal on $procdff$6500 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4449_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6936 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4449_Y, Q = \full_n).
Adding SRST signal on $procdff$6499 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = $procmux$4438_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6940 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6517 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6516 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $procmux$4574_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6515 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $procmux$4569_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6948 ($sdff) from module td_fused_top_tdf2_get_next_ijk (D = $procmux$4569_Y, Q = \start_once_reg).
Adding EN signal on $procdff$6514 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6644$2677_Y, Q = \i_out_2).
Adding SRST signal on $auto$ff.cc:262:slice$6952 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln146_fu_266_p2, Q = \i_out_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6513 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6646$2679_Y, Q = \i_6).
Adding SRST signal on $auto$ff.cc:262:slice$6954 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln145_fu_260_p2, Q = \i_6, rval = 16'0000000000000000).
Adding EN signal on $procdff$6512 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6642$2675_Y, Q = \i_p_2).
Adding SRST signal on $auto$ff.cc:262:slice$6956 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \select_ln135_fu_330_p3, Q = \i_p_2, rval = 2'00).
Adding EN signal on $procdff$6511 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6638$2671_Y, Q = \j_out_2).
Adding SRST signal on $auto$ff.cc:262:slice$6958 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln141_fu_248_p2, Q = \j_out_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6508 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6636$2669_Y, Q = \k_6).
Adding SRST signal on $auto$ff.cc:262:slice$6960 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \select_ln138_fu_380_p3, Q = \k_6, rval = 16'0000000000000000).
Adding EN signal on $procdff$6509 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6640$2673_Y, Q = \j_p_2).
Adding SRST signal on $auto$ff.cc:262:slice$6962 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln131_fu_206_p2, Q = \j_p_2, rval = 2'00).
Adding EN signal on $procdff$6510 ($dff) from module td_fused_top_tdf2_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6634$2667_Y, Q = \j_6).
Adding SRST signal on $auto$ff.cc:262:slice$6964 ($dffe) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln140_fu_242_p2, Q = \j_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6560 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6559 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4857_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6558 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4849_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6970 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6557 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4844_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6974 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4842_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6556 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4836_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6976 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4836_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$6554 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4826_Y, Q = \indvar_flatten47_reg_194).
Adding EN signal on $procdff$6553 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4821_Y, Q = \indvar_flatten_reg_218).
Adding EN signal on $procdff$6552 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4816_Y, Q = \jj_reg_229).
Adding EN signal on $procdff$6551 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4811_Y, Q = \kk_0_i_reg_241).
Adding EN signal on $procdff$6550 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5919$2170_Y, Q = \add_ln19_5_reg_1035).
Adding EN signal on $procdff$6549 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5923$2172_Y, Q = \add_ln20_5_reg_1030).
Adding EN signal on $procdff$6548 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6043$2215_Y, Q = \or_ln23_25_reg_1023).
Adding EN signal on $procdff$6547 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5925$2173_Y, Q = \add_ln20_reg_1017).
Adding EN signal on $procdff$6546 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6039$2213_Y, Q = \or_ln23_23_reg_1010).
Adding EN signal on $procdff$6545 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6055$2221_Y, Q = \p_cast5_i_mid1_reg_1004).
Adding EN signal on $procdff$6544 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6087$2247_Y, Q = \select_ln19_reg_999).
Adding EN signal on $procdff$6543 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6009$2201_Y, Q = \icmp_ln20_reg_987).
Adding EN signal on $procdff$6542 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5921$2171_Y, Q = \add_ln19_reg_982).
Adding EN signal on $procdff$6541 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5933$2177_Y, Q = \add_ln25_reg_1084).
Adding EN signal on $procdff$6540 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5937$2179_Y, Q = \add_ln33_5_reg_1096).
Adding EN signal on $procdff$6539 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5939$2180_Y, Q = \add_ln33_reg_1089).
Adding EN signal on $procdff$6538 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6099$2259_Y [3:0], Q = \empty_111_reg_1067).
Adding EN signal on $procdff$6537 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6091$2251_Y, Q = \select_ln20_22_reg_1059).
Adding EN signal on $procdff$6536 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6099$2259_Y, Q = \select_ln20_reg_1047).
Adding SRST signal on $auto$ff.cc:262:slice$7006 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \ap_phi_mux_kk_0_i_phi_fu_245_p4 [4], Q = \select_ln20_reg_1047 [4], rval = 1'0).
Adding EN signal on $procdff$6535 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \empty_111_reg_1067, Q = \empty_111_reg_1067_pp0_iter1_reg).
Adding EN signal on $procdff$6534 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \select_ln20_22_reg_1059, Q = \select_ln20_22_reg_1059_pp0_iter1_reg).
Adding EN signal on $procdff$6533 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \icmp_ln19_reg_978_pp0_iter1_reg, Q = \icmp_ln19_reg_978_pp0_iter2_reg).
Adding EN signal on $procdff$6532 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \icmp_ln19_reg_978, Q = \icmp_ln19_reg_978_pp0_iter1_reg).
Adding EN signal on $procdff$6531 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6007$2199_Y, Q = \icmp_ln19_reg_978).
Adding EN signal on $procdff$6530 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6029$2210_Y, Q = \is_padding_reg_971).
Adding EN signal on $procdff$6529 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6053$2220_Y, Q = \p_cast5_i_reg_965).
Adding EN signal on $procdff$6528 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6065$2226_Y, Q = \p_mid137_reg_960).
Adding EN signal on $procdff$6527 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6037$2212_Y, Q = \or_ln23_21_reg_955).
Adding EN signal on $procdff$6526 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6057$2222_Y, Q = \p_cast_reg_949).
Adding EN signal on $procdff$6525 ($dff) from module td_fused_top_tdf2_readInputs25 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5931$2176_Y }, Q = \sext_ln22_reg_943).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7019 ($dffe) from module td_fused_top_tdf2_readInputs25.
Adding EN signal on $procdff$6524 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \j_17 [13:0], Q = \trunc_ln22_reg_937).
Adding EN signal on $procdff$6523 ($dff) from module td_fused_top_tdf2_readInputs25 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5995$2193_Y }, Q = \p_cast_i_reg_931).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7022 ($dffe) from module td_fused_top_tdf2_readInputs25.
Adding EN signal on $procdff$6522 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6097$2257_Y, Q = \select_ln20_25_reg_1079).
Adding SRST signal on $auto$ff.cc:262:slice$7024 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \add_ln20_5_reg_1030, Q = \select_ln20_25_reg_1079, rval = 5'00001).
Adding EN signal on $procdff$6519 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6105$2265_Y, Q = \select_ln33_24_reg_1106).
Adding SRST signal on $auto$ff.cc:262:slice$7026 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \bitcast_ln32_24_fu_886_p1, Q = \select_ln33_24_reg_1106, rval = 16'0000000000000000).
Adding EN signal on $procdff$6518 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6103$2263_Y, Q = \select_ln33_23_reg_1101).
Adding SRST signal on $auto$ff.cc:262:slice$7028 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \bitcast_ln32_23_fu_865_p1, Q = \select_ln33_23_reg_1101, rval = 16'0000000000000000).
Adding EN signal on $procdff$6555 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$4831_Y, Q = \ii_reg_206).
Adding EN signal on $procdff$6521 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6089$2249_Y, Q = \select_ln20_21_reg_1053).
Adding EN signal on $procdff$6520 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:6075$2235_Y, Q = \select_ln19_25_reg_1040).
Adding SRST signal on $procdff$6583 ($dff) from module td_fused_top_tdf2_readFilters24 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6582 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5018_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6581 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5010_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7039 ($sdff) from module td_fused_top_tdf2_readFilters24 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6580 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5005_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6579 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$5000_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$6576 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4982_Y, Q = \ii_reg_134).
Adding EN signal on $procdff$6575 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4977_Y, Q = \indvar_flatten13_reg_123).
Adding EN signal on $procdff$6574 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4972_Y, Q = \indvar_flatten_reg_145).
Adding EN signal on $procdff$6573 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4967_Y, Q = \jj_reg_156).
Adding EN signal on $procdff$6572 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4962_Y, Q = \kk_reg_167).
Adding EN signal on $procdff$6566 ($dff) from module td_fused_top_tdf2_readFilters24 (D = \icmp_ln47_reg_418, Q = \icmp_ln47_reg_418_pp0_iter1_reg).
Adding EN signal on $procdff$6565 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5204$1775_Y, Q = \icmp_ln47_reg_418).
Adding EN signal on $procdff$6564 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5206$1777_Y, Q = \icmp_ln48_reg_422).
Adding EN signal on $procdff$6563 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5212$1782_Y, Q = \select_ln47_5_reg_429).
Adding EN signal on $procdff$6562 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5218$1788_Y, Q = \select_ln48_9_reg_442).
Adding EN signal on $procdff$6561 ($dff) from module td_fused_top_tdf2_readFilters24 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5230$1794_Y }, Q = \sext_ln47_reg_408).
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7065 ($dffe) from module td_fused_top_tdf2_readFilters24.
Adding EN signal on $procdff$6571 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:5168$1764_Y, Q = \add_ln55_20_reg_452).
Adding SRST signal on $procdff$6578 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4992_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6577 ($dff) from module td_fused_top_tdf2_readFilters24 (D = $procmux$4987_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6627 ($dff) from module td_fused_top_tdf2_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6626 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5227_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6625 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5219_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7074 ($sdff) from module td_fused_top_tdf2_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6624 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5214_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6623 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5209_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6620 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5191_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6619 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5186_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6618 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5181_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$6617 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5176_Y, Q = \ic_reg_131).
Adding EN signal on $procdff$6616 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5171_Y, Q = \ii_reg_142).
Adding EN signal on $procdff$6614 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5161_Y, Q = \indvar_flatten_reg_108).
Adding EN signal on $procdff$6613 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5156_Y, Q = \jj_reg_119).
Adding EN signal on $procdff$6612 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4682$1472_Y [3:0], Q = \trunc_ln150_reg_440).
Adding EN signal on $procdff$6611 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4682$1472_Y, Q = \select_ln148_reg_429).
Adding EN signal on $procdff$6610 ($dff) from module td_fused_top_tdf2_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4592$1437_Y, Q = \add_ln148_reg_424).
Adding EN signal on $procdff$6609 ($dff) from module td_fused_top_tdf2_dot_product (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4600$1441_Y, Q = \and_ln147_reg_419).
Adding EN signal on $procdff$6608 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4644$1453_Y, Q = \icmp_ln148_reg_412).
Adding EN signal on $procdff$6607 ($dff) from module td_fused_top_tdf2_dot_product (D = \trunc_ln150_reg_440, Q = \trunc_ln150_reg_440_pp0_iter1_reg).
Adding EN signal on $procdff$6606 ($dff) from module td_fused_top_tdf2_dot_product (D = \icmp_ln147_reg_408, Q = \icmp_ln147_reg_408_pp0_iter1_reg).
Adding EN signal on $procdff$6605 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4642$1451_Y, Q = \icmp_ln147_reg_408).
Adding EN signal on $procdff$6589 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_0_q0, Q = \weight_vecs_0_load_reg_480).
Adding EN signal on $procdff$6588 ($dff) from module td_fused_top_tdf2_dot_product (D = \ifmap_vec_q0, Q = \ifmap_vec_load_reg_475).
Adding EN signal on $procdff$6587 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_153_p2, Q = \mul_reg_485).
Adding EN signal on $procdff$6586 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4662$1458_Y, Q = \select_ln147_14_reg_455).
Adding EN signal on $procdff$6585 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4672$1466_Y, Q = \select_ln148_13_reg_434).
Adding EN signal on $procdff$6584 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4674$1468_Y, Q = \select_ln148_14_reg_460).
Adding EN signal on $procdff$6615 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5166_Y, Q = \indvar_flatten17_reg_97).
Adding SRST signal on $procdff$6622 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5201_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6621 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$5196_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6654 ($dff) from module td_fused_top_tdf2_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$6653 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5699_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6652 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5691_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7118 ($sdff) from module td_fused_top_tdf2_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6651 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5686_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7122 ($sdff) from module td_fused_top_tdf2_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6650 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5681_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7124 ($sdff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5681_Y, Q = \ap_enable_reg_pp0_iter2).
Adding SRST signal on $procdff$6649 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5673_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7128 ($sdff) from module td_fused_top_tdf2_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3920$1136_Y, Q = \q_reg_276).
Adding EN signal on $procdff$6648 ($dff) from module td_fused_top_tdf2_accum_1 (D = $procmux$5671_Y, Q = \x_reg_168).
Adding EN signal on $procdff$6647 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_50_reg_511).
Adding EN signal on $procdff$6646 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_506).
Adding EN signal on $procdff$6645 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_52_reg_531).
Adding EN signal on $procdff$6644 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_51_reg_526).
Adding EN signal on $procdff$6643 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_54_reg_556).
Adding EN signal on $procdff$6642 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_53_reg_551).
Adding EN signal on $procdff$6641 ($dff) from module td_fused_top_tdf2_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3918$1135_Y, Q = \add_ln49_reg_546).
Adding EN signal on $procdff$6640 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_56_reg_576).
Adding EN signal on $procdff$6639 ($dff) from module td_fused_top_tdf2_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_55_reg_571).
Adding EN signal on $procdff$6638 ($dff) from module td_fused_top_tdf2_accum_1 (D = \icmp_ln49_reg_492_pp0_iter1_reg, Q = \icmp_ln49_reg_492_pp0_iter2_reg).
Adding EN signal on $procdff$6637 ($dff) from module td_fused_top_tdf2_accum_1 (D = \icmp_ln49_reg_492, Q = \icmp_ln49_reg_492_pp0_iter1_reg).
Adding EN signal on $procdff$6636 ($dff) from module td_fused_top_tdf2_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:4004$1152_Y, Q = \icmp_ln49_reg_492).
Adding EN signal on $procdff$6635 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$6634 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$6633 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$6632 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$6631 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$6630 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$6629 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$6628 ($dff) from module td_fused_top_tdf2_accum_1 (D = \grp_fu_310_p2, Q = \psum_7_08_reg_180).
Adding SRST signal on $procdff$6660 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5783_Y, Q = \accum_in_16_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6659 ($dff) from module td_fused_top_tdf2_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$6658 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5772_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6657 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5767_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$7158 ($sdff) from module td_fused_top_tdf2_accum_2 (D = \add_ln81_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$6656 ($dff) from module td_fused_top_tdf2_accum_2 (D = $procmux$5762_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7160 ($sdff) from module td_fused_top_tdf2_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$6655 ($dff) from module td_fused_top_tdf2_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:3277$747_Y, Q = \add_ln81_reg_91).
Adding SRST signal on $procdff$6663 ($dff) from module td_fused_top_Block_entry_proc_proc392 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6662 ($dff) from module td_fused_top_Block_entry_proc_proc392 (D = $procmux$5808_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6661 ($dff) from module td_fused_top_Block_entry_proc_proc392 (D = $procmux$5803_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6669 ($dff) from module td_fused_top_tdf2_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$6668 ($dff) from module td_fused_top_tdf2_adjust (D = $procmux$5886_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6667 ($dff) from module td_fused_top_tdf2_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$6666 ($dff) from module td_fused_top_tdf2_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$6665 ($dff) from module td_fused_top_tdf2_adjust (D = \adjustments_q0 [47:32], Q = \tmp_70_i_i_reg_172).
Adding EN signal on $procdff$6664 ($dff) from module td_fused_top_tdf2_adjust (D = \adjustments_q0 [31:16], Q = \tmp_69_i_i_reg_167).
Adding SRST signal on $procdff$6678 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$6677 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $procmux$5952_Y, Q = \empty_reg_89, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$7177 ($sdff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2552$553_Y, Q = \empty_reg_89).
Adding EN signal on $procdff$6676 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2572$558_Y, Q = \icmp_ln88_reg_295).
Adding EN signal on $procdff$6675 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:2580$562_Y, Q = \outputChanIdx_7).
Adding SRST signal on $auto$ff.cc:262:slice$7180 ($dffe) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \add_ln96_fu_255_p2, Q = \outputChanIdx_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$6674 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = $procmux$5930_Y, Q = \outputCount_7).
Adding SRST signal on $auto$ff.cc:262:slice$7182 ($dffe) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \empty_reg_89, Q = \outputCount_7, rval = 16'0000000000000000).
Adding EN signal on $procdff$6673 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_0).
Adding EN signal on $procdff$6672 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_1).
Adding EN signal on $procdff$6671 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_2).
Adding EN signal on $procdff$6670 ($dff) from module td_fused_top_tdf2_writeOutputs_unaligned (D = \max_vals_4_0, Q = \outputRow_9_3).
Adding SRST signal on $procdff$6685 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$6684 ($dff) from module td_fused_top_tdf2_poolOutputs (D = $procmux$6052_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6683 ($dff) from module td_fused_top_tdf2_poolOutputs (D = $procmux$6047_Y, Q = \grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7192 ($sdff) from module td_fused_top_tdf2_poolOutputs (D = $procmux$6047_Y, Q = \grp_tdf2_writeOutputs_unaligned_fu_88_ap_start_reg).
Adding EN signal on $procdff$6682 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \p_read, Q = \max_vals_4_0).
Adding EN signal on $procdff$6680 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \output_indices_15_dout, Q = \output_indices_15_read_reg_152).
Adding EN signal on $procdff$6679 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \output_indices_04_dout, Q = \output_indices_04_read_reg_147).
Adding EN signal on $procdff$6681 ($dff) from module td_fused_top_tdf2_poolOutputs (D = \storeOutput7_dout, Q = \storeOutput7_read_reg_157).
Adding EN signal on $procdff$6686 ($dff) from module td_fused_top_fifo_w5_d2_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6687 ($dff) from module td_fused_top_fifo_w5_d2_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6690 ($dff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6072_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7204 ($sdff) from module td_fused_top_fifo_w5_d2_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6689 ($dff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6085_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7210 ($sdff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6085_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6688 ($dff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6093_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7218 ($sdff) from module td_fused_top_fifo_w5_d2_S (D = $procmux$6093_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6691 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6692 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6693 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6694 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6695 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6696 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6697 ($dff) from module td_fused_top_fifo_w5_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$6700 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6123_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7229 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6699 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6136_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7235 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6136_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6698 ($dff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6144_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7243 ($sdff) from module td_fused_top_fifo_w5_d7_S (D = $procmux$6144_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6701 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6702 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6703 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6704 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6705 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6706 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6707 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6708 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6711 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6176_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7255 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6710 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6189_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7261 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6189_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6709 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6197_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7269 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$6197_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6712 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6713 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6714 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6715 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6716 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6717 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6718 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6719 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6722 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6229_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7281 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6721 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6242_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7287 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6242_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6720 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6250_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7295 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$6250_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6723 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6724 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6725 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6726 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6727 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6728 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6729 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6730 ($dff) from module td_fused_top_fifo_w1_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6733 ($dff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6282_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7307 ($sdff) from module td_fused_top_fifo_w1_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6732 ($dff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6295_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7313 ($sdff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6295_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6731 ($dff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6303_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$7321 ($sdff) from module td_fused_top_fifo_w1_d8_S (D = $procmux$6303_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6734 ($dff) from module td_fused_top_fifo_w16_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6735 ($dff) from module td_fused_top_fifo_w16_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6738 ($dff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6317_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7327 ($sdff) from module td_fused_top_fifo_w16_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6737 ($dff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6330_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7333 ($sdff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6330_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6736 ($dff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6338_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7341 ($sdff) from module td_fused_top_fifo_w16_d2_S_x (D = $procmux$6338_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6739 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6740 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6743 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6352_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$7347 ($sdff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6742 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6365_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$7353 ($sdff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6365_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6741 ($dff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6373_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$7361 ($sdff) from module td_fused_top_start_for_tdf2_readFilters24_U0 (D = $procmux$6373_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$6747 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:916$53_Y, Q = \ap_sync_reg_channel_write_input_indices_0, rval = 1'0).
Adding SRST signal on $procdff$6746 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:918$55_Y, Q = \ap_sync_reg_channel_write_input_indices_1, rval = 1'0).
Adding SRST signal on $procdff$6745 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:926$57_Y, Q = \ap_sync_reg_tdf2_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6744 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP38022 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v:928$58_Y, Q = \ap_sync_reg_tdf2_readInputs25_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Removed 423 unused cells and 4862 unused wires.
<suppressed ~537 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
<suppressed ~3 debug messages>
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf2_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf2_poolOutputs.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf2_readFilters24.
<suppressed ~5 debug messages>
Optimizing module td_fused_top_tdf2_readInputs25.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 21 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$7163 ($sdff) from module td_fused_top_Block_entry_proc_proc392 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7377 ($sdff) from module td_fused_top_Block_entry_proc_proc392.
Adding SRST signal on $auto$ff.cc:262:slice$6961 ($sdffce) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln137_fu_230_p2, Q = \k_6, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:262:slice$6957 ($sdffce) from module td_fused_top_tdf2_get_next_ijk (D = \add_ln134_fu_218_p2, Q = \i_p_2, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$6944 ($sdff) from module td_fused_top_tdf2_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$7390 ($sdff) from module td_fused_top_tdf2_get_next_ijk.
Adding SRST signal on $auto$ff.cc:262:slice$7004 ($dffe) from module td_fused_top_tdf2_readInputs25 (D = \ap_phi_mux_kk_0_i_phi_fu_245_p4 [1:0], Q = \empty_111_reg_1067 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Removed 6 unused cells and 26 unused wires.
<suppressed ~23 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_get_next_ijk.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..
Removed 1 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_get_next_ijk.
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc392..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hcmp_0_no_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w1_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_poolOutputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readFilters24..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
  Optimizing cells in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc392.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hcmp_0_no_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w1_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf2_accum_1.
  Optimizing cells in module \td_fused_top_tdf2_accum_2.
  Optimizing cells in module \td_fused_top_tdf2_adjust.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
  Optimizing cells in module \td_fused_top_tdf2_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf2_poolOutputs.
  Optimizing cells in module \td_fused_top_tdf2_readFilters24.
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
  Optimizing cells in module \td_fused_top_tdf2_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0'.
Finding identical cells in module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc392'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf2_accum_1'.
Finding identical cells in module `\td_fused_top_tdf2_accum_2'.
Finding identical cells in module `\td_fused_top_tdf2_adjust'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
Finding identical cells in module `\td_fused_top_tdf2_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf2_poolOutputs'.
Finding identical cells in module `\td_fused_top_tdf2_readFilters24'.
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
Finding identical cells in module `\td_fused_top_tdf2_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0..
Finding unused cells or wires in module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc392..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hcmp_0_no_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w1_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf2_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf2_adjust..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf2_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf2_poolOutputs..
Finding unused cells or wires in module \td_fused_top_tdf2_readFilters24..
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Finding unused cells or wires in module \td_fused_top_tdf2_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.
Optimizing module $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc392.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hcmp_0_no_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w1_d8_S.
Optimizing module td_fused_top_fifo_w1_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S.
Optimizing module td_fused_top_fifo_w5_d2_S_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S.
Optimizing module td_fused_top_fifo_w5_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0.
Optimizing module td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.
Optimizing module td_fused_top_tdf2_accum_1.
Optimizing module td_fused_top_tdf2_accum_2.
Optimizing module td_fused_top_tdf2_adjust.
Optimizing module td_fused_top_tdf2_dot_product.
Optimizing module td_fused_top_tdf2_get_next_ijk.
Optimizing module td_fused_top_tdf2_poolOutputs.
Optimizing module td_fused_top_tdf2_readFilters24.
Optimizing module td_fused_top_tdf2_readInputs25.
Optimizing module td_fused_top_tdf2_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                          37
     $eq                            30
     $mux                            1
     $pmux                           8

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec ===

   Number of wires:                 99
   Number of wire bits:            389
   Number of public wires:          54
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          170
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0 ===

   Number of wires:                101
   Number of wire bits:            405
   Number of public wires:          51
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          184
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0 ===

   Number of wires:                 55
   Number of wire bits:            150
   Number of public wires:          28
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc392 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022 ===

   Number of wires:                306
   Number of wire bits:           1771
   Number of public wires:         269
   Number of public wire bits:    1734
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore ===

   Number of wires:                 11
   Number of wire bits:             70
   Number of public wires:          11
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            245
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          100

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             69
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            180
   Number of public wires:           9
   Number of public wire bits:      68
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           50

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             88
   Number of public wires:          12
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          104

=== td_fused_top_fifo_w12_d8_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w12_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            133
   Number of public wires:          13
   Number of public wire bits:     125
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          96
     $eq                            21
     $logic_not                      3
     $pmux                          12

=== td_fused_top_fifo_w16_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w1_d8_S ===

   Number of wires:                 46
   Number of wire bits:            125
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w1_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             23
   Number of public wires:          13
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                            21
     $logic_not                      3
     $pmux                           1

=== td_fused_top_fifo_w5_d2_S ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w5_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          10
     $not                            1
     $pmux                           5

=== td_fused_top_fifo_w5_d7_S ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w5_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             56
   Number of public wires:          12
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          35
     $eq                            15
     $logic_not                      3
     $pmux                           5

=== td_fused_top_fifo_w6_d8_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             73
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          48
     $eq                            21
     $logic_not                      3
     $pmux                           6

=== td_fused_top_start_for_tdf2_readFilters24_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf2_accum_1 ===

   Number of wires:                217
   Number of wire bits:           1829
   Number of public wires:         124
   Number of public wire bits:    1398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $add                           12
     $and                           31
     $dffe                         275
     $eq                            79
     $logic_not                      3
     $lt                             8
     $mux                          533
     $not                            8
     $or                            64
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf2_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf2_adjust ===

   Number of wires:                 70
   Number of wire bits:            446
   Number of public wires:          42
   Number of public wire bits:     402
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf2_dot_product ===

   Number of wires:                176
   Number of wire bits:            659
   Number of public wires:         123
   Number of public wire bits:     563
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           44
     $and                           18
     $dff                           45
     $dffe                          99
     $eq                            29
     $mux                          101
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

=== td_fused_top_tdf2_get_next_ijk ===

   Number of wires:                112
   Number of wire bits:            385
   Number of public wires:          73
   Number of public wire bits:     346
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          116
     $and                           14
     $eq                            56
     $logic_not                      2
     $mux                           15
     $not                           14
     $or                            10
     $reduce_bool                    2
     $reduce_or                      6
     $sdff                           1
     $sdffce                        84
     $sdffe                          1

=== td_fused_top_tdf2_poolOutputs ===

   Number of wires:                 85
   Number of wire bits:            319
   Number of public wires:          51
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            9
     $dffe                          35
     $eq                            16
     $mux                           23
     $not                           10
     $or                             6
     $pmux                           4
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf2_readFilters24 ===

   Number of wires:                155
   Number of wire bits:            620
   Number of public wires:          97
   Number of public wire bits:     519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           67
     $and                           18
     $dff                           18
     $dffe                          47
     $eq                            29
     $mux                           90
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           21

=== td_fused_top_tdf2_readInputs25 ===

   Number of wires:                281
   Number of wire bits:           1908
   Number of public wires:         203
   Number of public wire bits:    1708
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          225
     $and                           24
     $dffe                         159
     $eq                            32
     $gt                            89
     $mux                          385
     $not                           11
     $or                            26
     $pmux                           4
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           5
     $sdffce                        40
     $sdffe                          3
     $sub                           20

=== td_fused_top_tdf2_writeOutputs_unaligned ===

   Number of wires:                 80
   Number of wire bits:            608
   Number of public wires:          48
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           59
     $and                           19
     $dffe                          65
     $eq                            42
     $logic_not                      2
     $mux                           73
     $not                            2
     $or                             2
     $pmux                           2
     $sdff                           2
     $sdffce                        32
     $sdffe                         16
     $sub                           12

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP38022      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram      0
     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec      0
       td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram      0
     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram      0
     $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc392      0
     td_fused_top_fifo_w12_d8_S      0
       td_fused_top_fifo_w12_d8_S_shiftReg      0
     td_fused_top_fifo_w16_d2_S_x      0
       td_fused_top_fifo_w16_d2_S_x_shiftReg      0
     td_fused_top_fifo_w1_d8_S       0
       td_fused_top_fifo_w1_d8_S_shiftReg      0
     td_fused_top_fifo_w5_d2_S       0
       td_fused_top_fifo_w5_d2_S_shiftReg      0
     td_fused_top_fifo_w5_d7_S       0
       td_fused_top_fifo_w5_d7_S_shiftReg      0
     td_fused_top_fifo_w6_d8_S       0
       td_fused_top_fifo_w6_d8_S_shiftReg      0
     td_fused_top_start_for_tdf2_readFilters24_U0      0
       td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg      0
     td_fused_top_tdf2_accum_1       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf2_accum_2       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf2_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf2_dot_product      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf2_get_next_ijk      0
     td_fused_top_tdf2_poolOutputs      0
       $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      0
         td_fused_top_ap_hcmp_0_no_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       td_fused_top_tdf2_writeOutputs_unaligned      0
     td_fused_top_tdf2_readFilters24      0
     td_fused_top_tdf2_readInputs25      0

   Number of wires:                306
   Number of wire bits:           1771
   Number of public wires:         269
   Number of public wire bits:    1734
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

Warnings: 44 unique messages, 44 total
End of script. Logfile hash: 2373f38782, CPU: user 2.41s system 0.02s, MEM: 63.02 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
