

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Tue Jul 17 14:58:50 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+----------+
        |                      |            |  Latency  |  Interval | Pipeline |
        |       Instance       |   Module   | min | max | min | max |   Type   |
        +----------------------+------------+-----+-----+-----+-----+----------+
        |grp_read_data_fu_16   |read_data   |    8|    8|    8|    8| function |
        |grp_write_data_fu_22  |write_data  |    7|    7|    8|    8| function |
        +----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 17 [9/9] (0.00ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.59ns
ST_2 : Operation 18 [8/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.59ns
ST_3 : Operation 19 [7/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.59ns
ST_4 : Operation 20 [6/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.59ns
ST_5 : Operation 21 [5/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.59ns
ST_6 : Operation 22 [4/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.59ns
ST_7 : Operation 23 [3/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.59ns
ST_8 : Operation 24 [2/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 2.65ns
ST_9 : Operation 25 [1/9] (0.59ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind" [dct_hls/dct.cpp:139]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2d_in_0_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [dct_hls/dct.cpp:139]
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_in_0_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [dct_hls/dct.cpp:139]
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2d_in_0_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [dct_hls/dct.cpp:139]
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2d_in_0_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [dct_hls/dct.cpp:139]
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2d_in_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [dct_hls/dct.cpp:139]
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%buf_2d_in_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [dct_hls/dct.cpp:139]
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%buf_2d_in_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [dct_hls/dct.cpp:139]
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2d_in_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [dct_hls/dct.cpp:139]
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%buf_2d_in_2_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [dct_hls/dct.cpp:139]
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2d_in_2_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [dct_hls/dct.cpp:139]
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_in_2_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [dct_hls/dct.cpp:139]
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%buf_2d_in_2_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [dct_hls/dct.cpp:139]
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%buf_2d_in_3_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [dct_hls/dct.cpp:139]
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%buf_2d_in_3_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [dct_hls/dct.cpp:139]
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%buf_2d_in_3_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [dct_hls/dct.cpp:139]
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%buf_2d_in_3_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15" [dct_hls/dct.cpp:139]
ST_9 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %buf_2d_in_1_0, %buf_2d_in_0_0" [dct_hls/dct.cpp:6->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 43 [1/1] (0.78ns)   --->   "%tmp1 = add i16 %buf_2d_in_2_0, %buf_2d_in_3_0" [dct_hls/dct.cpp:6->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_0_0 = add i16 %tmp1, %tmp" [dct_hls/dct.cpp:6->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %buf_2d_in_1_1, %buf_2d_in_0_1" [dct_hls/dct.cpp:7->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 46 [1/1] (0.78ns)   --->   "%tmp3 = add i16 %buf_2d_in_2_1, %buf_2d_in_3_1" [dct_hls/dct.cpp:7->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_1_0 = add i16 %tmp3, %tmp2" [dct_hls/dct.cpp:7->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %buf_2d_in_1_2, %buf_2d_in_0_2" [dct_hls/dct.cpp:8->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 49 [1/1] (0.78ns)   --->   "%tmp5 = add i16 %buf_2d_in_2_2, %buf_2d_in_3_2" [dct_hls/dct.cpp:8->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_2_0 = add i16 %tmp5, %tmp4" [dct_hls/dct.cpp:8->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %buf_2d_in_1_3, %buf_2d_in_0_3" [dct_hls/dct.cpp:9->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 52 [1/1] (0.78ns)   --->   "%tmp7 = add i16 %buf_2d_in_2_3, %buf_2d_in_3_3" [dct_hls/dct.cpp:9->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_3_0 = add i16 %tmp7, %tmp6" [dct_hls/dct.cpp:9->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_i_i)   --->   "%tmp_1 = shl i16 %buf_2d_in_0_0, 1" [dct_hls/dct.cpp:11->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = shl i16 %buf_2d_in_3_0, 1" [dct_hls/dct.cpp:11->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 56 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_8_i_i = add i16 %tmp_1, %buf_2d_in_1_0" [dct_hls/dct.cpp:11->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_10_i_i = sub i16 %tmp_8_i_i, %buf_2d_in_2_0" [dct_hls/dct.cpp:11->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 58 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_0_1 = sub i16 %tmp_10_i_i, %tmp_2" [dct_hls/dct.cpp:11->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_i_i)   --->   "%tmp_3 = shl i16 %buf_2d_in_0_1, 1" [dct_hls/dct.cpp:12->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = shl i16 %buf_2d_in_3_1, 1" [dct_hls/dct.cpp:12->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 61 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_13_i_i = add i16 %tmp_3, %buf_2d_in_1_1" [dct_hls/dct.cpp:12->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14_i_i = sub i16 %tmp_13_i_i, %buf_2d_in_2_1" [dct_hls/dct.cpp:12->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 63 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_1_1 = sub i16 %tmp_14_i_i, %tmp_4" [dct_hls/dct.cpp:12->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_i_i)   --->   "%tmp_5 = shl i16 %buf_2d_in_0_2, 1" [dct_hls/dct.cpp:13->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = shl i16 %buf_2d_in_3_2, 1" [dct_hls/dct.cpp:13->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_17_i_i = add i16 %tmp_5, %buf_2d_in_1_2" [dct_hls/dct.cpp:13->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_18_i_i = sub i16 %tmp_17_i_i, %buf_2d_in_2_2" [dct_hls/dct.cpp:13->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_2_1 = sub i16 %tmp_18_i_i, %tmp_6" [dct_hls/dct.cpp:13->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_21_i_i)   --->   "%tmp_7 = shl i16 %buf_2d_in_0_3, 1" [dct_hls/dct.cpp:14->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = shl i16 %buf_2d_in_3_3, 1" [dct_hls/dct.cpp:14->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 71 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_21_i_i = add i16 %tmp_7, %buf_2d_in_1_3" [dct_hls/dct.cpp:14->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_22_i_i = sub i16 %tmp_21_i_i, %buf_2d_in_2_3" [dct_hls/dct.cpp:14->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 73 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_3_1 = sub i16 %tmp_22_i_i, %tmp_8" [dct_hls/dct.cpp:14->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 74 [1/1] (0.78ns)   --->   "%tmp_23_i_i = sub i16 %buf_2d_in_0_0, %buf_2d_in_1_0" [dct_hls/dct.cpp:16->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_24_i_i = sub i16 %tmp_23_i_i, %buf_2d_in_2_0" [dct_hls/dct.cpp:16->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_0_2 = add i16 %tmp_24_i_i, %buf_2d_in_3_0" [dct_hls/dct.cpp:16->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.78ns)   --->   "%tmp_25_i_i = sub i16 %buf_2d_in_0_1, %buf_2d_in_1_1" [dct_hls/dct.cpp:17->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_26_i_i = sub i16 %tmp_25_i_i, %buf_2d_in_2_1" [dct_hls/dct.cpp:17->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 79 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_1_2 = add i16 %tmp_26_i_i, %buf_2d_in_3_1" [dct_hls/dct.cpp:17->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [1/1] (0.78ns)   --->   "%tmp_27_i_i = sub i16 %buf_2d_in_0_2, %buf_2d_in_1_2" [dct_hls/dct.cpp:18->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_28_i_i = sub i16 %tmp_27_i_i, %buf_2d_in_2_2" [dct_hls/dct.cpp:18->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_2_2 = add i16 %tmp_28_i_i, %buf_2d_in_3_2" [dct_hls/dct.cpp:18->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 83 [1/1] (0.78ns)   --->   "%tmp_29_i_i = sub i16 %buf_2d_in_0_3, %buf_2d_in_1_3" [dct_hls/dct.cpp:19->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_30_i_i = sub i16 %tmp_29_i_i, %buf_2d_in_2_3" [dct_hls/dct.cpp:19->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 85 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_3_2 = add i16 %tmp_30_i_i, %buf_2d_in_3_3" [dct_hls/dct.cpp:19->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_33_i_i)   --->   "%tmp_9 = shl i16 %buf_2d_in_1_0, 1" [dct_hls/dct.cpp:21->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = shl i16 %buf_2d_in_2_0, 1" [dct_hls/dct.cpp:21->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 88 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_33_i_i = sub i16 %buf_2d_in_0_0, %tmp_9" [dct_hls/dct.cpp:21->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_34_i_i = add i16 %tmp_33_i_i, %tmp_10" [dct_hls/dct.cpp:21->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 90 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_0_3 = sub i16 %tmp_34_i_i, %buf_2d_in_3_0" [dct_hls/dct.cpp:21->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_i_i)   --->   "%tmp_11 = shl i16 %buf_2d_in_1_1, 1" [dct_hls/dct.cpp:22->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_12 = shl i16 %buf_2d_in_2_1, 1" [dct_hls/dct.cpp:22->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 93 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_37_i_i = sub i16 %buf_2d_in_0_1, %tmp_11" [dct_hls/dct.cpp:22->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_38_i_i = add i16 %tmp_37_i_i, %tmp_12" [dct_hls/dct.cpp:22->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 95 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_1_3 = sub i16 %tmp_38_i_i, %buf_2d_in_3_1" [dct_hls/dct.cpp:22->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_41_i_i)   --->   "%tmp_13 = shl i16 %buf_2d_in_1_2, 1" [dct_hls/dct.cpp:23->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_14 = shl i16 %buf_2d_in_2_2, 1" [dct_hls/dct.cpp:23->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 98 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_41_i_i = sub i16 %buf_2d_in_0_2, %tmp_13" [dct_hls/dct.cpp:23->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_42_i_i = add i16 %tmp_41_i_i, %tmp_14" [dct_hls/dct.cpp:23->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 100 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_2_3 = sub i16 %tmp_42_i_i, %buf_2d_in_3_2" [dct_hls/dct.cpp:23->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_45_i_i)   --->   "%tmp_15 = shl i16 %buf_2d_in_1_3, 1" [dct_hls/dct.cpp:24->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_16 = shl i16 %buf_2d_in_2_3, 1" [dct_hls/dct.cpp:24->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]
ST_9 : Operation 103 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_45_i_i = sub i16 %buf_2d_in_0_3, %tmp_15" [dct_hls/dct.cpp:24->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46_i_i = add i16 %tmp_45_i_i, %tmp_16" [dct_hls/dct.cpp:24->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 105 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%buf_2d_out_3_3 = sub i16 %tmp_46_i_i, %buf_2d_in_3_3" [dct_hls/dct.cpp:24->dct_hls/dct.cpp:94->dct_hls/dct.cpp:141]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [8/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.59ns
ST_10 : Operation 107 [7/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.59ns
ST_11 : Operation 108 [6/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.59ns
ST_12 : Operation 109 [5/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 0.59ns
ST_13 : Operation 110 [4/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 0.59ns
ST_14 : Operation 111 [3/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 0.59ns
ST_15 : Operation 112 [2/8] (0.59ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 16> : 0.00ns
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %input_r) nounwind, !map !27"
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %output_r) nounwind, !map !33"
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind"
ST_16 : Operation 116 [1/8] (0.00ns)   --->   "call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind" [dct_hls/dct.cpp:144]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [dct_hls/dct.cpp:145]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret       (call         ) [ 00000000000000000]
buf_2d_in_0_0  (extractvalue ) [ 00000000000000000]
buf_2d_in_0_1  (extractvalue ) [ 00000000000000000]
buf_2d_in_0_2  (extractvalue ) [ 00000000000000000]
buf_2d_in_0_3  (extractvalue ) [ 00000000000000000]
buf_2d_in_1_0  (extractvalue ) [ 00000000000000000]
buf_2d_in_1_1  (extractvalue ) [ 00000000000000000]
buf_2d_in_1_2  (extractvalue ) [ 00000000000000000]
buf_2d_in_1_3  (extractvalue ) [ 00000000000000000]
buf_2d_in_2_0  (extractvalue ) [ 00000000000000000]
buf_2d_in_2_1  (extractvalue ) [ 00000000000000000]
buf_2d_in_2_2  (extractvalue ) [ 00000000000000000]
buf_2d_in_2_3  (extractvalue ) [ 00000000000000000]
buf_2d_in_3_0  (extractvalue ) [ 00000000000000000]
buf_2d_in_3_1  (extractvalue ) [ 00000000000000000]
buf_2d_in_3_2  (extractvalue ) [ 00000000000000000]
buf_2d_in_3_3  (extractvalue ) [ 00000000000000000]
tmp            (add          ) [ 00000000000000000]
tmp1           (add          ) [ 00000000000000000]
buf_2d_out_0_0 (add          ) [ 00000000000000000]
tmp2           (add          ) [ 00000000000000000]
tmp3           (add          ) [ 00000000000000000]
buf_2d_out_1_0 (add          ) [ 00000000001100000]
tmp4           (add          ) [ 00000000000000000]
tmp5           (add          ) [ 00000000000000000]
buf_2d_out_2_0 (add          ) [ 00000000001111000]
tmp6           (add          ) [ 00000000000000000]
tmp7           (add          ) [ 00000000000000000]
buf_2d_out_3_0 (add          ) [ 00000000001111110]
tmp_1          (shl          ) [ 00000000000000000]
tmp_2          (shl          ) [ 00000000000000000]
tmp_8_i_i      (add          ) [ 00000000000000000]
tmp_10_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_0_1 (sub          ) [ 00000000000000000]
tmp_3          (shl          ) [ 00000000000000000]
tmp_4          (shl          ) [ 00000000000000000]
tmp_13_i_i     (add          ) [ 00000000000000000]
tmp_14_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_1_1 (sub          ) [ 00000000001100000]
tmp_5          (shl          ) [ 00000000000000000]
tmp_6          (shl          ) [ 00000000000000000]
tmp_17_i_i     (add          ) [ 00000000000000000]
tmp_18_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_2_1 (sub          ) [ 00000000001111000]
tmp_7          (shl          ) [ 00000000000000000]
tmp_8          (shl          ) [ 00000000000000000]
tmp_21_i_i     (add          ) [ 00000000000000000]
tmp_22_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_3_1 (sub          ) [ 00000000001111110]
tmp_23_i_i     (sub          ) [ 00000000000000000]
tmp_24_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_0_2 (add          ) [ 00000000001000000]
tmp_25_i_i     (sub          ) [ 00000000000000000]
tmp_26_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_1_2 (add          ) [ 00000000001110000]
tmp_27_i_i     (sub          ) [ 00000000000000000]
tmp_28_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_2_2 (add          ) [ 00000000001111100]
tmp_29_i_i     (sub          ) [ 00000000000000000]
tmp_30_i_i     (sub          ) [ 00000000000000000]
buf_2d_out_3_2 (add          ) [ 00000000001111111]
tmp_9          (shl          ) [ 00000000000000000]
tmp_10         (shl          ) [ 00000000000000000]
tmp_33_i_i     (sub          ) [ 00000000000000000]
tmp_34_i_i     (add          ) [ 00000000000000000]
buf_2d_out_0_3 (sub          ) [ 00000000001000000]
tmp_11         (shl          ) [ 00000000000000000]
tmp_12         (shl          ) [ 00000000000000000]
tmp_37_i_i     (sub          ) [ 00000000000000000]
tmp_38_i_i     (add          ) [ 00000000000000000]
buf_2d_out_1_3 (sub          ) [ 00000000001110000]
tmp_13         (shl          ) [ 00000000000000000]
tmp_14         (shl          ) [ 00000000000000000]
tmp_41_i_i     (sub          ) [ 00000000000000000]
tmp_42_i_i     (add          ) [ 00000000000000000]
buf_2d_out_2_3 (sub          ) [ 00000000001111100]
tmp_15         (shl          ) [ 00000000000000000]
tmp_16         (shl          ) [ 00000000000000000]
tmp_45_i_i     (sub          ) [ 00000000000000000]
tmp_46_i_i     (add          ) [ 00000000000000000]
buf_2d_out_3_3 (sub          ) [ 00000000001111111]
StgValue_113   (specbitsmap  ) [ 00000000000000000]
StgValue_114   (specbitsmap  ) [ 00000000000000000]
StgValue_115   (spectopmodule) [ 00000000000000000]
StgValue_116   (call         ) [ 00000000000000000]
StgValue_117   (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="grp_read_data_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="256" slack="0"/>
<pin id="18" dir="0" index="1" bw="16" slack="0"/>
<pin id="19" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="grp_write_data_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="0" index="2" bw="16" slack="0"/>
<pin id="26" dir="0" index="3" bw="16" slack="0"/>
<pin id="27" dir="0" index="4" bw="16" slack="0"/>
<pin id="28" dir="0" index="5" bw="16" slack="0"/>
<pin id="29" dir="0" index="6" bw="16" slack="0"/>
<pin id="30" dir="0" index="7" bw="16" slack="0"/>
<pin id="31" dir="0" index="8" bw="16" slack="0"/>
<pin id="32" dir="0" index="9" bw="16" slack="0"/>
<pin id="33" dir="0" index="10" bw="16" slack="0"/>
<pin id="34" dir="0" index="11" bw="16" slack="0"/>
<pin id="35" dir="0" index="12" bw="16" slack="0"/>
<pin id="36" dir="0" index="13" bw="16" slack="0"/>
<pin id="37" dir="0" index="14" bw="16" slack="0"/>
<pin id="38" dir="0" index="15" bw="16" slack="0"/>
<pin id="39" dir="0" index="16" bw="16" slack="0"/>
<pin id="40" dir="0" index="17" bw="16" slack="0"/>
<pin id="41" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_106/9 "/>
</bind>
</comp>

<comp id="44" class="1004" name="buf_2d_in_0_0_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="256" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_0_0/9 "/>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_in_0_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="256" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_0_1/9 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_2d_in_0_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="256" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_0_2/9 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buf_2d_in_0_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="256" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_0_3/9 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buf_2d_in_1_0_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_1_0/9 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_in_1_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="256" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_1_1/9 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_2d_in_1_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="256" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_1_2/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_2d_in_1_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="256" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_1_3/9 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_2d_in_2_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="256" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_2_0/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_2_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="256" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_2_1/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_2d_in_2_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_2_2/9 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_2d_in_2_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_2_3/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_3_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="256" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_3_0/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2d_in_3_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="256" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_3_1/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2d_in_3_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_3_2/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_2d_in_3_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_2d_in_3_3/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_2d_out_0_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_0_0/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_2d_out_1_0_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_1_0/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_2d_out_2_0_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_2_0/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp6_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buf_2d_out_3_0_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_3_0/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_8_i_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i_i/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_10_i_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_i_i/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="buf_2d_out_0_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_0_1/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_13_i_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_i_i/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_14_i_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14_i_i/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="buf_2d_out_1_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_1_1/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_17_i_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i_i/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_18_i_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18_i_i/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buf_2d_out_2_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_2_1/9 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_7_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_21_i_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21_i_i/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_22_i_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22_i_i/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="buf_2d_out_3_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_3_1/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_23_i_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23_i_i/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_24_i_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24_i_i/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="buf_2d_out_0_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_0_2/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_25_i_i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25_i_i/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_26_i_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26_i_i/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="buf_2d_out_1_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_1_2/9 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_27_i_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27_i_i/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_28_i_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i_i/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="buf_2d_out_2_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_2_2/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_29_i_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29_i_i/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_30_i_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30_i_i/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="buf_2d_out_3_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buf_2d_out_3_2/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_33_i_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_33_i_i/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_34_i_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_i_i/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="buf_2d_out_0_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_0_3/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_11_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_12_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_37_i_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37_i_i/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_38_i_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38_i_i/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="buf_2d_out_1_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_1_3/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_13_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_41_i_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41_i_i/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_42_i_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42_i_i/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="buf_2d_out_2_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_2_3/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_15_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_16_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_45_i_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_45_i_i/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_46_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46_i_i/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="buf_2d_out_3_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="buf_2d_out_3_3/9 "/>
</bind>
</comp>

<comp id="508" class="1005" name="buf_2d_out_1_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_1_0 "/>
</bind>
</comp>

<comp id="513" class="1005" name="buf_2d_out_2_0_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_2_0 "/>
</bind>
</comp>

<comp id="518" class="1005" name="buf_2d_out_3_0_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_3_0 "/>
</bind>
</comp>

<comp id="523" class="1005" name="buf_2d_out_1_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_1_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="buf_2d_out_2_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_2_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="buf_2d_out_3_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_3_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="buf_2d_out_0_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_0_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="buf_2d_out_1_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="1"/>
<pin id="545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_1_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="buf_2d_out_2_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_2_2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="buf_2d_out_3_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="1"/>
<pin id="555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_3_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="buf_2d_out_0_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_0_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="buf_2d_out_1_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_1_3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="buf_2d_out_2_3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_2_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="buf_2d_out_3_3_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="22" pin=17"/></net>

<net id="47"><net_src comp="16" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="60" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="44" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="76" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="92" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="108" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="2"/><net_sink comp="22" pin=1"/></net>

<net id="131"><net_src comp="64" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="48" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="80" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="96" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="127" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="2"/><net_sink comp="22" pin=5"/></net>

<net id="150"><net_src comp="68" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="52" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="84" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="100" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="146" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="22" pin=9"/></net>

<net id="169"><net_src comp="72" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="56" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="88" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="104" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="165" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="2"/><net_sink comp="22" pin=13"/></net>

<net id="188"><net_src comp="44" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="92" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="184" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="60" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="76" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="190" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="22" pin=2"/></net>

<net id="219"><net_src comp="48" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="96" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="215" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="64" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="80" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="221" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="2"/><net_sink comp="22" pin=6"/></net>

<net id="250"><net_src comp="52" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="100" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="246" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="68" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="84" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="252" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="22" pin=10"/></net>

<net id="281"><net_src comp="56" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="104" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="277" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="72" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="88" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="2"/><net_sink comp="22" pin=14"/></net>

<net id="312"><net_src comp="44" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="60" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="76" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="92" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="2"/><net_sink comp="22" pin=3"/></net>

<net id="331"><net_src comp="48" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="64" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="80" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="96" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="339" pin="2"/><net_sink comp="22" pin=7"/></net>

<net id="350"><net_src comp="52" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="68" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="84" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="100" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="358" pin="2"/><net_sink comp="22" pin=11"/></net>

<net id="369"><net_src comp="56" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="72" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="88" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="104" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="22" pin=15"/></net>

<net id="388"><net_src comp="60" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="76" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="44" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="384" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="92" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="408" pin="2"/><net_sink comp="22" pin=4"/></net>

<net id="419"><net_src comp="64" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="6" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="80" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="6" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="48" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="96" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="2"/><net_sink comp="22" pin=8"/></net>

<net id="450"><net_src comp="68" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="6" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="84" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="6" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="52" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="100" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="470" pin="2"/><net_sink comp="22" pin=12"/></net>

<net id="481"><net_src comp="72" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="6" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="88" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="6" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="56" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="104" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="22" pin=16"/></net>

<net id="511"><net_src comp="139" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="22" pin=5"/></net>

<net id="516"><net_src comp="158" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="22" pin=9"/></net>

<net id="521"><net_src comp="177" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="22" pin=13"/></net>

<net id="526"><net_src comp="239" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="22" pin=6"/></net>

<net id="531"><net_src comp="270" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="22" pin=10"/></net>

<net id="536"><net_src comp="301" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="22" pin=14"/></net>

<net id="541"><net_src comp="320" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="22" pin=3"/></net>

<net id="546"><net_src comp="339" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="22" pin=7"/></net>

<net id="551"><net_src comp="358" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="22" pin=11"/></net>

<net id="556"><net_src comp="377" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="22" pin=15"/></net>

<net id="561"><net_src comp="408" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="22" pin=4"/></net>

<net id="566"><net_src comp="439" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="22" pin=8"/></net>

<net id="571"><net_src comp="470" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="22" pin=12"/></net>

<net id="576"><net_src comp="501" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="22" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: dct : input_r | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		buf_2d_in_0_0 : 1
		buf_2d_in_0_1 : 1
		buf_2d_in_0_2 : 1
		buf_2d_in_0_3 : 1
		buf_2d_in_1_0 : 1
		buf_2d_in_1_1 : 1
		buf_2d_in_1_2 : 1
		buf_2d_in_1_3 : 1
		buf_2d_in_2_0 : 1
		buf_2d_in_2_1 : 1
		buf_2d_in_2_2 : 1
		buf_2d_in_2_3 : 1
		buf_2d_in_3_0 : 1
		buf_2d_in_3_1 : 1
		buf_2d_in_3_2 : 1
		buf_2d_in_3_3 : 1
		tmp : 2
		tmp1 : 2
		buf_2d_out_0_0 : 3
		tmp2 : 2
		tmp3 : 2
		buf_2d_out_1_0 : 3
		tmp4 : 2
		tmp5 : 2
		buf_2d_out_2_0 : 3
		tmp6 : 2
		tmp7 : 2
		buf_2d_out_3_0 : 3
		tmp_1 : 2
		tmp_2 : 2
		tmp_8_i_i : 2
		tmp_10_i_i : 3
		buf_2d_out_0_1 : 4
		tmp_3 : 2
		tmp_4 : 2
		tmp_13_i_i : 2
		tmp_14_i_i : 3
		buf_2d_out_1_1 : 4
		tmp_5 : 2
		tmp_6 : 2
		tmp_17_i_i : 2
		tmp_18_i_i : 3
		buf_2d_out_2_1 : 4
		tmp_7 : 2
		tmp_8 : 2
		tmp_21_i_i : 2
		tmp_22_i_i : 3
		buf_2d_out_3_1 : 4
		tmp_23_i_i : 2
		tmp_24_i_i : 3
		buf_2d_out_0_2 : 4
		tmp_25_i_i : 2
		tmp_26_i_i : 3
		buf_2d_out_1_2 : 4
		tmp_27_i_i : 2
		tmp_28_i_i : 3
		buf_2d_out_2_2 : 4
		tmp_29_i_i : 2
		tmp_30_i_i : 3
		buf_2d_out_3_2 : 4
		tmp_9 : 2
		tmp_10 : 2
		tmp_33_i_i : 2
		tmp_34_i_i : 3
		buf_2d_out_0_3 : 4
		tmp_11 : 2
		tmp_12 : 2
		tmp_37_i_i : 2
		tmp_38_i_i : 3
		buf_2d_out_1_3 : 4
		tmp_13 : 2
		tmp_14 : 2
		tmp_41_i_i : 2
		tmp_42_i_i : 3
		buf_2d_out_2_3 : 4
		tmp_15 : 2
		tmp_16 : 2
		tmp_45_i_i : 2
		tmp_46_i_i : 3
		buf_2d_out_3_3 : 4
		StgValue_106 : 5
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   call   |  grp_read_data_fu_16  |  1.816  |   288   |   130   |
|          |  grp_write_data_fu_22 |  2.8384 |    0    |   164   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_108      |    0    |    0    |    16   |
|          |      tmp1_fu_114      |    0    |    0    |    23   |
|          | buf_2d_out_0_0_fu_120 |    0    |    0    |    16   |
|          |      tmp2_fu_127      |    0    |    0    |    16   |
|          |      tmp3_fu_133      |    0    |    0    |    23   |
|          | buf_2d_out_1_0_fu_139 |    0    |    0    |    16   |
|          |      tmp4_fu_146      |    0    |    0    |    16   |
|          |      tmp5_fu_152      |    0    |    0    |    23   |
|          | buf_2d_out_2_0_fu_158 |    0    |    0    |    16   |
|          |      tmp6_fu_165      |    0    |    0    |    16   |
|          |      tmp7_fu_171      |    0    |    0    |    23   |
|    add   | buf_2d_out_3_0_fu_177 |    0    |    0    |    16   |
|          |    tmp_8_i_i_fu_196   |    0    |    0    |    23   |
|          |   tmp_13_i_i_fu_227   |    0    |    0    |    23   |
|          |   tmp_17_i_i_fu_258   |    0    |    0    |    23   |
|          |   tmp_21_i_i_fu_289   |    0    |    0    |    23   |
|          | buf_2d_out_0_2_fu_320 |    0    |    0    |    16   |
|          | buf_2d_out_1_2_fu_339 |    0    |    0    |    16   |
|          | buf_2d_out_2_2_fu_358 |    0    |    0    |    16   |
|          | buf_2d_out_3_2_fu_377 |    0    |    0    |    16   |
|          |   tmp_34_i_i_fu_402   |    0    |    0    |    16   |
|          |   tmp_38_i_i_fu_433   |    0    |    0    |    16   |
|          |   tmp_42_i_i_fu_464   |    0    |    0    |    16   |
|          |   tmp_46_i_i_fu_495   |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |   tmp_10_i_i_fu_202   |    0    |    0    |    16   |
|          | buf_2d_out_0_1_fu_208 |    0    |    0    |    16   |
|          |   tmp_14_i_i_fu_233   |    0    |    0    |    16   |
|          | buf_2d_out_1_1_fu_239 |    0    |    0    |    16   |
|          |   tmp_18_i_i_fu_264   |    0    |    0    |    16   |
|          | buf_2d_out_2_1_fu_270 |    0    |    0    |    16   |
|          |   tmp_22_i_i_fu_295   |    0    |    0    |    16   |
|          | buf_2d_out_3_1_fu_301 |    0    |    0    |    16   |
|          |   tmp_23_i_i_fu_308   |    0    |    0    |    23   |
|          |   tmp_24_i_i_fu_314   |    0    |    0    |    16   |
|          |   tmp_25_i_i_fu_327   |    0    |    0    |    23   |
|    sub   |   tmp_26_i_i_fu_333   |    0    |    0    |    16   |
|          |   tmp_27_i_i_fu_346   |    0    |    0    |    23   |
|          |   tmp_28_i_i_fu_352   |    0    |    0    |    16   |
|          |   tmp_29_i_i_fu_365   |    0    |    0    |    23   |
|          |   tmp_30_i_i_fu_371   |    0    |    0    |    16   |
|          |   tmp_33_i_i_fu_396   |    0    |    0    |    23   |
|          | buf_2d_out_0_3_fu_408 |    0    |    0    |    16   |
|          |   tmp_37_i_i_fu_427   |    0    |    0    |    23   |
|          | buf_2d_out_1_3_fu_439 |    0    |    0    |    16   |
|          |   tmp_41_i_i_fu_458   |    0    |    0    |    23   |
|          | buf_2d_out_2_3_fu_470 |    0    |    0    |    16   |
|          |   tmp_45_i_i_fu_489   |    0    |    0    |    23   |
|          | buf_2d_out_3_3_fu_501 |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |  buf_2d_in_0_0_fu_44  |    0    |    0    |    0    |
|          |  buf_2d_in_0_1_fu_48  |    0    |    0    |    0    |
|          |  buf_2d_in_0_2_fu_52  |    0    |    0    |    0    |
|          |  buf_2d_in_0_3_fu_56  |    0    |    0    |    0    |
|          |  buf_2d_in_1_0_fu_60  |    0    |    0    |    0    |
|          |  buf_2d_in_1_1_fu_64  |    0    |    0    |    0    |
|          |  buf_2d_in_1_2_fu_68  |    0    |    0    |    0    |
|extractvalue|  buf_2d_in_1_3_fu_72  |    0    |    0    |    0    |
|          |  buf_2d_in_2_0_fu_76  |    0    |    0    |    0    |
|          |  buf_2d_in_2_1_fu_80  |    0    |    0    |    0    |
|          |  buf_2d_in_2_2_fu_84  |    0    |    0    |    0    |
|          |  buf_2d_in_2_3_fu_88  |    0    |    0    |    0    |
|          |  buf_2d_in_3_0_fu_92  |    0    |    0    |    0    |
|          |  buf_2d_in_3_1_fu_96  |    0    |    0    |    0    |
|          |  buf_2d_in_3_2_fu_100 |    0    |    0    |    0    |
|          |  buf_2d_in_3_3_fu_104 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_184     |    0    |    0    |    0    |
|          |      tmp_2_fu_190     |    0    |    0    |    0    |
|          |      tmp_3_fu_215     |    0    |    0    |    0    |
|          |      tmp_4_fu_221     |    0    |    0    |    0    |
|          |      tmp_5_fu_246     |    0    |    0    |    0    |
|          |      tmp_6_fu_252     |    0    |    0    |    0    |
|          |      tmp_7_fu_277     |    0    |    0    |    0    |
|    shl   |      tmp_8_fu_283     |    0    |    0    |    0    |
|          |      tmp_9_fu_384     |    0    |    0    |    0    |
|          |     tmp_10_fu_390     |    0    |    0    |    0    |
|          |     tmp_11_fu_415     |    0    |    0    |    0    |
|          |     tmp_12_fu_421     |    0    |    0    |    0    |
|          |     tmp_13_fu_446     |    0    |    0    |    0    |
|          |     tmp_14_fu_452     |    0    |    0    |    0    |
|          |     tmp_15_fu_477     |    0    |    0    |    0    |
|          |     tmp_16_fu_483     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |  4.6544 |   288   |   1174  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|buf_2d_out_0_2_reg_538|   16   |
|buf_2d_out_0_3_reg_558|   16   |
|buf_2d_out_1_0_reg_508|   16   |
|buf_2d_out_1_1_reg_523|   16   |
|buf_2d_out_1_2_reg_543|   16   |
|buf_2d_out_1_3_reg_563|   16   |
|buf_2d_out_2_0_reg_513|   16   |
|buf_2d_out_2_1_reg_528|   16   |
|buf_2d_out_2_2_reg_548|   16   |
|buf_2d_out_2_3_reg_568|   16   |
|buf_2d_out_3_0_reg_518|   16   |
|buf_2d_out_3_1_reg_533|   16   |
|buf_2d_out_3_2_reg_553|   16   |
|buf_2d_out_3_3_reg_573|   16   |
+----------------------+--------+
|         Total        |   224  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_write_data_fu_22 |  p3  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p4  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p5  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p6  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p7  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p8  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p9  |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p10 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p11 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p12 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p13 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p14 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p15 |   2  |  16  |   32   ||    9    |
| grp_write_data_fu_22 |  p16 |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   448  ||  8.442  ||   126   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   288  |  1174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   126  |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   512  |  1300  |
+-----------+--------+--------+--------+
