{"vcs1":{"timestamp_begin":1736688100.760415340, "rt":0.63, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1736688101.451596378, "rt":0.50, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1736688101.993835536, "rt":0.32, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1736688100.521550368}
{"VCS_COMP_START_TIME": 1736688100.521550368}
{"VCS_COMP_END_TIME": 1736688102.927765655}
{"VCS_USER_OPTIONS": "-sverilog -R -full64 test.sv"}
{"vcs1": {"peak_mem": 346880}}
{"vcselab": {"peak_mem": 217284}}
