<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="7c6a6fe445255a57804f5689cd836bf4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="ILA"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="sin_o_out_band[11]"/>
        <net name="sin_o_out_band[10]"/>
        <net name="sin_o_out_band[9]"/>
        <net name="sin_o_out_band[8]"/>
        <net name="sin_o_out_band[7]"/>
        <net name="sin_o_out_band[6]"/>
        <net name="sin_o_out_band[5]"/>
        <net name="sin_o_out_band[4]"/>
        <net name="sin_o_out_band[3]"/>
        <net name="sin_o_out_band[2]"/>
        <net name="sin_o_out_band[1]"/>
        <net name="sin_o_out_band[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="7c6a6fe445255a57804f5689cd836bf4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="ILA"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="salida_tb[11]"/>
        <net name="salida_tb[10]"/>
        <net name="salida_tb[9]"/>
        <net name="salida_tb[8]"/>
        <net name="salida_tb[7]"/>
        <net name="salida_tb[6]"/>
        <net name="salida_tb[5]"/>
        <net name="salida_tb[4]"/>
        <net name="salida_tb[3]"/>
        <net name="salida_tb[2]"/>
        <net name="salida_tb[1]"/>
        <net name="salida_tb[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="5c301e9c51fc599c9f7225787312647b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_VIO" value="VIO"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="paso[5]"/>
        <net name="paso[4]"/>
        <net name="paso[3]"/>
        <net name="paso[2]"/>
        <net name="paso[1]"/>
        <net name="paso[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="5c301e9c51fc599c9f7225787312647b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_VIO" value="VIO"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="paso__0[5]"/>
        <net name="paso__0[4]"/>
        <net name="paso__0[3]"/>
        <net name="paso__0[2]"/>
        <net name="paso__0[1]"/>
        <net name="paso__0[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
