{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617641524912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617641524922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 23:52:04 2021 " "Processing started: Mon Apr 05 23:52:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617641524922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641524922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lpf -c lpf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641524922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617641525582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617641525583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rising_edge_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer_pkg " "Found design unit 1: rising_edge_synchronizer_pkg" {  } { { "rising_edge_synchronizer.vhd" "" { Text "E:/ESD/Lab8/hpf/rising_edge_synchronizer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641536332 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rising_edge_synchronizer-beh " "Found design unit 2: rising_edge_synchronizer-beh" {  } { { "rising_edge_synchronizer.vhd" "" { Text "E:/ESD/Lab8/hpf/rising_edge_synchronizer.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641536332 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "rising_edge_synchronizer.vhd" "" { Text "E:/ESD/Lab8/hpf/rising_edge_synchronizer.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641536332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641536332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_reg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file generic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_reg_pkg " "Found design unit 1: generic_reg_pkg" {  } { { "generic_reg.vhd" "" { Text "E:/ESD/Lab8/hpf/generic_reg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641536334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_reg-arch " "Found design unit 2: generic_reg-arch" {  } { { "generic_reg.vhd" "" { Text "E:/ESD/Lab8/hpf/generic_reg.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641536334 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_reg " "Found entity 1: generic_reg" {  } { { "generic_reg.vhd" "" { Text "E:/ESD/Lab8/hpf/generic_reg.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641536334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641536334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply-SYN " "Found design unit 1: multiply-SYN" {  } { { "multiply.vhd" "" { Text "E:/ESD/Lab8/hpf/multiply.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641537330 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.vhd" "" { Text "E:/ESD/Lab8/hpf/multiply.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641537330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641537330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpf.vhd 3 1 " "Found 3 design units, including 1 entities, in source file hpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hpf_pkg " "Found design unit 1: hpf_pkg" {  } { { "hpf.vhd" "" { Text "E:/ESD/Lab8/hpf/hpf.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641537333 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hpf-arch " "Found design unit 2: hpf-arch" {  } { { "hpf.vhd" "" { Text "E:/ESD/Lab8/hpf/hpf.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641537333 ""} { "Info" "ISGN_ENTITY_NAME" "1 hpf " "Found entity 1: hpf" {  } { { "hpf.vhd" "" { Text "E:/ESD/Lab8/hpf/hpf.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641537333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641537333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hpf " "Elaborating entity \"hpf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617641537421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:reset_sync " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:reset_sync\"" {  } { { "hpf.vhd" "reset_sync" { Text "E:/ESD/Lab8/hpf/hpf.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641537520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_reg generic_reg:\\filt_GEN:0:lsb:reg0 " "Elaborating entity \"generic_reg\" for hierarchy \"generic_reg:\\filt_GEN:0:lsb:reg0\"" {  } { { "hpf.vhd" "\\filt_GEN:0:lsb:reg0" { Text "E:/ESD/Lab8/hpf/hpf.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641537525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply multiply:\\filt_GEN:0:lsb:mul0 " "Elaborating entity \"multiply\" for hierarchy \"multiply:\\filt_GEN:0:lsb:mul0\"" {  } { { "hpf.vhd" "\\filt_GEN:0:lsb:mul0" { Text "E:/ESD/Lab8/hpf/hpf.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641537535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component\"" {  } { { "multiply.vhd" "lpm_mult_component" { Text "E:/ESD/Lab8/hpf/multiply.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641537604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component\"" {  } { { "multiply.vhd" "" { Text "E:/ESD/Lab8/hpf/multiply.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641537607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617641537612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617641537612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617641537612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617641537612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617641537612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617641537612 ""}  } { { "multiply.vhd" "" { Text "E:/ESD/Lab8/hpf/multiply.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617641537612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71n " "Found entity 1: mult_71n" {  } { { "db/mult_71n.v" "" { Text "E:/ESD/Lab8/hpf/db/mult_71n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617641537679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641537679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_71n multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated " "Elaborating entity \"mult_71n\" for hierarchy \"multiply:\\filt_GEN:0:lsb:mul0\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641537680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617641539536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617641540996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617641540996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617641541491 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617641541491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "392 " "Implemented 392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617641541491 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "17 " "Implemented 17 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617641541491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617641541491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617641541845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 23:52:21 2021 " "Processing ended: Mon Apr 05 23:52:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617641541845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617641541845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617641541845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617641541845 ""}
