Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 31 into 'tod' is out of bounds [F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOD
Compiling module xil_defaultlib.CIA
Compiling module xil_defaultlib.CIA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CIA_tb_behav
