verilog xil_defaultlib --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ipshared/c923" --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ipshared/ec67/hdl" --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ipshared/8c62/hdl" --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ip/PRG_IDELAY_processing_system7_0_0" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_clk_wiz_0_0/PRG_IDELAY_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_clk_wiz_0_0/PRG_IDELAY_clk_wiz_0_0.v" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_processing_system7_0_0/sim/PRG_IDELAY_processing_system7_0_0.v" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_xbar_0/sim/PRG_IDELAY_xbar_0.v" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_xlconstant_0_0/sim/PRG_IDELAY_xlconstant_0_0.v" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_util_vector_logic_0_0/sim/PRG_IDELAY_util_vector_logic_0_0.v" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_auto_pc_0/sim/PRG_IDELAY_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
