INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Rajdeep Singh' on host 'laptop-5im3uc4n' (Windows NT_amd64 version 6.2) on Sat Jul 27 19:43:48 +1000 2024
INFO: [HLS 200-10] In directory 'C:/DRRS_miner/project_files'
Sourcing Tcl script 'C:/DRRS_miner/project_files/sha256d/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/DRRS_miner/project_files/sha256d'.
INFO: [HLS 200-10] Adding design file 'sha256d/sha256d.cpp' to the project
WARNING: [HLS 200-40] Cannot find test bench file 'sha256d_test.cpp'
INFO: [HLS 200-10] Opening solution 'C:/DRRS_miner/project_files/sha256d/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha256d/sha256d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (sha256d/sha256d.cpp:34)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:39:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:40:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:41:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:43:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:45:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (sha256d/sha256d.cpp:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (sha256d/sha256d.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (sha256d/sha256d.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (sha256d/sha256d.cpp:60:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (sha256d/sha256d.cpp:65:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (sha256d/sha256d.cpp:68:9)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (sha256d/sha256d.cpp:76:99)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (sha256d/sha256d.cpp:78)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:102:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:103:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:104:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:105:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:106:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:107:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:108:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (sha256d/sha256d.cpp:115:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (sha256d/sha256d.cpp:117:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (sha256d/sha256d.cpp:120:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (sha256d/sha256d.cpp:125:26)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (sha256d/sha256d.cpp:142:87)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (sha256d/sha256d.cpp:144)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (sha256d/sha256d.cpp:175:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.115 seconds; current allocated memory: 146.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 148.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 150.499 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.51 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 980.406 ; gain = 884.211
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 12.528 seconds; peak allocated memory: 150.499 MB.
