

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_input_layer_1'
================================================================
* Date:           Fri May 30 21:43:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8519|     8519|  68.152 us|  68.152 us|  8519|  8519|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134  |matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l  |       69|       69|  0.552 us|  0.552 us|   69|   69|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_input_layer_loop1     |     8448|     8448|       132|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_input_layer_loop1_1  |      130|      130|        10|          -|          -|    13|        no|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/backprop/backprop.c:58]   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idx_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %idx" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 19 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln58 = store i7 0, i7 %j" [data/benchmarks/backprop/backprop.c:58]   --->   Operation 20 'store' 'store_ln58' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %phi_mul"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 22 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul_load = load i10 %phi_mul" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 23 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 24 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.72ns)   --->   "%add_ln60_1 = add i10 %phi_mul_load, i10 13" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 25 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln60 = icmp_eq  i7 %j_7, i7 64" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 26 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln60 = add i7 %j_7, i7 1" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 27 'add' 'add_ln60' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %matrix_vector_product_with_bias_input_layer_loop1_1.split, void %for.inc.i.preheader" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 28 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %j_7" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 29 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:61]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/backprop/backprop.c:68]   --->   Operation 31 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln60" [data/benchmarks/backprop/backprop.c:62]   --->   Operation 32 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln64 = br void %for.inc" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 33 'br' 'br_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.38>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l, i64 %activations, i64 %biases1"   --->   Operation 34 'call' 'call_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_14 = phi i4 %add_ln64, void %for.inc.split, i4 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 35 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 36 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln64 = icmp_eq  i4 %i_14, i4 13" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 37 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln64 = add i4 %i_14, i4 1" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 38 'add' 'add_ln64' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.inc12" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 39 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %i_14" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 40 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i4 %i_14" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 41 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.72ns)   --->   "%add_ln66 = add i10 %zext_ln64_1, i10 %phi_mul_load" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 42 'add' 'add_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.74ns)   --->   "%add_ln66_1 = add i12 %zext_ln64, i12 %idx_read" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 43 'add' 'add_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i12 %add_ln66_1" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 44 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%training_data_addr = getelementptr i64 %training_data, i64 0, i64 %zext_ln66_1" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 45 'getelementptr' 'training_data_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 46 'load' 'training_data_load' <Predicate = (!icmp_ln64)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_3 : Operation 47 [1/1] (0.71ns)   --->   "%store_ln66 = store i64 %add113, i6 %activations_addr" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 47 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln58 = store i7 %add_ln60, i7 %j" [data/benchmarks/backprop/backprop.c:58]   --->   Operation 48 'store' 'store_ln58' <Predicate = (icmp_ln64)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln60 = store i10 %add_ln60_1, i10 %phi_mul" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 49 'store' 'store_ln60' <Predicate = (icmp_ln64)> <Delay = 0.38>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1" [data/benchmarks/backprop/backprop.c:60]   --->   Operation 50 'br' 'br_ln60' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %add_ln66" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 51 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln66" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 52 'getelementptr' 'weights1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 53 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 54 [1/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 54 'load' 'training_data_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [1/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 55 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i64 %weights1_load" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 56 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i64 %training_data_load" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 57 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 58 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 59 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 59 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 60 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 60 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 61 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 61 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 62 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 62 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 63 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 63 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 64 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 64 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:65]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/backprop/backprop.c:67]   --->   Operation 66 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:66]   --->   Operation 67 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc" [data/benchmarks/backprop/backprop.c:64]   --->   Operation 68 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l, i64 %activations, i64 %biases1"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [data/benchmarks/backprop/backprop.c:70]   --->   Operation 70 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ training_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 01111111111110]
j                      (alloca           ) [ 01111111111110]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
idx_read               (read             ) [ 00111111111110]
store_ln58             (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
br_ln60                (br               ) [ 00000000000000]
phi_mul_load           (load             ) [ 00011111111110]
j_7                    (load             ) [ 00000000000000]
add_ln60_1             (add              ) [ 00011111111110]
icmp_ln60              (icmp             ) [ 00111111111110]
add_ln60               (add              ) [ 00011111111110]
br_ln60                (br               ) [ 00000000000000]
zext_ln60              (zext             ) [ 00000000000000]
speclooptripcount_ln61 (speclooptripcount) [ 00000000000000]
specloopname_ln68      (specloopname     ) [ 00000000000000]
activations_addr       (getelementptr    ) [ 00011111111110]
br_ln64                (br               ) [ 00111111111110]
i_14                   (phi              ) [ 00010000000000]
add113                 (phi              ) [ 00011111111110]
icmp_ln64              (icmp             ) [ 00111111111110]
add_ln64               (add              ) [ 00111111111110]
br_ln64                (br               ) [ 00000000000000]
zext_ln64              (zext             ) [ 00000000000000]
zext_ln64_1            (zext             ) [ 00000000000000]
add_ln66               (add              ) [ 00001000000000]
add_ln66_1             (add              ) [ 00000000000000]
zext_ln66_1            (zext             ) [ 00000000000000]
training_data_addr     (getelementptr    ) [ 00001000000000]
store_ln66             (store            ) [ 00000000000000]
store_ln58             (store            ) [ 00000000000000]
store_ln60             (store            ) [ 00000000000000]
br_ln60                (br               ) [ 00000000000000]
zext_ln66              (zext             ) [ 00000000000000]
weights1_addr          (getelementptr    ) [ 00000100000000]
training_data_load     (load             ) [ 00000100000000]
weights1_load          (load             ) [ 00000000000000]
bitcast_ln66           (bitcast          ) [ 00000011100000]
bitcast_ln66_1         (bitcast          ) [ 00000011100000]
mul8                   (dmul             ) [ 00000000011110]
speclooptripcount_ln65 (speclooptripcount) [ 00000000000000]
specloopname_ln67      (specloopname     ) [ 00000000000000]
add                    (dadd             ) [ 00111111111110]
br_ln64                (br               ) [ 00111111111110]
call_ln0               (call             ) [ 00000000000000]
ret_ln70               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activations">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="training_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="idx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_product_with_bias_input_layer.1_Pipeline_add_bias_to_activations_l"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="phi_mul_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="idx_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="activations_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="training_data_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="12" slack="0"/>
<pin id="83" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_data_load/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln66_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="1"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="weights1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_load/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_14_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_14 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_14_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_14/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="add113_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="add113_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="64" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="6"/>
<pin id="144" dir="0" index="1" bw="64" slack="1"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln58_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="7" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_mul_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="1"/>
<pin id="163" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_7_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="1"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln60_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln60_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln60_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln60_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln64_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln64_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln64_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln64_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln66_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln66_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="2"/>
<pin id="218" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln66_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln58_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="0" index="1" bw="7" slack="2"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln60_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="1"/>
<pin id="231" dir="0" index="1" bw="10" slack="2"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln66_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln66_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bitcast_ln66_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="phi_mul_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="260" class="1005" name="idx_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="2"/>
<pin id="262" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="add_ln60_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="add_ln60_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="1"/>
<pin id="278" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="281" class="1005" name="activations_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="1"/>
<pin id="283" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="activations_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln64_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln66_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="299" class="1005" name="training_data_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="training_data_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="weights1_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="training_data_load_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="training_data_load "/>
</bind>
</comp>

<comp id="314" class="1005" name="bitcast_ln66_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66 "/>
</bind>
</comp>

<comp id="319" class="1005" name="bitcast_ln66_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="mul8_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="add_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="133"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="121" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="164" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="194"><net_src comp="114" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="114" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="114" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="114" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="202" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="240"><net_src comp="104" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="249"><net_src comp="58" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="256"><net_src comp="62" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="263"><net_src comp="66" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="271"><net_src comp="167" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="279"><net_src comp="179" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="284"><net_src comp="72" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="292"><net_src comp="196" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="297"><net_src comp="210" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="302"><net_src comp="79" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="307"><net_src comp="97" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="312"><net_src comp="86" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="317"><net_src comp="237" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="322"><net_src comp="242" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="327"><net_src comp="147" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="332"><net_src comp="142" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations | {2 3 13 }
 - Input state : 
	Port: matrix_vector_product_with_bias_input_layer.1 : biases1 | {2 13 }
	Port: matrix_vector_product_with_bias_input_layer.1 : weights1 | {4 5 }
	Port: matrix_vector_product_with_bias_input_layer.1 : activations | {2 13 }
	Port: matrix_vector_product_with_bias_input_layer.1 : training_data | {3 4 }
	Port: matrix_vector_product_with_bias_input_layer.1 : idx | {1 }
  - Chain level:
	State 1
		store_ln58 : 1
		store_ln0 : 1
	State 2
		add_ln60_1 : 1
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		zext_ln60 : 1
		activations_addr : 2
	State 3
		icmp_ln64 : 1
		add_ln64 : 1
		br_ln64 : 2
		zext_ln64 : 1
		zext_ln64_1 : 1
		add_ln66 : 2
		add_ln66_1 : 2
		zext_ln66_1 : 3
		training_data_addr : 4
		training_data_load : 5
		store_ln66 : 1
	State 4
		weights1_addr : 1
		weights1_load : 2
	State 5
		bitcast_ln66 : 1
		mul8 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134 |    3    |  1.548  |   578   |   772   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                                          grp_fu_142                                         |    3    |    0    |   430   |   708   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                                          grp_fu_147                                         |    8    |    0    |   275   |   108   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      add_ln60_1_fu_167                                      |    0    |    0    |    0    |    17   |
|          |                                       add_ln60_fu_179                                       |    0    |    0    |    0    |    14   |
|    add   |                                       add_ln64_fu_196                                       |    0    |    0    |    0    |    12   |
|          |                                       add_ln66_fu_210                                       |    0    |    0    |    0    |    17   |
|          |                                      add_ln66_1_fu_215                                      |    0    |    0    |    0    |    19   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                       icmp_ln60_fu_173                                      |    0    |    0    |    0    |    14   |
|          |                                       icmp_ln64_fu_190                                      |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                                     idx_read_read_fu_66                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln60_fu_185                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln64_fu_202                                      |    0    |    0    |    0    |    0    |
|   zext   |                                      zext_ln64_1_fu_206                                     |    0    |    0    |    0    |    0    |
|          |                                      zext_ln66_1_fu_220                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln66_fu_233                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    14   |  1.548  |   1283  |   1693  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| activations_addr_reg_281 |    6   |
|      add113_reg_121      |   64   |
|    add_ln60_1_reg_268    |   10   |
|     add_ln60_reg_276     |    7   |
|     add_ln64_reg_289     |    4   |
|     add_ln66_reg_294     |   10   |
|        add_reg_329       |   64   |
|  bitcast_ln66_1_reg_319  |   64   |
|   bitcast_ln66_reg_314   |   64   |
|       i_14_reg_110       |    4   |
|     idx_read_reg_260     |   12   |
|         j_reg_253        |    7   |
|       mul8_reg_324       |   64   |
|      phi_mul_reg_246     |   10   |
|training_data_addr_reg_299|   12   |
|training_data_load_reg_309|   64   |
|   weights1_addr_reg_304  |   10   |
+--------------------------+--------+
|           Total          |   476  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_86 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_104 |  p0  |   2  |  10  |   20   ||    9    |
|   add113_reg_121  |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_147    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_147    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   428  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    1   |  1283  |  1693  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   476  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |  1759  |  1738  |
+-----------+--------+--------+--------+--------+
