<stg><name>backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1</name>


<trans_list>

<trans id="553" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mux_case_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_01"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %mux_case_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_12"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_23"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_34"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_45"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_56"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_67 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_67"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_78 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_78"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %add_i_91 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_91"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %add_i_93 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_93"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %add_i_95 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_95"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %add_i_97 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_97"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %add_i_99 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_99"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %add_i_911 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_911"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %add_i_913 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_913"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %add_i_915 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_915"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %p_read991 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read9

]]></Node>
<StgValue><ssdm name="p_read991"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %mux_case_773259_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_773259_reload

]]></Node>
<StgValue><ssdm name="mux_case_773259_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %mux_case_672256_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_672256_reload

]]></Node>
<StgValue><ssdm name="mux_case_672256_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %mux_case_571253_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_571253_reload

]]></Node>
<StgValue><ssdm name="mux_case_571253_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %mux_case_470250_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_470250_reload

]]></Node>
<StgValue><ssdm name="mux_case_470250_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %mux_case_369247_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_369247_reload

]]></Node>
<StgValue><ssdm name="mux_case_369247_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %mux_case_268244_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_268244_reload

]]></Node>
<StgValue><ssdm name="mux_case_268244_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %mux_case_167241_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_167241_reload

]]></Node>
<StgValue><ssdm name="mux_case_167241_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %mux_case_066238_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_066238_reload

]]></Node>
<StgValue><ssdm name="mux_case_066238_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:26 %p_read882 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8

]]></Node>
<StgValue><ssdm name="p_read882"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %mux_case_765235_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_765235_reload

]]></Node>
<StgValue><ssdm name="mux_case_765235_reload_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %mux_case_664232_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_664232_reload

]]></Node>
<StgValue><ssdm name="mux_case_664232_reload_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %mux_case_563229_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_563229_reload

]]></Node>
<StgValue><ssdm name="mux_case_563229_reload_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %mux_case_462226_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_462226_reload

]]></Node>
<StgValue><ssdm name="mux_case_462226_reload_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %mux_case_361223_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_361223_reload

]]></Node>
<StgValue><ssdm name="mux_case_361223_reload_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %mux_case_260220_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_260220_reload

]]></Node>
<StgValue><ssdm name="mux_case_260220_reload_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %mux_case_159217_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_159217_reload

]]></Node>
<StgValue><ssdm name="mux_case_159217_reload_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %mux_case_058214_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_058214_reload

]]></Node>
<StgValue><ssdm name="mux_case_058214_reload_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %p_read773 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read773"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %mux_case_757211_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_757211_reload

]]></Node>
<StgValue><ssdm name="mux_case_757211_reload_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %mux_case_656208_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_656208_reload

]]></Node>
<StgValue><ssdm name="mux_case_656208_reload_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %mux_case_555205_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_555205_reload

]]></Node>
<StgValue><ssdm name="mux_case_555205_reload_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %mux_case_454202_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_454202_reload

]]></Node>
<StgValue><ssdm name="mux_case_454202_reload_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:40 %mux_case_353199_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_353199_reload

]]></Node>
<StgValue><ssdm name="mux_case_353199_reload_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %mux_case_252196_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_252196_reload

]]></Node>
<StgValue><ssdm name="mux_case_252196_reload_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:42 %mux_case_151193_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_151193_reload

]]></Node>
<StgValue><ssdm name="mux_case_151193_reload_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:43 %mux_case_050190_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_050190_reload

]]></Node>
<StgValue><ssdm name="mux_case_050190_reload_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:44 %p_read664 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read664"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:45 %mux_case_749187_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_749187_reload

]]></Node>
<StgValue><ssdm name="mux_case_749187_reload_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:46 %mux_case_648184_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_648184_reload

]]></Node>
<StgValue><ssdm name="mux_case_648184_reload_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:47 %mux_case_547181_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_547181_reload

]]></Node>
<StgValue><ssdm name="mux_case_547181_reload_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:48 %mux_case_446178_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_446178_reload

]]></Node>
<StgValue><ssdm name="mux_case_446178_reload_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:49 %mux_case_345175_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_345175_reload

]]></Node>
<StgValue><ssdm name="mux_case_345175_reload_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:50 %mux_case_244172_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_244172_reload

]]></Node>
<StgValue><ssdm name="mux_case_244172_reload_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:51 %mux_case_143169_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_143169_reload

]]></Node>
<StgValue><ssdm name="mux_case_143169_reload_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:52 %mux_case_042166_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_042166_reload

]]></Node>
<StgValue><ssdm name="mux_case_042166_reload_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:53 %p_read555 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read555"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:54 %mux_case_741163_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_741163_reload

]]></Node>
<StgValue><ssdm name="mux_case_741163_reload_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:55 %mux_case_640160_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_640160_reload

]]></Node>
<StgValue><ssdm name="mux_case_640160_reload_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:56 %mux_case_539157_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_539157_reload

]]></Node>
<StgValue><ssdm name="mux_case_539157_reload_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:57 %mux_case_438154_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_438154_reload

]]></Node>
<StgValue><ssdm name="mux_case_438154_reload_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:58 %mux_case_337151_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_337151_reload

]]></Node>
<StgValue><ssdm name="mux_case_337151_reload_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:59 %mux_case_236148_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_236148_reload

]]></Node>
<StgValue><ssdm name="mux_case_236148_reload_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:60 %mux_case_135145_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_135145_reload

]]></Node>
<StgValue><ssdm name="mux_case_135145_reload_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:61 %mux_case_034142_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_034142_reload

]]></Node>
<StgValue><ssdm name="mux_case_034142_reload_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:62 %p_read446 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read446"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:63 %mux_case_733139_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_733139_reload

]]></Node>
<StgValue><ssdm name="mux_case_733139_reload_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:64 %mux_case_632136_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_632136_reload

]]></Node>
<StgValue><ssdm name="mux_case_632136_reload_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:65 %mux_case_531133_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_531133_reload

]]></Node>
<StgValue><ssdm name="mux_case_531133_reload_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:66 %mux_case_430130_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_430130_reload

]]></Node>
<StgValue><ssdm name="mux_case_430130_reload_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:67 %mux_case_329127_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_329127_reload

]]></Node>
<StgValue><ssdm name="mux_case_329127_reload_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:68 %mux_case_228124_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_228124_reload

]]></Node>
<StgValue><ssdm name="mux_case_228124_reload_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:69 %mux_case_127121_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_127121_reload

]]></Node>
<StgValue><ssdm name="mux_case_127121_reload_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:70 %mux_case_026118_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_026118_reload

]]></Node>
<StgValue><ssdm name="mux_case_026118_reload_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:71 %p_read337 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read337"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:72 %mux_case_725115_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_725115_reload

]]></Node>
<StgValue><ssdm name="mux_case_725115_reload_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:73 %mux_case_624112_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_624112_reload

]]></Node>
<StgValue><ssdm name="mux_case_624112_reload_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:74 %mux_case_523109_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_523109_reload

]]></Node>
<StgValue><ssdm name="mux_case_523109_reload_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:75 %mux_case_422106_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_422106_reload

]]></Node>
<StgValue><ssdm name="mux_case_422106_reload_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:76 %mux_case_321103_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_321103_reload

]]></Node>
<StgValue><ssdm name="mux_case_321103_reload_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:77 %mux_case_220100_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_220100_reload

]]></Node>
<StgValue><ssdm name="mux_case_220100_reload_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:78 %mux_case_11997_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_11997_reload

]]></Node>
<StgValue><ssdm name="mux_case_11997_reload_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:79 %mux_case_01894_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_01894_reload

]]></Node>
<StgValue><ssdm name="mux_case_01894_reload_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:80 %p_read228 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read228"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:81 %mux_case_71791_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_71791_reload

]]></Node>
<StgValue><ssdm name="mux_case_71791_reload_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:82 %mux_case_61688_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_61688_reload

]]></Node>
<StgValue><ssdm name="mux_case_61688_reload_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:83 %mux_case_51585_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_51585_reload

]]></Node>
<StgValue><ssdm name="mux_case_51585_reload_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:84 %mux_case_41482_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_41482_reload

]]></Node>
<StgValue><ssdm name="mux_case_41482_reload_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:85 %mux_case_31379_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_31379_reload

]]></Node>
<StgValue><ssdm name="mux_case_31379_reload_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:86 %mux_case_21276_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_21276_reload

]]></Node>
<StgValue><ssdm name="mux_case_21276_reload_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:87 %mux_case_11173_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_11173_reload

]]></Node>
<StgValue><ssdm name="mux_case_11173_reload_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:88 %mux_case_01070_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_01070_reload

]]></Node>
<StgValue><ssdm name="mux_case_01070_reload_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:89 %p_read119 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read119"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:90 %mux_case_7967_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_7967_reload

]]></Node>
<StgValue><ssdm name="mux_case_7967_reload_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:91 %mux_case_6864_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_6864_reload

]]></Node>
<StgValue><ssdm name="mux_case_6864_reload_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:92 %mux_case_5761_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_5761_reload

]]></Node>
<StgValue><ssdm name="mux_case_5761_reload_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:93 %mux_case_4658_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_4658_reload

]]></Node>
<StgValue><ssdm name="mux_case_4658_reload_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:94 %mux_case_3555_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3555_reload

]]></Node>
<StgValue><ssdm name="mux_case_3555_reload_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:95 %mux_case_2452_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2452_reload

]]></Node>
<StgValue><ssdm name="mux_case_2452_reload_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:96 %mux_case_1349_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1349_reload

]]></Node>
<StgValue><ssdm name="mux_case_1349_reload_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:97 %mux_case_0246_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0246_reload

]]></Node>
<StgValue><ssdm name="mux_case_0246_reload_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:98 %p_read_210 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_210"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:99 %mux_case_743_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_743_reload

]]></Node>
<StgValue><ssdm name="mux_case_743_reload_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:100 %mux_case_639_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_639_reload

]]></Node>
<StgValue><ssdm name="mux_case_639_reload_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:101 %mux_case_536_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_536_reload

]]></Node>
<StgValue><ssdm name="mux_case_536_reload_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:102 %mux_case_433_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_433_reload

]]></Node>
<StgValue><ssdm name="mux_case_433_reload_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:103 %mux_case_330_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_330_reload

]]></Node>
<StgValue><ssdm name="mux_case_330_reload_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:104 %mux_case_226_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_226_reload

]]></Node>
<StgValue><ssdm name="mux_case_226_reload_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:105 %mux_case_122_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_122_reload

]]></Node>
<StgValue><ssdm name="mux_case_122_reload_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:106 %mux_case_019_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_019_reload

]]></Node>
<StgValue><ssdm name="mux_case_019_reload_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:107 %store_ln0 = store i64 0, i64 %add_i_915

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:108 %store_ln0 = store i64 0, i64 %add_i_913

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:109 %store_ln0 = store i64 0, i64 %add_i_911

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:110 %store_ln0 = store i64 0, i64 %add_i_99

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:111 %store_ln0 = store i64 0, i64 %add_i_97

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:112 %store_ln0 = store i64 0, i64 %add_i_95

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:113 %store_ln0 = store i64 0, i64 %add_i_93

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:114 %store_ln0 = store i64 0, i64 %add_i_91

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:115 %store_ln0 = store i64 0, i64 %mux_case_78

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:116 %store_ln0 = store i64 0, i64 %mux_case_67

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:117 %store_ln0 = store i64 0, i64 %mux_case_56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:118 %store_ln0 = store i64 0, i64 %mux_case_45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:119 %store_ln0 = store i64 0, i64 %mux_case_34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i64 0, i64 %mux_case_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:121 %store_ln0 = store i64 0, i64 %mux_case_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:122 %store_ln0 = store i64 0, i64 %mux_case_01

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:123 %store_ln81 = store i4 0, i4 %i_18

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:124 %br_ln0 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:0 %i = load i4 %i_18

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:1 %icmp_ln81 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i:2 %i_21 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i:3 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_82_2.i.split:8 %trunc_ln81 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:13 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_019_reload_read, i3 1, i64 %mux_case_122_reload_read, i3 2, i64 %mux_case_226_reload_read, i3 3, i64 %mux_case_330_reload_read, i3 4, i64 %mux_case_433_reload_read, i3 5, i64 %mux_case_536_reload_read, i3 6, i64 %mux_case_639_reload_read, i3 7, i64 %mux_case_743_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i = dmul i64 %tmp_s, i64 %p_read_210

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:16 %tmp_1 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_0246_reload_read, i3 1, i64 %mux_case_1349_reload_read, i3 2, i64 %mux_case_2452_reload_read, i3 3, i64 %mux_case_3555_reload_read, i3 4, i64 %mux_case_4658_reload_read, i3 5, i64 %mux_case_5761_reload_read, i3 6, i64 %mux_case_6864_reload_read, i3 7, i64 %mux_case_7967_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:19 %tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01070_reload_read, i3 1, i64 %mux_case_11173_reload_read, i3 2, i64 %mux_case_21276_reload_read, i3 3, i64 %mux_case_31379_reload_read, i3 4, i64 %mux_case_41482_reload_read, i3 5, i64 %mux_case_51585_reload_read, i3 6, i64 %mux_case_61688_reload_read, i3 7, i64 %mux_case_71791_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:22 %tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01894_reload_read, i3 1, i64 %mux_case_11997_reload_read, i3 2, i64 %mux_case_220100_reload_read, i3 3, i64 %mux_case_321103_reload_read, i3 4, i64 %mux_case_422106_reload_read, i3 5, i64 %mux_case_523109_reload_read, i3 6, i64 %mux_case_624112_reload_read, i3 7, i64 %mux_case_725115_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:25 %tmp_4 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_026118_reload_read, i3 1, i64 %mux_case_127121_reload_read, i3 2, i64 %mux_case_228124_reload_read, i3 3, i64 %mux_case_329127_reload_read, i3 4, i64 %mux_case_430130_reload_read, i3 5, i64 %mux_case_531133_reload_read, i3 6, i64 %mux_case_632136_reload_read, i3 7, i64 %mux_case_733139_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:28 %tmp_5 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_034142_reload_read, i3 1, i64 %mux_case_135145_reload_read, i3 2, i64 %mux_case_236148_reload_read, i3 3, i64 %mux_case_337151_reload_read, i3 4, i64 %mux_case_438154_reload_read, i3 5, i64 %mux_case_539157_reload_read, i3 6, i64 %mux_case_640160_reload_read, i3 7, i64 %mux_case_741163_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:31 %tmp_6 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_042166_reload_read, i3 1, i64 %mux_case_143169_reload_read, i3 2, i64 %mux_case_244172_reload_read, i3 3, i64 %mux_case_345175_reload_read, i3 4, i64 %mux_case_446178_reload_read, i3 5, i64 %mux_case_547181_reload_read, i3 6, i64 %mux_case_648184_reload_read, i3 7, i64 %mux_case_749187_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:34 %tmp_7 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_050190_reload_read, i3 1, i64 %mux_case_151193_reload_read, i3 2, i64 %mux_case_252196_reload_read, i3 3, i64 %mux_case_353199_reload_read, i3 4, i64 %mux_case_454202_reload_read, i3 5, i64 %mux_case_555205_reload_read, i3 6, i64 %mux_case_656208_reload_read, i3 7, i64 %mux_case_757211_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:37 %tmp_8 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_058214_reload_read, i3 1, i64 %mux_case_159217_reload_read, i3 2, i64 %mux_case_260220_reload_read, i3 3, i64 %mux_case_361223_reload_read, i3 4, i64 %mux_case_462226_reload_read, i3 5, i64 %mux_case_563229_reload_read, i3 6, i64 %mux_case_664232_reload_read, i3 7, i64 %mux_case_765235_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:40 %tmp_9 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_066238_reload_read, i3 1, i64 %mux_case_167241_reload_read, i3 2, i64 %mux_case_268244_reload_read, i3 3, i64 %mux_case_369247_reload_read, i3 4, i64 %mux_case_470250_reload_read, i3 5, i64 %mux_case_571253_reload_read, i3 6, i64 %mux_case_672256_reload_read, i3 7, i64 %mux_case_773259_reload_read, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:43 %switch_ln84 = switch i3 %trunc_ln81, void %arrayidx.i.i6.i59.case.7, i3 0, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge, i3 1, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge92, i3 2, void %arrayidx.i.i6.i59.case.2, i3 3, void %arrayidx.i.i6.i59.case.3, i3 4, void %arrayidx.i.i6.i59.case.4, i3 5, void %arrayidx.i.i6.i59.case.5, i3 6, void %arrayidx.i.i6.i59.case.6

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="201" st_id="2" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i = dmul i64 %tmp_s, i64 %p_read_210

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %mul_i_1 = dmul i64 %tmp_1, i64 %p_read119

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="203" st_id="3" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i = dmul i64 %tmp_s, i64 %p_read_210

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %mul_i_1 = dmul i64 %tmp_1, i64 %p_read119

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_2 = dmul i64 %tmp_2, i64 %p_read228

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="206" st_id="4" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i = dmul i64 %tmp_s, i64 %p_read_210

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %mul_i_1 = dmul i64 %tmp_1, i64 %p_read119

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_2 = dmul i64 %tmp_2, i64 %p_read228

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %mul_i_3 = dmul i64 %tmp_3, i64 %p_read337

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="210" st_id="5" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i = dmul i64 %tmp_s, i64 %p_read_210

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %mul_i_1 = dmul i64 %tmp_1, i64 %p_read119

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_2 = dmul i64 %tmp_2, i64 %p_read228

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %mul_i_3 = dmul i64 %tmp_3, i64 %p_read337

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %tmp_4, i64 %p_read446

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="215" st_id="6" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:14 %mul_i = dmul i64 %tmp_s, i64 %p_read_210

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %mul_i_1 = dmul i64 %tmp_1, i64 %p_read119

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_2 = dmul i64 %tmp_2, i64 %p_read228

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %mul_i_3 = dmul i64 %tmp_3, i64 %p_read337

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %tmp_4, i64 %p_read446

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %mul_i_5 = dmul i64 %tmp_5, i64 %p_read555

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:0 %mux_case_01_load = load i64 %mux_case_01

]]></Node>
<StgValue><ssdm name="mux_case_01_load"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:1 %mux_case_12_load = load i64 %mux_case_12

]]></Node>
<StgValue><ssdm name="mux_case_12_load"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:2 %mux_case_23_load = load i64 %mux_case_23

]]></Node>
<StgValue><ssdm name="mux_case_23_load"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:3 %mux_case_34_load = load i64 %mux_case_34

]]></Node>
<StgValue><ssdm name="mux_case_34_load"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:4 %mux_case_45_load = load i64 %mux_case_45

]]></Node>
<StgValue><ssdm name="mux_case_45_load"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:5 %mux_case_56_load = load i64 %mux_case_56

]]></Node>
<StgValue><ssdm name="mux_case_56_load"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:6 %mux_case_67_load = load i64 %mux_case_67

]]></Node>
<StgValue><ssdm name="mux_case_67_load"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:7 %mux_case_78_load = load i64 %mux_case_78

]]></Node>
<StgValue><ssdm name="mux_case_78_load"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:8 %add_i_91_load = load i64 %add_i_91

]]></Node>
<StgValue><ssdm name="add_i_91_load"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:9 %add_i_93_load = load i64 %add_i_93

]]></Node>
<StgValue><ssdm name="add_i_93_load"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:10 %add_i_95_load = load i64 %add_i_95

]]></Node>
<StgValue><ssdm name="add_i_95_load"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:11 %add_i_97_load = load i64 %add_i_97

]]></Node>
<StgValue><ssdm name="add_i_97_load"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:12 %add_i_99_load = load i64 %add_i_99

]]></Node>
<StgValue><ssdm name="add_i_99_load"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:13 %add_i_911_load = load i64 %add_i_911

]]></Node>
<StgValue><ssdm name="add_i_911_load"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:14 %add_i_913_load = load i64 %add_i_913

]]></Node>
<StgValue><ssdm name="add_i_913_load"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:15 %add_i_915_load = load i64 %add_i_915

]]></Node>
<StgValue><ssdm name="add_i_915_load"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_915_out, i64 %add_i_915_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_913_out, i64 %add_i_913_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_911_out, i64 %add_i_911_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_99_out, i64 %add_i_99_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_97_out, i64 %add_i_97_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_95_out, i64 %add_i_95_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_93_out, i64 %add_i_93_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_91_out, i64 %add_i_91_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_78_out, i64 %mux_case_78_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_67_out, i64 %mux_case_67_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_56_out, i64 %mux_case_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_45_out, i64 %mux_case_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_34_out, i64 %mux_case_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_23_out, i64 %mux_case_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_12_out, i64 %mux_case_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_01_out, i64 %mux_case_01_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0">
<![CDATA[
_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub:32 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:0 %mux_case_01_load_1 = load i64 %mux_case_01

]]></Node>
<StgValue><ssdm name="mux_case_01_load_1"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:1 %mux_case_12_load_1 = load i64 %mux_case_12

]]></Node>
<StgValue><ssdm name="mux_case_12_load_1"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:2 %mux_case_23_load_1 = load i64 %mux_case_23

]]></Node>
<StgValue><ssdm name="mux_case_23_load_1"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:3 %mux_case_34_load_1 = load i64 %mux_case_34

]]></Node>
<StgValue><ssdm name="mux_case_34_load_1"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:4 %mux_case_45_load_1 = load i64 %mux_case_45

]]></Node>
<StgValue><ssdm name="mux_case_45_load_1"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:5 %mux_case_56_load_1 = load i64 %mux_case_56

]]></Node>
<StgValue><ssdm name="mux_case_56_load_1"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:6 %mux_case_67_load_1 = load i64 %mux_case_67

]]></Node>
<StgValue><ssdm name="mux_case_67_load_1"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:7 %mux_case_78_load_1 = load i64 %mux_case_78

]]></Node>
<StgValue><ssdm name="mux_case_78_load_1"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
VITIS_LOOP_82_2.i.split:12 %tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01_load_1, i3 1, i64 %mux_case_12_load_1, i3 2, i64 %mux_case_23_load_1, i3 3, i64 %mux_case_34_load_1, i3 4, i64 %mux_case_45_load_1, i3 5, i64 %mux_case_56_load_1, i3 6, i64 %mux_case_67_load_1, i3 7, i64 %mux_case_78_load_1, i64 <undef>, i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:17 %mul_i_1 = dmul i64 %tmp_1, i64 %p_read119

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_2 = dmul i64 %tmp_2, i64 %p_read228

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %mul_i_3 = dmul i64 %tmp_3, i64 %p_read337

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %tmp_4, i64 %p_read446

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %mul_i_5 = dmul i64 %tmp_5, i64 %p_read555

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_6 = dmul i64 %tmp_6, i64 %p_read664

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="237" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:20 %mul_i_2 = dmul i64 %tmp_2, i64 %p_read228

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %mul_i_3 = dmul i64 %tmp_3, i64 %p_read337

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %tmp_4, i64 %p_read446

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %mul_i_5 = dmul i64 %tmp_5, i64 %p_read555

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_6 = dmul i64 %tmp_6, i64 %p_read664

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %mul_i_7 = dmul i64 %tmp_7, i64 %p_read773

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="244" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:23 %mul_i_3 = dmul i64 %tmp_3, i64 %p_read337

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %tmp_4, i64 %p_read446

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %mul_i_5 = dmul i64 %tmp_5, i64 %p_read555

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_6 = dmul i64 %tmp_6, i64 %p_read664

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %mul_i_7 = dmul i64 %tmp_7, i64 %p_read773

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_8 = dmul i64 %tmp_8, i64 %p_read882

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="251" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:26 %mul_i_4 = dmul i64 %tmp_4, i64 %p_read446

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %mul_i_5 = dmul i64 %tmp_5, i64 %p_read555

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_6 = dmul i64 %tmp_6, i64 %p_read664

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %mul_i_7 = dmul i64 %tmp_7, i64 %p_read773

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_8 = dmul i64 %tmp_8, i64 %p_read882

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %mul_i_9 = dmul i64 %tmp_9, i64 %p_read991

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="258" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:15 %add_i = dadd i64 %tmp, i64 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:29 %mul_i_5 = dmul i64 %tmp_5, i64 %p_read555

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_6 = dmul i64 %tmp_6, i64 %p_read664

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %mul_i_7 = dmul i64 %tmp_7, i64 %p_read773

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_8 = dmul i64 %tmp_8, i64 %p_read882

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %mul_i_9 = dmul i64 %tmp_9, i64 %p_read991

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="264" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:32 %mul_i_6 = dmul i64 %tmp_6, i64 %p_read664

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %mul_i_7 = dmul i64 %tmp_7, i64 %p_read773

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_8 = dmul i64 %tmp_8, i64 %p_read882

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %mul_i_9 = dmul i64 %tmp_9, i64 %p_read991

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="269" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:35 %mul_i_7 = dmul i64 %tmp_7, i64 %p_read773

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_8 = dmul i64 %tmp_8, i64 %p_read882

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %mul_i_9 = dmul i64 %tmp_9, i64 %p_read991

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="273" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:38 %mul_i_8 = dmul i64 %tmp_8, i64 %p_read882

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %mul_i_9 = dmul i64 %tmp_9, i64 %p_read991

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="276" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:41 %mul_i_9 = dmul i64 %tmp_9, i64 %p_read991

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="278" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:18 %add_i_1 = dadd i64 %add_i, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="279" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="280" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="281" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="282" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="283" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:21 %add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="284" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="285" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="286" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="287" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="288" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:24 %add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="289" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="290" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="291" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="292" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="293" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:27 %add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="add_i_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="294" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="295" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="296" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="297" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="298" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:30 %add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="add_i_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="299" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="300" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="301" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="302" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="303" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:33 %add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="add_i_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="304" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="305" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="306" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="307" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="308" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:36 %add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="add_i_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="309" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="add_i_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="310" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="add_i_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="311" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="add_i_8"/></StgValue>
</operation>

<operation id="312" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.6:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="313" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.5:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="314" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.4:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.3:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="316" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.2:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="317" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge92:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="318" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="319" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.7:2 %br_ln84 = br void %arrayidx.i.i6.i59.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="320" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="add_i_8"/></StgValue>
</operation>

<operation id="321" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.exit:0 %store_ln81 = store i4 %i_21, i4 %i_18

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="322" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i6.i59.exit:1 %br_ln81 = br void %VITIS_LOOP_82_2.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="323" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:39 %add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8

]]></Node>
<StgValue><ssdm name="add_i_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="324" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="add_i_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="325" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="add_i_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="326" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="add_i_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="327" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="add_i_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="328" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:9 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="329" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:10 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split:11 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="331" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.split:42 %add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9

]]></Node>
<StgValue><ssdm name="add_i_9"/></StgValue>
</operation>

<operation id="332" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.6:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_91

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="333" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.6:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_67

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="334" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.5:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_93

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="335" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.5:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_56

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="336" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.4:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_95

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="337" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.4:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_45

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="338" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.3:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_97

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="339" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.3:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_34

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="340" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.2:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_99

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="341" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.2:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_23

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="342" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge92:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_911

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="343" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge92:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_12

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="344" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_913

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="345" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_01

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="346" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.7:0 %store_ln84 = store i64 %add_i_9, i64 %add_i_915

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="347" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i6.i59.case.7:1 %store_ln84 = store i64 %add_i_9, i64 %mux_case_78

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
