@W: CG813 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":106:41:106:57|Rounding real from 1018.160000 to 1018 (simulation mismatch possible)
@W: CG813 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":107:41:107:58|Rounding real from 4072.640000 to 4073 (simulation mismatch possible)
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":63:4:63:12|Pruning unused bits 6 to 0 of fnum_p1[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":82:4:82:12|Pruning unused bits 5 to 4 of tmp0_p1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":86:6:86:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":118:4:118:12|Pruning register bit 23 of rand_num[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":288:4:288:12|Pruning unused bits 17 to 0 of final_phase_p5[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":288:4:288:12|Pruning unused bits 7 to 0 of log_sin_plus_gain_p6[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":208:4:208:12|Pruning unused bits 9 to 0 of final_phase_p4[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Pruning register bits 2 to 0 of tmp_ws7_p5[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Pruning register bits 9 to 0 of modulation_shifted_p3[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":216:59:216:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":217:59:217:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":218:59:218:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":219:59:219:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":302:54:302:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":303:54:303:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":304:54:304:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":305:54:305:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG133 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":66:36:66:41|Object status is declared but not assigned. Either assign a value or remove the declaration.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":48:28:48:38|Input port bits 7 to 6 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":48:28:48:38|Input port bits 4 to 0 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL249 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Initial value is not supported on state machine state
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":476:4:476:12|Pruning register bit 0 of delay_counter[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":56:34:56:46|Input port bits 12 to 10 of modulation_p1[12:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv":53:36:53:39|Input port bits 7 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL249 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Initial value is not supported on state machine state
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":49:36:49:39|Input port bits 5 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":91:4:91:12|Pruning register bit 19 of post_mult_p2[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":50:36:50:39|Input port bits 6 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.

