Release 8.1i - Fit I.31
Copyright(c) 1995-2003 Xilinx Inc. All rights reserved

 3-14-2015  4:56PM

NOTE: This file is designed to be imported into a spreadsheet program
such as Microsoft Excel for viewing, printing and sorting. The comma ','
character is used as the data field separator.
This file is also designed to support parsing.

Input file:  CPLD.ngd
output file: CPLD_pad.csv
Part type:   xc2c256
Speed grade: -6
Package:     vq100

Pinout by Pin Number:

-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,
Pin Number,Signal Name,Pin Usage,Pin Name,Direction,IO Standard,IO Bank Number,{blank},Slew Rate,Termination,{blank},Voltage,Constraint,
P1,LEDs<5>,O,I/O/GTS2,OUTPUT,LVCMOS18,2,,FAST,,,,
P2,LEDs<6>,O,I/O/GTS3,OUTPUT,LVCMOS18,2,,FAST,,,,
P3,LEDs<7>,O,I/O/GTS0,OUTPUT,LVCMOS18,2,,FAST,,,,
P4,LEDs<8>,O,I/O/GTS1,OUTPUT,LVCMOS18,2,,FAST,,,,
P5,,VCCAUX,VAUX,,,,,,,,,,
P6,KPR,,I/O,,,2,,,,,,,
P7,KPR,,I/O,,,2,,,,,,,
P8,KPR,,I/O,,,2,,,,,,,
P9,KPR,,I/O,,,2,,,,,,,
P10,KPR,,I/O,,,2,,,,,,,
P11,KPR,,I/O,,,2,,,,,,,
P12,KPR,,I/O,,,2,,,,,,,
P13,KPR,,I/O,,,2,,,,,,,
P14,KPR,,I/O,,,1,,,,,,,
P15,KPR,,I/O,,,1,,,,,,,
P16,KPR,,I/O,,,1,,,,,,,
P17,KPR,,I/O,,,1,,,,,,,
P18,KPR,,I/O,,,1,,,,,,,
P19,KPR,,I/O,,,1,,,,,,,
P20,,VCCIO-1.8,VCCIO,,,1,,,,,,,
P21,GND,,GND,,,,,,,,,,
P22,KPR,,I/O/GCK0,,,1,,,,,,,
P23,KPR,,I/O/GCK1,,,1,,,,,,,
P24,KPR,,I/O/CDR,,,1,,,,,,,
P25,GND,,GND,,,,,,,,,,
P26,,VCC,VCC,,,,,,,,,,
P27,KPR,,I/O/GCK2,,,1,,,,,,,
P28,KPR,,I/O/DGE,,,1,,,,,,,
P29,KPR,,I/O,,,1,,,,,,,
P30,Variant<0>,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P31,GND,,GND,,,,,,,,,,
P32,KPR,,I/O,,,1,,,,,,,
P33,Variant<1>,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P34,Variant<2>,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P35,FPGA_D<0>,I,I/O,INPUT,LVCMOS18,1,,FAST,,,,
P36,Mode<0>,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P37,KPR,,I/O,,,1,,,,,,,
P38,,VCCIO-1.8,VCCIO,,,1,,,,,,,
P39,Mode<1>,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P40,FPGA_D<1>,I,I/O,INPUT,LVCMOS18,1,,FAST,,,,
P41,FPGA_D<2>,I,I/O,INPUT,LVCMOS18,1,,FAST,,,,
P42,Mode<2>,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P43,KPR,,I/O,,,1,,,,,,,
P44,KPR,,I/O,,,1,,,,,,,
P45,TDI,,TDI,,,,,,,,,,
P46,KPR,,I/O,,,1,,,,,,,
P47,TMS,,TMS,,,,,,,,,,
P48,TCK,,TCK,,,,,,,,,,
P49,KPR,,I/O,,,1,,,,,,,
P50,FPGA_MOSI,O,I/O,OUTPUT,LVCMOS18,1,,FAST,,,,
P51,,VCCIO-1.8,VCCIO,,,1,,,,,,,
P52,KPR,,I/O,,,1,,,,,,,
P53,KPR,,I/O,,,1,,,,,,,
P54,KPR,,I/O,,,1,,,,,,,
P55,KPR,,I/O,,,1,,,,,,,
P56,KPR,,I/O,,,1,,,,,,,
P57,,VCC,VCC,,,,,,,,,,
P58,KPR,,I/O,,,1,,,,,,,
P59,KPR,,I/O,,,1,,,,,,,
P60,KPR,,I/O,,,1,,,,,,,
P61,KPR,,I/O,,,1,,,,,,,
P62,GND,,GND,,,,,,,,,,
P63,KPR,,I/O,,,1,,,,,,,
P64,KPR,,I/O,,,1,,,,,,,
P65,KPR,,I/O,,,2,,,,,,,
P66,KPR,,I/O,,,2,,,,,,,
P67,KPR,,I/O,,,2,,,,,,,
P68,KPR,,I/O,,,2,,,,,,,
P69,GND,,GND,,,,,,,,,,
P70,mclk_ce,O,I/O,OUTPUT,LVCMOS18,2,,FAST,,,,
P71,KPR,,I/O,,,2,,,,,,,
P72,KPR,,I/O,,,2,,,,,,,
P73,KPR,,I/O,,,2,,,,,,,
P74,KPR,,I/O,,,2,,,,,,,
P75,GND,,GND,,,,,,,,,,
P76,KPR,,I/O,,,2,,,,,,,
P77,FPGA_D<3>,I,I/O,INPUT,LVCMOS18,2,,FAST,,,,
P78,FPGA_D<4>,I,I/O,INPUT,LVCMOS18,2,,FAST,,,,
P79,FPGA_D<5>,I,I/O,INPUT,LVCMOS18,2,,FAST,,,,
P80,KPR,,I/O,,,2,,,,,,,
P81,FPGA_D<6>,I,I/O,INPUT,LVCMOS18,2,,FAST,,,,
P82,KPR,,I/O,,,2,,,,,,,
P83,TDO,,TDO,,,,,,,,,,
P84,GND,,GND,,,,,,,,,,
P85,KPR,,I/O,,,2,,,,,,,
P86,KPR,,I/O,,,2,,,,,,,
P87,KPR,,I/O,,,2,,,,,,,
P88,,VCCIO-1.8,VCCIO,,,2,,,,,,,
P89,FPGA_D<7>,I,I/O,INPUT,LVCMOS18,2,,FAST,,,,
P90,KPR,,I/O,,,2,,,,,,,
P91,KPR,,I/O,,,2,,,,,,,
P92,KPR,,I/O,,,2,,,,,,,
P93,KPR,,I/O,,,2,,,,,,,
P94,LEDs<4>,O,I/O,OUTPUT,LVCMOS18,2,,FAST,,,,
P95,LEDs<3>,O,I/O,OUTPUT,LVCMOS18,2,,FAST,,,,
P96,LEDs<2>,O,I/O,OUTPUT,LVCMOS18,2,,FAST,,,,
P97,FPGA_cclk,O,I/O,OUTPUT,LVCMOS18,2,,FAST,,,,
P98,,VCCIO-1.8,VCCIO,,,2,,,,,,,
P99,LEDs<1>,O,I/O/GSR,OUTPUT,LVCMOS18,2,,FAST,,,,
P100,GND,,GND,,,,,,,,,,

To preserve the pinout above for future design iterations in
Project Navigator simply execute the (Lock Pins) process
located under the (Implement Design) process in a toolbox named
(Optional Implementation Tools) or invoke PIN2UCF from the
command line. The location constraints will be written into your
specified UCF file


