
---------- Begin Simulation Statistics ----------
final_tick                                 1357421200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192847                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406852                       # Number of bytes of host memory used
host_op_rate                                   355077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.30                       # Real time elapsed on the host
host_tick_rate                               88739182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2949920                       # Number of instructions simulated
sim_ops                                       5431515                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001357                       # Number of seconds simulated
sim_ticks                                  1357421200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               586130                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24698                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600101                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             307173                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          586130                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           278957                       # Number of indirect misses.
system.cpu.branchPred.lookups                  655121                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25747                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12324                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3365135                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2459262                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24813                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     510160                       # Number of branches committed
system.cpu.commit.bw_lim_events                911769                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          897044                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2949920                       # Number of instructions committed
system.cpu.commit.committedOps                5431515                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2987433                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.818121                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1212931     40.60%     40.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       267274      8.95%     49.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       269212      9.01%     58.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       326247     10.92%     69.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       911769     30.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2987433                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177337                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23725                       # Number of function calls committed.
system.cpu.commit.int_insts                   5294105                       # Number of committed integer instructions.
system.cpu.commit.loads                        725162                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28762      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4171098     76.79%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5806      0.11%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.70%     78.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6996      0.13%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.02%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.12%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           27729      0.51%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           28646      0.53%     79.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          43527      0.80%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.02%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          693480     12.77%     93.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         330054      6.08%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        31682      0.58%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16811      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5431515                       # Class of committed instruction
system.cpu.commit.refs                        1072027                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2949920                       # Number of Instructions Simulated
system.cpu.committedOps                       5431515                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.150388                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.150388                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8382                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34640                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50558                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4534                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1043841                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6548352                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   427561                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1641753                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24879                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93651                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      808796                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1990                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      367198                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.fetch.Branches                      655121                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    361149                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2752593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4742                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3726530                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           779                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49758                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193049                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             453267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             332920                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.098120                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3231685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.112379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.918163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1374386     42.53%     42.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   106332      3.29%     45.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    87265      2.70%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   109125      3.38%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1554577     48.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3231685                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    294580                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   157303                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    307044800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    307044800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    307044800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    307044800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    307044400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    307044400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9634000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9633600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       987200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       987200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       986800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       986800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     11495600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     11653600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     11852000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     11138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    118762000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    119236400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    118972000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    119261200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2387855200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          161869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29287                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   541196                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.759111                       # Inst execution rate
system.cpu.iew.exec_refs                      1177580                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     367185                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  696147                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                841018                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                962                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               377430                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6328520                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                810395                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34880                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5969638                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3433                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10417                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24879                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16732                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            68687                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115854                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30564                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20975                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8312                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7987325                       # num instructions consuming a value
system.cpu.iew.wb_count                       5947414                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575956                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4600344                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.752562                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5954392                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9159965                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4959793                       # number of integer regfile writes
system.cpu.ipc                               0.869272                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.869272                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             34880      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4605672     76.70%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5845      0.10%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42324      0.70%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8558      0.14%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1312      0.02%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6927      0.12%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31496      0.52%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30503      0.51%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               44113      0.73%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2311      0.04%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               782805     13.04%     93.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              351723      5.86%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           37918      0.63%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18135      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6004522                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  194619                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              390572                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       191072                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             238029                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5775023                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           14868196                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5756342                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6987564                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6327362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6004522                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          896994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18043                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            398                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1332561                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3231685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.858016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.657944                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1206812     37.34%     37.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              238068      7.37%     44.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              439048     13.59%     58.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              502670     15.55%     73.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              845087     26.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3231685                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.769390                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      361283                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           388                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15695                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11188                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               841018                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              377430                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2309960                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3393554                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  848056                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6945790                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51828                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   480643                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15159                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4909                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16783688                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6472025                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8361171                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1673336                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77886                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24879                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183917                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1415355                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            331930                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10120841                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20854                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    221680                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8404223                       # The number of ROB reads
system.cpu.rob.rob_writes                    12902276                       # The number of ROB writes
system.cpu.timesIdled                            1631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38864                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              450                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          691                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            691                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               97                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8205                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1393                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12292                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       962880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       962880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  962880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13685                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11502614                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29717686                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17827                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4265                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24180                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                975                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2245                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2245                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17827                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8438                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50493                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58931                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1284736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1470208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10633                       # Total snoops (count)
system.l2bus.snoopTraffic                       87360                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30700                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015081                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121879                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30237     98.49%     98.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                      463      1.51%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30700                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20608797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19320580                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3479598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       357536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           357536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       357536                       # number of overall hits
system.cpu.icache.overall_hits::total          357536                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3612                       # number of overall misses
system.cpu.icache.overall_misses::total          3612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178467200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178467200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178467200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178467200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       361148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       361148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       361148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       361148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49409.523810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49409.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49409.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49409.523810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          713                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          713                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2899                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2899                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2899                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2899                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143597200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143597200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143597200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143597200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49533.356330                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49533.356330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49533.356330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49533.356330                       # average overall mshr miss latency
system.cpu.icache.replacements                   2643                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       357536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          357536                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178467200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178467200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       361148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       361148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49409.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49409.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143597200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143597200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49533.356330                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49533.356330                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.974555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              313987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.799470                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.974555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            725195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           725195                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1050978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1050978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1050978                       # number of overall hits
system.cpu.dcache.overall_hits::total         1050978                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34914                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34914                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34914                       # number of overall misses
system.cpu.dcache.overall_misses::total         34914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1688945199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1688945199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1688945199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1688945199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1085892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1085892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1085892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1085892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032152                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48374.440024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48374.440024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48374.440024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48374.440024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.751601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1788                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2903                       # number of writebacks
system.cpu.dcache.writebacks::total              2903                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17173                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    584303599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    584303599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    584303599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250263659                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834567258                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011758                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015815                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45763.126488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45763.126488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45763.126488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56813.543473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48597.639201                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16149                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       706393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          706393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1578894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1578894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       739019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       739019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48393.735058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48393.735058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477739200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477739200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45395.210946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45395.210946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110051199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110051199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48099.300262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48099.300262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    106564399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106564399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47488.591355                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47488.591355                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4405                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4405                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250263659                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250263659                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56813.543473                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56813.543473                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           986.751789                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              649332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16149                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.208805                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   756.178286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.573503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.738455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2188957                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2188957                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             931                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5055                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          941                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6927                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            931                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5055                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          941                       # number of overall hits
system.l2cache.overall_hits::total               6927                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1965                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7711                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3464                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13140                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1965                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7711                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3464                       # number of overall misses
system.l2cache.overall_misses::total            13140                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132266400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    526217200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239915981                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898399581                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132266400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    526217200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239915981                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898399581                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2896                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12766                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4405                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20067                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2896                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12766                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4405                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20067                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.678522                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604026                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786379                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654806                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.678522                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604026                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786379                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654806                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67311.145038                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68242.406951                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69259.809758                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68371.353196                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67311.145038                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68242.406951                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69259.809758                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68371.353196                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1360                       # number of writebacks
system.l2cache.writebacks::total                 1360                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1965                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7699                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3445                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13109                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1965                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7699                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3445                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13685                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116546400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464242400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211710000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792498800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116546400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464242400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211710000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34344661                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826843461                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.678522                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603086                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782066                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653262                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.678522                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603086                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782066                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681965                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59311.145038                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60299.051825                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61454.281567                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60454.557937                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59311.145038                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60299.051825                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61454.281567                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59626.147569                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60419.690245                       # average overall mshr miss latency
system.l2cache.replacements                      9653                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2905                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2905                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2905                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2905                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          576                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          576                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34344661                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34344661                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59626.147569                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59626.147569                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          847                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              847                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1398                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1398                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     96761600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     96761600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2245                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2245                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.622717                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.622717                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69214.306152                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69214.306152                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     85461600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     85461600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.620490                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.620490                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61350.753769                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61350.753769                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          931                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          941                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6080                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1965                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3464                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11742                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132266400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429455600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239915981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801637981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2896                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10521                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4405                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17822                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.678522                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600038                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786379                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658849                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67311.145038                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68027.182005                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69259.809758                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68270.991398                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1965                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3445                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11716                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116546400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378780800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211710000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    707037200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599373                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782066                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657390                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59311.145038                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60066.730098                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61454.281567                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60348.002731                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3788.896075                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26285                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9653                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.722988                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    18.035256                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   421.627290                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2279.283160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   925.849419                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.100950                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004403                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.102936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.556466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226037                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035181                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.925023                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1146                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1070                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2588                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279785                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720215                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               324549                       # Number of tag accesses
system.l2cache.tags.data_accesses              324549                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1357421200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              875840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1965                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7699                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3445                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13685                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1360                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1360                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           92646262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          362994183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    162425635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27157378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              645223458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      92646262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          92646262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        64121586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              64121586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        64121586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          92646262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         362994183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    162425635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27157378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             709345043                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1364616400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               31719096                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407876                       # Number of bytes of host memory used
host_op_rate                                 58353236                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                               77033635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2959609                       # Number of instructions simulated
sim_ops                                       5449285                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000007                       # Number of seconds simulated
sim_ticks                                     7195200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2710                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               248                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2845                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                661                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2710                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2049                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3060                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      73                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          205                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     14572                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7970                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               248                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1870                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2681                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6257                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 9689                       # Number of instructions committed
system.cpu.commit.committedOps                  17770                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        13979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.271193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.612321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7541     53.95%     53.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1671     11.95%     65.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          883      6.32%     72.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1203      8.61%     80.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2681     19.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        13979                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                     17020                       # Number of committed integer instructions.
system.cpu.commit.loads                          2964                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          242      1.36%      1.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            13510     76.03%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.34%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.16%     77.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.27%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.25%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.37%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.50%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.25%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.20%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2770     15.59%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            533      3.00%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      1.09%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             17770                       # Class of committed instruction
system.cpu.commit.refs                           3605                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        9689                       # Number of Instructions Simulated
system.cpu.committedOps                         17770                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.856538                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.856538                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           21                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  6811                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  26428                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1863                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5974                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    250                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   820                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        3521                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            19                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         830                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3060                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1567                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    60                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          15574                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     500                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.170113                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                734                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.865799                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              15718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.848072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.920796                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     7838     49.87%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      355      2.26%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      382      2.43%     54.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      643      4.09%     58.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6500     41.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                15718                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1212                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      741                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1102800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1102800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1102800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1102800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1103200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1102800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       448800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        8661600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  311                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2144                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.204970                       # Inst execution rate
system.cpu.iew.exec_refs                         4343                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        830                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2826                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3839                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  924                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               24027                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3513                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               378                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 21675                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   321                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    250                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   347                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              118                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          875                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          284                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          279                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             32                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     26876                       # num instructions consuming a value
system.cpu.iew.wb_count                         21507                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.594099                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15967                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.195630                       # insts written-back per cycle
system.cpu.iew.wb_sent                          21574                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    31450                       # number of integer regfile reads
system.cpu.int_regfile_writes                   17504                       # number of integer regfile writes
system.cpu.ipc                               0.538637                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.538637                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               399      1.81%      1.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 16543     75.02%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.00%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    69      0.31%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  65      0.29%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.22%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.26%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  146      0.66%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  129      0.58%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  55      0.25%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.28%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3304     14.98%     94.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 734      3.33%     98.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             316      1.43%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            124      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  22052                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1008                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2035                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          957                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1863                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  20645                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              57939                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        20550                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             28423                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      23995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     22052                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               151                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         15718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.402977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.612715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7830     49.82%     49.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1423      9.05%     58.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1785     11.36%     70.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1661     10.57%     80.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3019     19.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           15718                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.225928                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1567                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3839                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 924                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    8546                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            17988                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3881                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 22097                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    458                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2332                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     53                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 67337                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  25605                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               31196                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6278                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1519                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    250                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2295                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9101                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1940                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            37840                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            682                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1879                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        35325                       # The number of ROB reads
system.cpu.rob.rob_writes                       49802                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            237                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                9                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 54                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               61                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            55                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                69                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      69    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  69                       # Request fanout histogram
system.membus.reqLayer2.occupancy               58002                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             145698                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 103                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            21                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               165                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 15                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                15                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            104                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     355                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                68                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                187                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.048128                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.214612                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      178     95.19%     95.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                        9      4.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  187                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               81600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               109998                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               60000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         7195200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1503                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1503                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1503                       # number of overall hits
system.cpu.icache.overall_hits::total            1503                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            64                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2605200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2605200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2605200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2605200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1567                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1567                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1567                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1567                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40706.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40706.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40706.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40706.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2132400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2132400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2132400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2132400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032546                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.764706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.764706                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1503                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1503                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2605200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2605200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40706.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40706.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2132400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2132400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.764706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.764706                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3184                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3931                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3931                       # number of overall hits
system.cpu.dcache.overall_hits::total            3931                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          105                       # number of overall misses
system.cpu.dcache.overall_misses::total           105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4204000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4204000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4036                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4036                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40038.095238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40038.095238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40038.095238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40038.095238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           65                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           65                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2815600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2815600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2815600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       197198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3012798                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43316.923077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43316.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43316.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65732.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44305.852941                       # average overall mshr miss latency
system.cpu.dcache.replacements                     68                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3128400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3128400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        34760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        34760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           50                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        35040                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        35040                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1075600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1075600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71706.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71706.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1063600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1063600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70906.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70906.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       197198                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       197198                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65732.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65732.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                68                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            511.573529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.713865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   197.286135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.807338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.192662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8140                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  50                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             29                       # number of overall hits
system.l2cache.overall_hits::total                 50                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            30                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            36                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                69                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           30                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           36                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               69                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1895600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      2492800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       195998                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4584398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1895600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      2492800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       195998                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4584398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           65                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             119                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           65                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            119                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.588235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.553846                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.579832                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.588235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.553846                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.579832                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63186.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69244.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65332.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66440.550725                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63186.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69244.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65332.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66440.550725                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1663600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      2204800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       171998                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4040398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1663600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      2204800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       171998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      4040398                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.553846                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.579832                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.553846                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.579832                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55453.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61244.444444                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57332.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58556.492754                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55453.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61244.444444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57332.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58556.492754                       # average overall mshr miss latency
system.l2cache.replacements                        68                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           14                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             14                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1037200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1037200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           15                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.933333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.933333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74085.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74085.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           14                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           14                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       925200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       925200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.933333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66085.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66085.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           49                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           55                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1895600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1455600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       195998                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3547198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.588235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.440000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.528846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63186.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66163.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65332.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64494.509091                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           55                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1663600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1279600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       171998                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3115198                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.440000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.528846                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55453.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58163.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57332.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56639.963636                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    242                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   68                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.558824                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.334223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1048.496833                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1871.475650                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   990.693294                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009847                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255981                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456903                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241868                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1053                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2547                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275879                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1964                       # Number of tag accesses
system.l2cache.tags.data_accesses                1964                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      7195200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   68                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          257949744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          320213476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     26684456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              604847676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     257949744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         257949744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        26684456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              26684456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        26684456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         257949744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         320213476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     26684456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             631532133                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1395017200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10636943                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412996                       # Number of bytes of host memory used
host_op_rate                                 19611747                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              108126626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2989801                       # Number of instructions simulated
sim_ops                                       5513745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30400800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11154                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10764                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11154                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7025                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     369                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          831                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     45988                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    29344                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               990                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7980                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12105                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19567                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                30192                       # Number of instructions committed
system.cpu.commit.committedOps                  64460                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47022                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.370848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26370     56.08%     56.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3499      7.44%     63.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2603      5.54%     69.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2445      5.20%     74.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12105     25.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47022                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     63309                       # Number of committed integer instructions.
system.cpu.commit.loads                          8052                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            51337     79.64%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.03%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.35%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.22%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.35%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.17%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.32%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.48%     81.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.40%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.13%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7202     11.17%     93.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2653      4.12%     97.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.32%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      0.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             64460                       # Class of committed instruction
system.cpu.commit.refs                          11267                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       30192                       # Number of Instructions Simulated
system.cpu.committedOps                         64460                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.517289                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.517289                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          129                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          229                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          443                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            45                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16956                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  91381                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11120                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     22296                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    996                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1335                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9949                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3933                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       11728                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4247                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         38818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   375                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          46843                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1992                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.154312                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4498                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.616339                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              52703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.862266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.944542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26593     50.46%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1031      1.96%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1080      2.05%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1040      1.97%     56.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22959     43.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                52703                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3700                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2261                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4070800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4070800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4070800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4070800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       122400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       123200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1433200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1433600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1428400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30930400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1203                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8817                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.006250                       # Inst execution rate
system.cpu.iew.exec_refs                        13847                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3924                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10845                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10880                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                27                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4445                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               84017                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9923                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1440                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 76477                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    996                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   290                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              358                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2830                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1230                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1073                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            130                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     92521                       # num instructions consuming a value
system.cpu.iew.wb_count                         75760                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.612672                       # average fanout of values written-back
system.cpu.iew.wb_producers                     56685                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.996816                       # insts written-back per cycle
system.cpu.iew.wb_sent                          76061                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   105742                       # number of integer regfile reads
system.cpu.int_regfile_writes                   61003                       # number of integer regfile writes
system.cpu.ipc                               0.397253                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.397253                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               591      0.76%      0.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 61058     78.37%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   20      0.03%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   264      0.34%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 194      0.25%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.30%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  128      0.16%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  312      0.40%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  387      0.50%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 282      0.36%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.16%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9137     11.73%     93.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3472      4.46%     97.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1098      1.41%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            612      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  77914                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3432                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6905                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3280                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4902                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  73891                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             202040                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        72480                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             98688                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      83712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     77914                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 305                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               411                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            177                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         52703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.478360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.731092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27647     52.46%     52.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3453      6.55%     59.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3836      7.28%     66.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4279      8.12%     74.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13488     25.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           52703                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.025157                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4273                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            59                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               113                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              114                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10880                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4445                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32674                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            76002                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11833                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 80291                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    357                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12046                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    536                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                224546                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  88877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              107992                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     22641                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1241                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    996                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2511                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27725                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4923                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           126075                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2676                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2467                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       118944                       # The number of ROB reads
system.cpu.rob.rob_writes                      173778                       # The number of ROB writes
system.cpu.timesIdled                             268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1494                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               42                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              352                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           397                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 404                       # Request fanout histogram
system.membus.reqLayer2.occupancy              360442                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             875958                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 733                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           150                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1011                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            733                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1365                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          876                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2241                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    55552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               414                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1161                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039621                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.195151                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1115     96.04%     96.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      3.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1161                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              350799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               709550                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              546000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30400800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3689                       # number of overall hits
system.cpu.icache.overall_hits::total            3689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          558                       # number of overall misses
system.cpu.icache.overall_misses::total           558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24518800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24518800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24518800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24518800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4247                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43940.501792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43940.501792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43940.501792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43940.501792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19053600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19053600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19053600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19053600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.107134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.107134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.107134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.107134                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.043956                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.043956                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.043956                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.043956                       # average overall mshr miss latency
system.cpu.icache.replacements                    455                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24518800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24518800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43940.501792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43940.501792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19053600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19053600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.107134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.107134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.043956                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.043956                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             69.739803                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8949                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12262                       # number of overall hits
system.cpu.dcache.overall_hits::total           12262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          517                       # number of overall misses
system.cpu.dcache.overall_misses::total           517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20458400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20458400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20458400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20458400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12779                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040457                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39571.373308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39571.373308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39571.373308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39571.373308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          121                       # number of writebacks
system.cpu.dcache.writebacks::total               121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9274800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2877548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12152348                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022850                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37702.439024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37702.439024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37702.439024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62555.391304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41617.630137                       # average overall mshr miss latency
system.cpu.dcache.replacements                    292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19930400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19930400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39623.061630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39623.061630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        37750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        37750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       528000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004346                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004346                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37714.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37714.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       516800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       516800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36914.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36914.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2877548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2877548                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62555.391304                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 62555.391304                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              400585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1316                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            304.395897                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.460225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   182.539775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.178261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25850                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             209                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             129                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 342                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            209                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            129                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                342                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           246                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           117                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               405                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          246                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          117                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           42                       # number of overall misses
system.l2cache.overall_misses::total              405                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16747600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7886400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2822355                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27456355                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16747600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7886400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2822355                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27456355                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          455                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          246                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             747                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          455                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          246                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            747                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.540659                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.475610                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.913043                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.542169                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.540659                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.475610                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.913043                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.542169                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68079.674797                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67405.128205                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67198.928571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67793.469136                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68079.674797                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67405.128205                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67198.928571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67793.469136                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          117                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          117                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14779600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6950400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2486355                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24216355                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14779600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6950400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2486355                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24216355                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.540659                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.475610                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.913043                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.542169                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.540659                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.475610                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.913043                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.542169                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60079.674797                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59405.128205                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.928571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59793.469136                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60079.674797                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59405.128205                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.928571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59793.469136                       # average overall mshr miss latency
system.l2cache.replacements                       414                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          121                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          121                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          121                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          121                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       441200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       441200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63028.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63028.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       385200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       385200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55028.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55028.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          122                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          335                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          398                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16747600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7445200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2822355                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27015155                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          455                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          733                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.540659                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.474138                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.913043                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.542974                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68079.674797                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67683.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67198.928571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67877.273869                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          398                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14779600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6565200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2486355                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23831155                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.540659                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.474138                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.913043                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.542974                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60079.674797                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59683.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.928571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59877.273869                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14221                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4510                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.153215                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.565906                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1127.904454                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1833.563654                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   950.507866                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.458119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010636                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275367                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447647                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232058                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1035                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3061                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2299                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.252686                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.747314                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12358                       # Number of tag accesses
system.l2cache.tags.data_accesses               12358                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30400800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              246                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              117                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           42                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  405                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          517881108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          246309308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     88418726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              852609142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     517881108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         517881108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        61051025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              61051025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        61051025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         517881108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         246309308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     88418726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             913660167                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
