
*** Running vivado
    with args -log MIDI_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIDI_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MIDI_top.tcl -notrace
Command: synth_design -top MIDI_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 375.770 ; gain = 97.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIDI_top' [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/MIDI_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ADC' [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/ADC.v:5]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [d:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53521]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100000000000 
	Parameter INIT_49 bound to: 16'b1100000011000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53521]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [d:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 22 connections, but only 20 given [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/ADC.v:33]
INFO: [Synth 8-226] default block is never used [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/ADC.v:58]
INFO: [Synth 8-226] default block is never used [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/ADC.v:67]
WARNING: [Synth 8-6014] Unused sequential element velocity_reg was removed.  [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/ADC.v:76]
INFO: [Synth 8-6155] done synthesizing module 'ADC' (3#1) [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/ADC.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/FIFO.v:3]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (4#1) [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'PISO' [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/PISO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PISO' (5#1) [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/PISO.v:3]
INFO: [Synth 8-6157] synthesizing module 'event_handler' [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/event_handler.v:3]
	Parameter transposition bound to: 60 - type: integer 
	Parameter note_off bound to: 8'b10000001 
	Parameter note_on bound to: 8'b10010001 
WARNING: [Synth 8-6014] Unused sequential element note_reg_reg was removed.  [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/event_handler.v:43]
INFO: [Synth 8-6155] done synthesizing module 'event_handler' (6#1) [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/event_handler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MIDI_top' (7#1) [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/MIDI_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 431.305 ; gain = 153.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 431.305 ; gain = 153.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 431.305 ; gain = 153.344
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADC/XLXI_7/inst'
Finished Parsing XDC File [d:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADC/XLXI_7/inst'
Parsing XDC File [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/constrs_1/new/ZYBO_master.xdc]
Finished Parsing XDC File [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/constrs_1/new/ZYBO_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/constrs_1/new/ZYBO_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIDI_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIDI_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIDI_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIDI_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.582 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.582 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 760.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ADC/XLXI_7/inst. (constraint file  D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.runs/synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true for ADC/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sel_reg' in module 'ADC'
INFO: [Synth 8-5546] ROM "velocity_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "velocity_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "velocity_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "velocity_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Address_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element read_pointer_reg_rep was removed.  [D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.srcs/sources_1/new/FIFO.v:39]
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sel_reg' using encoding 'sequential' in module 'ADC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              384 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 3     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module event_handler 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[10]' (FDE) to 'i_0/event_handler/frame_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[11]' (FDE) to 'i_0/event_handler/frame_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[7]' (FDE) to 'i_0/event_handler/frame_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[16]' (FDE) to 'i_0/event_handler/frame_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[17]' (FDE) to 'i_0/event_handler/frame_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[14]' (FDE) to 'i_0/event_handler/frame_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[15]' (FDE) to 'i_0/event_handler/frame_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[12]' (FDE) to 'i_0/event_handler/frame_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[13]' (FDE) to 'i_0/event_handler/frame_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[22]' (FDE) to 'i_0/event_handler/frame_out_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\event_handler/frame_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[21]' (FDE) to 'i_0/event_handler/frame_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/event_handler/frame_out_reg[18]' (FDE) to 'i_0/event_handler/frame_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\event_handler/frame_out_reg[19] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------+-----------+----------------------+----------------+
|MIDI_top    | event_handler/vel_buf_reg | Implied   | 4 x 7                | RAM16X1S x 7   | 
|MIDI_top    | FIFO/ram_reg              | Implied   | 16 x 24              | RAM32M x 4     | 
+------------+---------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 760.582 ; gain = 482.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------+-----------+----------------------+----------------+
|MIDI_top    | event_handler/vel_buf_reg | Implied   | 4 x 7                | RAM16X1S x 7   | 
|MIDI_top    | FIFO/ram_reg              | Implied   | 16 x 24              | RAM32M x 4     | 
+------------+---------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'FIFO/read_pointer_reg_rep[2]' (FDE) to 'FIFO/read_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'FIFO/read_pointer_reg_rep[1]' (FDE) to 'FIFO/read_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIFO/read_pointer_reg_rep[0]' (FDE) to 'FIFO/read_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIFO/read_pointer_reg_rep[3]' (FDE) to 'FIFO/read_pointer_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     4|
|3     |LUT2     |     7|
|4     |LUT3     |     9|
|5     |LUT4     |     6|
|6     |LUT5     |    29|
|7     |LUT6     |    17|
|8     |RAM16X1S |     7|
|9     |RAM32M   |     4|
|10    |XADC     |     1|
|11    |FDRE     |    92|
|12    |IBUF     |     9|
|13    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   187|
|2     |  ADC           |ADC           |    18|
|3     |    XLXI_7      |xadc_wiz_0    |     1|
|4     |  FIFO          |FIFO          |    58|
|5     |  PISO          |PISO          |    68|
|6     |  event_handler |event_handler |    32|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 781.059 ; gain = 173.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 781.059 ; gain = 503.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 7 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 786.430 ; gain = 515.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Games/VIVADO_PROJECTS/DL_MIDI_FINAL/DL_MIDI_FINAL.runs/synth_1/MIDI_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIDI_top_utilization_synth.rpt -pb MIDI_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 03:20:45 2023...
