// Seed: 1946537926
module module_0 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8,
    input tri id_9,
    input supply0 id_10,
    input wire id_11,
    input tri0 id_12,
    output wor id_13,
    output wand id_14
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    output supply0 id_8,
    output wire id_9,
    input wor id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input wire id_14,
    input tri id_15,
    input wand id_16,
    input wire id_17,
    output supply1 id_18
);
  tri1 id_20 = 1;
  module_0(
      id_2, id_1, id_6, id_9, id_6, id_6, id_6, id_11, id_15, id_16, id_6, id_5, id_10, id_18, id_2
  );
endmodule
