Third assignemnt implemented using verilog. The assignment is about simulating a CPU.