{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559064662075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559064662080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 14:31:01 2019 " "Processing started: Tue May 28 14:31:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559064662080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064662080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064662080 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559064662275 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559064662275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559064662672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559064662672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_number.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_number " "Found entity 1: compare_number" {  } { { "compare_number.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/compare_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "db/SAR.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulador_delta.v 1 1 " "Found 1 design units, including 1 entities, in source file modulador_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulador_delta " "Found entity 1: modulador_delta" {  } { { "modulador_delta.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/modulador_delta.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_x8.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_x8 " "Found entity 1: latch_x8" {  } { { "latch_x8.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/latch_x8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8fixed.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8fixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8fixed " "Found entity 1: bit8fixed" {  } { { "bit8fixed.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/bit8fixed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559064671797 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "freq_selector " "Pin \"freq_selector\" not connected" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1559064671798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar sar:inst " "Elaborating entity \"sar\" for hierarchy \"sar:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 232 680 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064671842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(14) " "Verilog HDL assignment warning at SAR.v(14): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559064671843 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(19) " "Verilog HDL assignment warning at SAR.v(19): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559064671843 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SAR.v(21) " "Verilog HDL assignment warning at SAR.v(21): truncated value with size 32 to match size of target (8)" {  } { { "db/SAR.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559064671843 "|main|sar:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SAR.v(24) " "Verilog HDL assignment warning at SAR.v(24): truncated value with size 32 to match size of target (4)" {  } { { "db/SAR.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/SAR.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559064671843 "|main|sar:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 320 464 640 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064671845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(13) " "Verilog HDL assignment warning at clock_divider.v(13): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/clock_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559064671846 "|main|clock_divider:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst3 " "Elaborating entity \"rom\" for hierarchy \"rom:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 216 432 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064671853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064671916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064671917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAR.mif " "Parameter \"init_file\" = \"SAR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559064671918 ""}  } { { "rom.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559064671918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv81 " "Found entity 1: altsyncram_kv81" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559064671971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064671971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv81 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated " "Elaborating entity \"altsyncram_kv81\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064671972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8fixed bit8fixed:inst2 " "Elaborating entity \"bit8fixed\" for hierarchy \"bit8fixed:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 32 168 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064672034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_x8 latch_x8:inst5 " "Elaborating entity \"latch_x8\" for hierarchy \"latch_x8:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 328 896 1056 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064672036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559064672688 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kv81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kv81.tdf" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/db/altsyncram_kv81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/rom.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 336 216 432 464 "inst3" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064673062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559064673213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559064673213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[7\] " "No output dependent on input pin \"freq_selector\[7\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[6\] " "No output dependent on input pin \"freq_selector\[6\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[5\] " "No output dependent on input pin \"freq_selector\[5\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[4\] " "No output dependent on input pin \"freq_selector\[4\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[3\] " "No output dependent on input pin \"freq_selector\[3\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[2\] " "No output dependent on input pin \"freq_selector\[2\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[1\] " "No output dependent on input pin \"freq_selector\[1\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_selector\[0\] " "No output dependent on input pin \"freq_selector\[0\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/main.bdf" { { 464 -24 152 480 "freq_selector" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559064673304 "|main|freq_selector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559064673304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559064673305 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559064673305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559064673305 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559064673305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559064673305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559064673333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 14:31:13 2019 " "Processing ended: Tue May 28 14:31:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559064673333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559064673333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559064673333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559064673333 ""}
