#ifndef __CLK_H__
#define __CLK_H__

// not OK
/*
#ifdef MCU_STC8H8K64U
#define CLK_IRC_22M 22118400
#define CLK_IRC_24M 24000000
#define CLK_IRC_27M 27000000
#define CLK_IRC_30M 30000000
#define CLK_IRC_33M 33177600
#define CLK_IRC_35M 35000000
#define CLK_IRC_36M 36864000
#define CLK_IRC_40M 40000000
#define CLK_IRC_44M 44236800
#define CLK_IRC_48M 48000000
#define CLK_IRTRIM_22M CHIPID11
#define CLK_IRTRIM_24M CHIPID12
#define CLK_IRTRIM_27M CHIPID13
#define CLK_IRTRIM_30M CHIPID14
#define CLK_IRTRIM_33M CHIPID15
#define CLK_IRTRIM_35M CHIPID16
#define CLK_IRTRIM_36M CHIPID17
#define CLK_IRTRIM_40M CHIPID18
#define CLK_IRTRIM_44M CHIPID19
#define CLK_IRTRIM_48M CHIPID20
#else
#define CLK_IRC_22M 22118400
#define CLK_IRC_24M 24000000
#define CLK_IRC_20M 20000000
#define CLK_IRC_27M 27000000
#define CLK_IRC_30M 30000000
#define CLK_IRC_33M 33177600
#define CLK_IRC_35M 35000000
#define CLK_IRC_36M 36864000
#define CLK_IRC_40M 40000000
#define CLK_IRC_45M 45000000
#define CLK_IRTRIM_22M CHIPID11
#define CLK_IRTRIM_24M CHIPID12
#define CLK_IRTRIM_20M CHIPID13
#define CLK_IRTRIM_27M CHIPID14
#define CLK_IRTRIM_30M CHIPID15
#define CLK_IRTRIM_33M CHIPID16
#define CLK_IRTRIM_35M CHIPID17
#define CLK_IRTRIM_36M CHIPID18
#define CLK_IRTRIM_40M CHIPID19
#define CLK_IRTRIM_45M CHIPID20
#endif
#define CLK_VRTRIM_6M  CHIPID21
#define CLK_VRTRIM_10M CHIPID22
#define CLK_VRTRIM_27M CHIPID23
#define CLK_VRTRIM_44M CHIPID24

#define ENHIRC 0x80
#define HIRCST 0x01

#if defined(MCU_STC8H8K64U)
#elif defined(MCU_STC8H1K08) || defined(MCU_STC8H1K28)
#define sys_clk_IRC(freq) \
	CLKDIV = 0x04;  \
	if (freq<=27000000) {
		
	
	
	}
	HIRCCR |= ENHIRC; \
	while (!(HIRCCR & HIRCST)); 
	
	CLKSEL = 0;  \
//
IRTRIM = T22M_ADDR;
//
VRTRIM = VRT27M_ADDR;
//
IRCBAND = 0x02;
//
CLKDIV = 0x00;

*/
#endif