.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
001000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000100000000000001000000000000000
000000010000000000000011111101000000000000
011000000000000000000000000000000000000000
000000000000001111000000000111000000000000
010000000100000000000000001000000000000000
010000000000000001000000000111000000000000
000000000000000001000111001000000000000000
000000000000000000000100000111000000000000
000000000000000001000010000000000000000001
000000000000000000100000000111000000000000
000000000000000000000010001000000000000000
000000000000000000000010001011001100000000
000000000000000001000000001000000001000000
000000000000001001000000001011001010000000
010000000000000001000000000000000000000000
010000000000000001000000000101001101000000

.logic_tile 7 1
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
011000000000000000000000000000011010001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000101000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000001010000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000111000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 2
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
011000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000010000000000000000000
000000010000000000000100000011000000000000
011000000000000000000000000000000000000000
000000000000000000000000000111000000000000
110000000000000000000000001000000000000000
110000000000001001000000000111000000000000
000000000000000001000000011000000000000000
000000000000000000000011110111000000000000
000010000000000000000000000000000000000000
000000000000001111000010100111000000000000
000000000000001000000010001000000001000000
000000000000000011000100001011001011000000
000000000000000001000111001000000000000000
000000000000000001100100000101001101000000
110000000000000001000000000000000000000000
010000000000001111100000000101001001000000

.logic_tile 7 3
000000000000000111000000000001011011101100010000000000
000000000000000000000000000000001101101100010010000000
000000000000000000000000000011111101111000100000000000
000000000000000000000000000000101110111000100010000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 8 3
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000001000000000000000
000000010000000000000000001011000000000000
011000000000000000000000001000000000000000
000000000000000000000000000111000000000000
110000000000000000000000000000000000000000
010000000000000000000000000011000000000000
000000000000000011100000001000000000000000
000000000000000000100000001011000000000000
000000000000000000000111111000000000001000
000000000000000111000111111111000000000000
000000000000001000000111011000000000000000
000000000000001111000111111111001101000000
000000000000001000000000011000000001000000
000000000000001011000011010011001010000000
110000000000001111100011110000000000000000
110000000000001011000011101111001110000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000001100000010111101000001100111100000000
000000010000000000000010000000000000110011000000000000
000000010000000001100000001000001000001100110100000011
000000010000000000000000000011000000110011000000000100
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000001000000011100000000000000000001000000000
000000000000000111000000000000001100000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000011100011000000000000001000000000
000000010000000111000100000000101000000000000000000000
000000010000000111000011100000000001000000001000000000
000000010000000000000100000000001101000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000111000111000001000001000000001000000000
000000010000000111100100000000001110000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000010100000000111100000000000000000000000
000001000000000000100000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000011100000000000000000
000000010000000000000000000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100110000001
000000000000100000000000000000001111000000000010100000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000010000000000000000000000000000000000000
000001010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000001111000000000000000000000000
000000010000000000000010000000000000000000
000000010000000000000100000000000000000000
110000010000000000000000000000000000000000
010000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000001000000010101011001010010101011000000000
000000000000000001000110111101101000101010100000000000
000000000000000101000010100011101001001100111000000000
000000000000000000100100000000001111110011000000000001
000000000000001101000000000101101000001100111000000000
000000000000000111100000000000001100110011000000000001
000000000000000000000010000101001001001100111000000000
000000000000001101000010110000001011110011000000000001
000000010000101000000110100001101000001100111000000001
000000010000000101000010110000101001110011000000000000
000000010000001000000000000111001000001100111000000001
000000010000000101000000000000101001110011000000000000
000000010000000000000010100111101001001100111010000000
000000010000000000000100000000001111110011000000000000
000000010000000000000110110011001001001100111000000001
000000010000001101000010100000101000110011000000000000

.logic_tile 3 5
000001000000000000000000001000001100111110100000000000
000000000000010000000011110111000000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000011100000111111110000000000
000000000000000000000000000111100000101001010000000000
000000010000000111000011101000001100010101010000000000
000000010110000000000000000111000000101010100000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000011100000000000001100101011110000000000
000000010000001001100000001001010000010111110000000000
000000010000000111000000000000001110010100000000000000
000000010000000000000000000101000000101000000000000000

.logic_tile 4 5
000000000000000000000010000001100000000000001000000000
000000000000000000000110010000000000000000000000001000
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000001000000000000000000000001101000000000000000000
000000010000000011100111010011000000000000001000000000
000000010000000000000011000000001111000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000101100000000000000000000
000000010000000011100111000011000000000000001000000000
000000010000000000000100000000001011000000000000000000
000000010000010000000000000001000000000000001000000000
000000010000100000000000000000101100000000000000000000

.logic_tile 5 5
000000000000000000000000000000001000111100001000000010
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000010000000000011000000000000000
000000010000000000000010011011000000000000
011000000000000000000000001000000000000000
000000000000001111000000000011000000000000
010000000100000000000011101000000000000000
110010000100000000000110010011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000010000000101000010100000000000000010
000000010000000101000010101011000000000000
000000010000000101000000000000000000000000
000000010000000101000010100011001011000000
000011010001011000000000000000000000000000
000000010000000101000000000011001001000000
010000010001011000000000000000000001000000
010000010000100101000000000111001110000000

.logic_tile 7 5
000000000000000000000000000000011110000100000110100000
000000000000000000000000000000010000000000000010000100
011000100000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110100011
000000000000000000000000000000001001000000000010000000
000000010000000000000000001000000000000000000100000100
000000010000000000000000001011000000000010000010100000
000000010000010000000000000000000000000000000000000000
000000011100100000000011100000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000010000000000000000000110000000
000000010000000000000011010111000000000010000001100101

.logic_tile 8 5
000000000010000001100110000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
011000000000000000000000000000001000001100111110000000
000000000000000000000000000000011000110011000000000000
110000000000000000000000000000001000001100111110000001
110000000000000000000000000000001101110011000010000100
000000000000000101000000010000001000001100111100000001
000000000000000000100010000000001001110011000010000101
000000010000100000000000010111101000001100111100000100
000000010001000000000010000000000000110011000000000010
000000010000000000000110000111101000001100111100000000
000000010000000000000000000000000000110011000010000001
000000010000000000000111000101101000001100111100000100
000000010000000000000100000000100000110011000010000001
010000010000001001100000000000001001001100111100000100
110000010000000001000000000000001101110011000010000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000001001111011000010000000000000
000000000000000101000000001101011000000000000000000000
000001000000000101100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000111001010000001000000000000
000000010001000000000000000000001111000001000010000000
000000010000000001100000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001100000000000000001000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000111100101000001000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000011010000000000000010111100000000000001000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000001111000011110000001111000000000000000000
000000010000000000000000000111000000000000001000000000
000000010001010001000010000000000000000000000000000000
000000010000001000000000010101000000000000001000000000
000000010000000111000011100000101111000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000010110000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000011000000000000100000000000000000000000000000000
000001010000100000000000010011101110100000000100000000
000010010000010000000011100000111101100000000000000010
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000001000000000000011111110101001010000000000
000000010000000101000000000101000000101010100000000100
000000010000000000000000001000011111111001000000000000
000000010000000000000000000001001110110110000000000100
000000010000000111100000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000001000000000000000
000010110000000000000000000011000000000000
011000000000000000000111001000000000000000
000001000000000000000100000101000000000000
010000000000000000000111111000000000000000
110000000000001111000111100101000000000000
000000000000001111000011101000000000000000
000000000000001011000000001001000000000000
000000010001010000000010001000000000000000
000000010000100111000100001101000000000000
000000010000001000000111000000000001000000
000000010010000111000000001011001101000000
000000011010000000000010000000000000000000
000000011110000000000000001111001100000000
110000110000000011100000000000000000000000
110000010000000000000000000101001011000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001010000100000000000
000000000000000000000000000000101110010000100000000000
000000000000000000000000000000000000010000100000000000
000000000000000000000000000111001101100000010000000000
000000000000000000000010100000011101110011000000000000
000000000000000000000000000000011110110011000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000010100101101001001100110000000000
000000000000000000000110110111101011011010010000010000
000000000000000000000000000001000000100110010000000000
000000000000001101000000000000101010100110010000000000
000000000000000101000000000000001010000000110000000000
000000000000000001100000000000001001000000110000000000
000000000000000000000010101000011000101010100000000000
000000000000000000000110110011000000010101010000000000
000000000000000000000000000000000000011001100000000000
000000000000000000000010011011001010100110010000000000
000000000000000001000000000111000001011001100000000000
000000000000000000100010010000001011011001100000000000
000000000000000001000000000000000000101111010000000000
000000000000000000100000000101001101011111100000000000
000000000000000000000000000011100000111111110000000000
000000000000000000000000001001100000000000000000000000

.logic_tile 3 6
000010100000000000000011100001000001001001001010000000
000000000000000000000000000111101010010000100000100000
000001000000000000000010000011101001001100111000000000
000010100000000000000100000000001001110011000000000000
000000000000000111100000000111001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000001000000000011001000001100111000000000
000000000000000000100000000000101100110011000000000000
000000000000000101000000010111001000001100111000000000
000000000000001101100011010000101010110011000000000000
000000001100000101000000000111001001001100111000000000
000000000000000111100000000000101111110011000000000000
000000000000001111000010100111101001001100111000000000
000010000000001011100110110000001110110011000000000000
000000000000000011100111010111101001001100111000000000
000000000110001101100111010000101100110011000000000000

.logic_tile 4 6
000000000000000001000000000000001000111100001000000000
000000000000001001000010000000000000111100000000010001
000000000000000000000000000000001010101000000000000000
000000000000000000000000001111010000010100000000000000
000000000000000000000010000000001110001100110000000000
000000000000000000000100000000011011001100110000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000111000000111111110000000000
000000000000001000000000000000001110101000000000000000
000000000000000011000000000011000000010100000000000000
000000000000000000000000000001000000011001100000000000
000000000000000000000000000000001111011001100000000000
000000000000001000000000010000000000100000010000000000
000000000000001011000011011001001000010000100000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000000111001000010000100000000000

.logic_tile 5 6
000000000000000000000110110111100001001100111000000000
000000000000000000000010100000101001110011000010000000
000000001110000101100000010101101001001100111000000000
000000000000000000000010100000101000110011000010000000
000000000000000101100000000001001001001100111000000000
000000000000000000000000000000101111110011000010000000
000000000000001000000110100001001001001100111000000000
000000000000000101000000000000101010110011000010000000
000000000000000000000111000011101000001100111000000000
000000000000000000000100000000101010110011000010000000
000000000000000000000111000111001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000000000111000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000011100110000000011110101000000000000000
000000000000000000000010111011000000010100000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000011100000000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000001
000000000000000000000000000000000000000000
000000001100000111000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000001010000000000000000000000000000
010000000000100000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000101100001001100111110100001
000000000000000000000000000000101011110011000000100110
011000100000000000000010100111001001001100111110100001
000001000000000000000000000000001001110011000000000100
000000000000000000000000000111101001001100111110100000
000000000000000000000000000000101100110011000010000100
000000000000000000000010000000001000001100111100100001
000000000000000000000010110000001110110011000010000100
000000000000001000000000000111001000001100111101000100
000000000000000111000000000000100000110011000010100100
000010100001011000000000000000001001001100111100000000
000001000010100101000011110000001110110011000010000100
000000000000000001000000000000001001001100111100000100
000000000000001111100011110000001101110011000010000111
000000000001010000000000000011001000001100111100000000
000000000000001111000010100000000000110011000000000000

.logic_tile 8 6
000000000000001000000000010000001000001100111110000000
000000000000000001000010000000001000110011000010010101
011000000000000001100000000000001000001100110110000000
000000000000000000100000000011000000110011000010000001
110000000000000111100010100000000000010110100100000000
110000000000000000000010101001000000101001010000000100
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001100000000000011100010101010000000000
000000001010000000000000000101010000101010100000000000
000010100000000000000010001101100000101001010000000000
000000000000000000000100000001100000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000001001010000000000000000000
110000000000000000000000000011011011010000000000000000

.logic_tile 9 6
000000000000000000000110000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
011000000000000000000000010111001000001100111100000000
000000000000000000000010000000010000110011000000000001
000000001110000000000000000111001000001100111100000001
000000000000000000000000000000100000110011000000000000
000000000000000001000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001001001100111110000000
000000000001000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111110000000
000000000000000001000000000000001100110011000010000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001001110011000010000010
010000000000000000000000000101101000001100111100000000
110000000000000000000000000000100000110011000010000010

.logic_tile 10 6
000000000000000111100000000000001000111100001000000000
000000000000000000100000000000000000111100000010010000
000000000000001101100110110001101101000010000000000000
000000000000000101000010101101111001000000000000000000
000000000001000101100110110011011001000000000000000000
000000000000100000000010100101001010000001000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000111001110000010000000000000
000000000000001111100011110011011110000000000000000000
000000000000000000000000000001101011000000100000000000
000000000000000000000000000001011011000000000000000000

.logic_tile 11 6
000000000110000000000000000101000000000000001000000000
000000100000000000000000000000000000000000000000001000
000000100000000000000000000011000001000000001000000000
000000000000100000000000000000101011000000000000000000
000000001000010000000000000111100001000000001000000000
000000000000101111000000000000001100000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000000000000010111000001000000001000000000
000000101101000000000011100000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000010000000000000111100000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000010000000000000000000000000000
000000011100100000000000000000000000000000
101000010000000000000000000000000000000000
000000010010000000000000000000000000000000
110000000001010000000000000000000000000000
110000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000100001000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000010000000000000000000
000000001110000000000000000000000000000000
110000000000000001000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000100001000000000001100001001100111000000001
000000000000000000000011110000101101110011000000000000
000000000000000000000010100101101001001100111000000000
000000000000001101000100000000001011110011000000000000
000000000000000101000010100101001000001100111000000000
000000000000001101100110110000101010110011000000000000
000000000000000101000000000101001001001100111000000000
000000000000000000100010110000101100110011000000000000
000000000000000101000000000101001001001100111000000000
000000000000000000100000000000001000110011000000000010
000000000000001101000010110011101000001100111000000000
000000000000000011100111010000001100110011000000000000
000000000000000000000010100011101000001100111000000000
000000000000001101000100000000101111110011000000000000
000000000000000000000000000001001000110011000000000001
000000000000000000000000000111101000001100110000000000

.logic_tile 3 7
000000000000000000000010100111101001001100111000000000
000000000000000000000000000000101001110011000000010000
000000000000000101000111011111101000001100110000000000
000000000000000101000110101111100000110011000000000000
000001000000001011100111000011001110100000000010000000
000000100000000001000110100111101111110000100010000000
000000000000000011100111000111011010101001000010000000
000000000000000000100000000101111101100000000010000000
000010000000000000000010100011001010100000010000000001
000000000000000000000000001111111011010100000010000000
000000000000000000000000000101101110101000000000000001
000000000000000000000000001001011101100100000010000000
000000000000101001100010000011011000100000010000000001
000000000001011001000100001111101010010100000010000000
000000000000000000000111011111011000101000010000000000
000000000000000000000011001001101101001000000010000000

.logic_tile 4 7
000000000001000000000010100011111110101001000000000000
000000000110000000000100001111101011010000000010000001
000000000000000000000000011001101110101000000000000000
000000000000000000000011101111111001100100000010000001
000000000000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000110000111001100101001000000000001
000000000000000001000100000011111001000000010001000000
000000000010000000000011101000000001011001100000000000
000000000000100000000000000011001010100110010000000000
000010100001011000000000010000000000000000000000000000
000001000000100011000010010000000000000000000000000000

.logic_tile 5 7
000000001100000111000000000001000000000000001000000000
000000000000100000000000000000000000000000000000001000
000000000000001000000111100101100001000000001000000000
000000000000001011000100000000001100000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000111000111000001100000000000001000000000
000000000000000000000111100000000000000000000000000000
000000001001000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100111100000000000001000000000
000001000000000000000100000000100000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000010000000000000000000111000000000000
011000000000000000000000000000000000000000
000000000000001111000000001011000000000000
110000000110000000000000010000000000000000
010000000000000000000011110011000000000000
000000000000000000000000000000000000000000
000001000010000000000011111111000000000000
000011000000000000000111111000000000000000
000010000000001111000111100001000000100000
000000000000001111100010111000000001000000
000000000000000011100111111101001101000000
000000000000000111100000001000000001000000
000000000000000000100011111111001101000000
110000000000000000000111101000000000000000
010001000000000000000100000011001011000000

.logic_tile 7 7
000000000001000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000010000
011000000000000000000111100111001000001100111100000000
000000000100000000000000000000000000110011000000000000
000000000000001000000000000000001000111100001000000000
000000000000011111000000000000000000111100000000000000
000000000000001000000000000111100000000000000100000000
000000000110000111000000000000000000000001000001100100
000000000000000000000011100000011010000100000110000110
000000000000000000000011100000000000000000000001000000
000010001100000000000000000000000000000000000110000001
000000000000000000000000001011000000000010000010100100
000000000000000111000000000000011000000100000100000100
000001000000000000100000000000010000000000000001100100
000010000000010111000000000000000000000000100100000000
000001001100100000000000000000001010000000000001100101

.logic_tile 8 7
000001000110000000000110010000000000000000000000000000
000010100000000000000110100000000000000000000000000000
011000000000000001100000000000001011111100110000000000
000000000000000000000000000000001000111100110000100000
000000000000001101100110000000000000000000100110000000
000000000000000101000000000000001011000000000010000010
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001001000000000001000100
000001000000000000000000000101000000000000000100000000
000010100000000000000000000000000000000001000010000001
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001110000101100000000000000000000000000100000100
000000000000100000000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000010100101001000001100111110000000
000000000000000000000010100000000000110011000010010100
011000000000001000000010100111001000001100110110000000
000000000000000001000010100000000000110011000010000000
000000000000001101000000000111000000010110100100000001
000000000000000001000000000000100000010110100000000000
000000000000000101000000001001111001000001000010000000
000000000000000101000000000011011001000000000000000011
000000000000000000000000000111001000100000000000000000
000000000000000000000000001001111010000000000000000000
000000000000000001100000001101101110000000000000000000
000000000000000000000000000101001010010000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000001111100000000000000001000000001000000000
000000000000000101000000000000001111000000000000001000
011000000010100000000000000001000000000000001000000000
000010000010000000000000000000001100000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000111000000000000001000111100001000000001
000000000000010000100000000000000000111100000000000000
000001000000101111000000000000000000000000000000000000
000010100001010111100000000000000000000000000000000000
000010100000000000000000000000001100110001010100000000
000000000000100000000000000001001011110010100000100000
000000000000000000000000000000001011111000100100000000
000000000000000000000000000011001010110100010000100000
110000000000000101000110000000000000000000000000000000
110000000000000000100100000000000000000000000000000000

.logic_tile 11 7
000000000000000000000111100111000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000011110000001100000000000000000000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000001010000000000000101101000111110100000000100
000000000000100111000000000000100000111110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 7
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100100000000000000000000000000000000000000000
000011100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000010000000111000000000011000000000000
011000000000000000000000000000000000000000
000000000000000000000000001011000000000000
110000000000010000000000001000000000000000
010000000000000000000000000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000001011100011110000000000000100
000000001110001111100011110111000000000000
000000100000001111100111001000000001000000
000000000000001011000000001111001100000000
000000000000000111000111100000000000000000
000000000000000000000111101111001000000000
110000000000000111100000010000000001000000
110000000000000000100011110011001101000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000001000010100011111011001111010000000000
000000000000000000100100000000111000001111010000000000
000000000000001000000000001101000000111111110000000000
000000000000000001000010110011000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000001100110010000000000
000000000000001101000011111011001011011001100000000000
000000000000000000000000001001011101011110110000000000
000010000000010000000010011011001100101111100000000000
000000000000000001000010001011000000011111100000000000
000000000000001001100110010101101001101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001010011110000000000
000000000000000000000000000000011100010011110000000000

.logic_tile 2 8
000000000000000000000010101000001000101010100000000000
000000000000000000000100001011010000010101010000000000
000000000000000000000000000000001100101010100000000000
000000001100000000000010111011010000010101010000000000
000000000000000000000000000101001111111000100000000000
000000000000000101000000000000001111111000100000000000
000000000000000101000000001001100000111111110000000000
000000000000001101100000000111100000000000000000000000
000000000000000000000010111000011111011111000000000000
000000000000000000000111011001001010101111000000000000
000000000000000000000000011000000001100000010000000000
000000001100000000000011011111001010010000100000000000
000000000000001000000000000111001010010101010000000000
000000000000001011000000000000000000010101010000000000
000000000000001000000110011000000001011001100000000000
000000000000001011000011001111001010100110010000000000

.logic_tile 3 8
000000000000000000000011100111000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000001101000000000111001001001100111000000000
000000000000001111100000000000001011110011000010000000
000000000000000111000111100111101001001100111000000000
000000000000000000100000000000101111110011000000000010
000000000000000000000000010011101000001100111000100000
000000000000000000000011110000101111110011000000100010
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000000101100000000101001001001100111000000000
000000000000001001000010010000101100110011000000100000
000000000000000101000000010001001001001100111000000000
000000000000000101000011100000101100110011000000000100
000000000000001001000110100101001001001100111000000000
000000001100000101000010010000001000110011000000100100

.logic_tile 4 8
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000001000000000
000000000001000111000000000011100000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000000111000111000000000000010110100000000000
000000001110001001000100000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000011100000000011100000010110100000000000
110000000000000000100000000000000000010110100000000000

.logic_tile 5 8
000000000001000000000011100001000001000000001000000000
000000000010000000000100000000101001000000000000010000
000000000001010000000000000000001000111100001000000000
000000000000100000000011110000000000111100000000100000
000000000001000000000110100000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
000010100001010000000111000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000010001000010000000000000000001011010000010000000000
000001001110100000000000001111011101100000100000000000

.ramt_tile 6 8
000000100000000000000000000000000000000000
000010010000000000000000000000000000000000
101000011010000000000000000000000000000000
000000011110000111000000000000000000000000
110000000000000000000000000000000000000000
110000000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000100
000000000000000000000000000000000000100000
000000101010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000011100000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000100001010000000000000000000000000000

.logic_tile 7 8
000000000000000111100000001000000000000000000110000011
000000000000000000100011100101000000000010000001000000
011010100100011000000000000000001010000100000110000001
000000000100000111000000000000000000000000000000000100
000000001110000001000000001000000000000000000110000000
000000000000000000000000000001000000000010000001000001
000001100000010001000000000000000000000000100110000001
000001000110000000000000000000001100000000000001000100
000000000000100001000010000000001100000100000110000100
000000000001000001000000000000010000000000000001000000
000010100001000000000000000000001100000100000110000100
000000000110100000000000000000000000000000000011000100
000000000000000000000000000000000000000000100110000010
000000000000000000000000000000001001000000000000000110
000000001001110000000000000000000000000000100100000000
000000000000000000000000000000001000000000000010000011

.logic_tile 8 8
000000001110001000000000000111011101101110110000000000
000000000000000001000000000000001111101110110000000000
011000000000000000000000000001000001110110110000000000
000000000000000000000000000000001010110110110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000011
000000000000000001000010000000001101000000000001000101
000000000000000000000010000111011101000100100000000000
000000000000000000000000000000001111000100100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000101
000000000001011111000000001101000000000010000001000100
000000000000000000000111000000000001000000100100000101
000000000100000000000000000000001011000000000001000010

.logic_tile 9 8
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000100000000000000000011000000100000100000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000001001111000010000000
000000000000000000000000000000001110001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 10 8
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000001000
000000000010000111100111110001000001000000001000000000
000000000000000000100011100000001110000000000000000000
000000000000000000000111100001100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000001000000000000001000000000
000000001010000000000000000000001101000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000010000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 11 8
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000001000100000000000000101100000000000001000000000
000000000000011111000000000000100000000000000000000000
000000000000011000000000010000000000000000001000000000
000000000000101011000011010000001101000000000000000000
000000000000001000000011100011100000000000001000000000
000000000000000011000100000000001100000000000000000000
000010100000000111000000000000001001111100001000000110
000000000000000000100000000000001100111100000000000000
000000000000100000000110000101001000000001000010000000
000000000000010000000100000000001111000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000001010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001001000000000000000000000000000
000000000010101011000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000100000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111111101010100000000000
000000000000000000000000001111011110001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001100111011100000000000
000000000000000000000000000111111100000100010000000000
000000000000000101000000000111101100001111100000000000
000000000000000000000010101111001101111011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101111111111011111110000000000
000000000000000000000000001111011110100111100000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 2 9
000000000000000101000010101111101111011101110000000000
000000000000000000100110111001001011010001000000000010
000000000000000000000000001001111010000111110000000000
000000000000001101000010111101001001111111100000000000
000000000000000001100000000011000001010110100000100000
000010000000000000000010110101101011111001110000000000
000000000000000101000010101001111010111011100000000000
000000000000000000100110111101001001000100010000000000
000000000000000000000110000001000000011001100000000000
000000000000000000000000000000001001011001100000100010
000000000000000000000000000001111010011110110000000000
000000000000000000000000001101001001011111010000000000
000000000000001000000000001001001011100110010000000000
000000000000000011000000000001111010001100110000000000
000000000000001000000000000000001000110000000000000000
000000000000000011000000000000011000110000000000100000

.logic_tile 3 9
000000000000000000000000000011001001001100111000100000
000000000000000000000000000000101000110011000000010000
011000000000001000000000000101101000001100111000100000
000000000000000001000010010000101111110011000000100000
000000000000000000000000000101101000111100001000100000
000000000000000000000000000000100000111100000000000000
000000000000000000000110010000001000000011110000100000
000000000000000000000011100000000000000011110000000000
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000000000000001001111000100000000
000000000000001001000000000000001111001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010000111000000101001010010000000
000100000000000001100000000001100000010110100000000000
000000000000000000000011100000100000010110100000000000

.logic_tile 4 9
000000001100001001100000000111011000000011111000000000
000000000000000001000010010000101000000011110000001000
000000000000000101000000010101111000000011111000000000
000000000000001101100011110000101000000011110000000000
000001000000100000000000010111000000000000001000000000
000000100001000000000011110000001111000000000000000000
000000000000001000000011100001000000000000001000000000
000000000000001111000100000000101100000000000000000000
000000000000000101100110110101000000000000001000000000
000000000000100000000010100000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100111000111100001000000001000000000
000000000000000111100111100000001001000000000000000000
000000000000001101100000000111100001000000001000000000
000000000000000101000000000000001010000000000000000000

.logic_tile 5 9
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011101110110011001000000000
000000000000000000000000000000101011001100110000000000
000001000000100000000000000111101000110011001000000000
000010100001010000000010110000101111001100110000000000
000010100000000101000000000011101001110011001000000000
000000000000000000100000000000101100001100110000000000
000000000000000011100000000000001001110011001000000000
000000000000000000000000000000001010110011000000000000
000000000000000011100111010000001001110011001000000000
000000000000000000000011100000001110110011000000000000
000001000000000011100111000000001001110011001000000000
000010100000000000000000000000001110110011000000000000
000000000000001011100000010000001001110011001000000000
000000000000000111100011100000001101110011000000000000

.ramb_tile 6 9
000000000001010000000000000000000000000000
000010010000000111000000000111000000000000
011000000000001000000000011000000000000000
000000000000000011000011100111000000000000
010010100000001000000111101000000000000000
110000001010001111000000001001000000000000
000000000000001000000000000000000000000000
000000000000001111000000000101000000000000
000000000000000111000111001000000000001000
000000000000000000100000000111000000000000
000000000000000000000110000000000001000000
000000000000000000000100001011001101000000
000000100000000011100011100000000000000000
000001001010010000100100001111001000000000
010000000000011111000000000000000001000000
010000000000000011100000000011001010000000

.logic_tile 7 9
000000000000000000000000000101011100000011111000000000
000000000000000000000000000000111100000011110000001100
000000100000000000000010110111101001001100111000000000
000001000000000000000011010000001001110011000000000000
000000000000000000000010000101001000001100111000000000
000000000000000111000010100000001111110011000000000000
000000100000000000000010100011101000001100111000000000
000001000110000111000100000000101100110011000000000000
000000000000001001000111100011001000001100111000000000
000000000000000001000000000000101011110011000000000000
000000000011000101000011100001101001001100111000000000
000000000000100000000010000000101100110011000000000000
000000000000000000000010000111101001001100111000000000
000000000000000000000100000000101111110011000000000000
000010100001010001000010000101101001001100111000000000
000010000000010000100010100000101010110011000000000000

.logic_tile 8 9
000000000000100101100110100001000001001100111000000000
000000000001010000000000000000001000110011000010000100
000000000001010101100110100101001000001100111000000001
000000000000000101000000000000001011110011000000000001
000000000000000101000010110001001000001100111000000001
000000000000000000000110100000101010110011000000000000
000000000000001000000000010101001001001100111000000001
000000001010000101000010100000101010110011000000100000
000000000000000000000000000001101001001100111000000001
000000000000001101000000000000001000110011000000000010
000010100011010000000000000101001001001100111000000010
000001001010010000000000000000101011110011000000000100
000010000000000000000000000001101000001100111000000010
000000000000000000000000000000100000110011000000100000
000000000000000000000000000011001000001100111000000000
000000000100000000000000000000000000110011000000000110

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000011100000000000001000000000
000000100000001111000000000000001000000000000000010000
000000000000000000000000000101001000101011110000000000
000000000000000000000000000000100000101011110000000001
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000001001100000101001010000000000
000000000000000101000000000111001010011001100001000000
000000000000000000000000000111001011110001010000000000
000000000000000001000000000000001100110001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000011100011100000000000000000
000000010000000000100000000011000000000000
011000000000001000000111000000000000000000
000000000000001011000000001001000000000000
110000000000000111000000001000000000000000
110000000000000000000011100001000000000000
000000000000000111100000000000000000000000
000000000000000000100000001101000000000000
000000000000001000000000000000000000000000
000000000000001111000000000101000000000000
000000000000000011100000001000000001000000
000000000100000001100000000011001111000000
000000000000000000000111001000000001000000
000000000000000000000100000011001110000000
010010000000000111000000010000000001000000
110000000000000000000011000001001001000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000001000
011000000000000101000010101001011010001100111100000000
100000000000000000100100000111111111110011000010000000
110000000000000000000010000000001000001100111000000001
010000000000000000000100000000001011110011000000000000
000000000000000000000010100011101001001100111000000000
000000000000000000000100000000101000110011000000000000
000000000000001001000010010011001001001100111010000000
000000000000000011100111110000001101110011000000000000
000000000000000000000000010111001000001100111010000000
000000000000000000000011000000101101110011000000000000
000000000000000000000111000111001000001100111000000000
000000000000000000000010010000101100110011000000100000
000000000000000000000000000011101001001100111000000000
000000000000000101000010000000101111110011000000100000

.logic_tile 2 10
000000000000001000000000000111011010000011111000000000
000000000000001111000000000000011100000011110000001100
000000000000000111100010000011001000001100111000000001
000000000000000000000100000000101011110011000000000000
000000000010000000000010000111101000001100111000000000
000000000000000000000010000000001011110011000000000000
000000000000000000000010100001001001001100111000100000
000000000000000000000110110000001001110011000000000000
000001000000000000000010110011001000001100111000000000
000000000000000001000111000000101110110011000000100000
000000001100000000000111000101101001001100111000000000
000000000000000001000100000000101000110011000000100000
000000000100001011100000000111001001001100111000000000
000000000000000001000010110000101100110011000000100000
000000000000001000000010000111101001001100111000000000
000000000000000011000000000000101101110011000000100000

.logic_tile 3 10
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000111000000010000001100000011111000000000
000000001110000000000011010000011100000011110001000001
000000100000000000000010100101001001001100111000000000
000000000000010000000110010000101001110011000000000000
000000000001000011100000000000001001001100111000000000
000000000000000000100000000000001000110011000000100000
000000000001001001100000000000001001001100111000000000
000000000000001011000011110000001100110011000000000000
000000000000001000000000010011101000001100111000000000
000000000010000011000011000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101001000001100111000000000
000000000100000000000000000000100000110011000000000000

.logic_tile 4 10
000001100000000000000000010101100001000000001000000000
000000100000000000000010000000101001000000000000010000
011000000000000000000000010101100000000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000001101100000000000001110000011111000000000
000000000000001111000011110000001001000011110000000000
000000000000000000000110010011101000000000000000100000
000000000000000000000111110101001111000000100010000010
000000000000000000000000010000000000000000100100000000
000000000010000000000011100000001010000000000000000000
000000000000000000000010100000001100000100000100000000
000000000000001111000111110000010000000000000000000000
000000000000001000000000010011100000000000000100000000
000000000000000101000010010000100000000001000000100000
000000000000000000000000000011100000010110100100000000
000000000000000000000000000000100000010110100000100000

.logic_tile 5 10
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
111000000000000000000110110101100001100000010010000000
000000100000000000000010101001101111110000110000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000010111100110000000011011000110100110000000
000000000001100000000000001001011111001001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000010110100000000000
000001000000000000000000000000100000010110100000000000
000000000000000000000000000111101001010001000100000000
000000000000000000000000000000111011010001000010000000
010000000000000000000000011101100000010000100100000001
110000000000000000000010001111101001001001000010000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010001000000000000000000000000000000
000000010100100000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
000000000000001000000000000000000000000000
000000000100001011000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000011100001001001001100111000000000
000000000000000000000000000000101011110011000000010000
000000000000001000000000000111101001001100111000000000
000000000000001011000000000000101100110011000000000000
000000000100001000000000000000001001111100001000000000
000000000000000011000000000000001010111100000000000100
000001000000000011100111000000001000000011110000000000
000000100000001111100110000000000000000011110000000000
000000000000000000000000001111111110000001010000000100
000000000000000000000000001011010000010101010000000000
000010100010000001000000001000011001111001000000000000
000000000000001001100011110101001011110110000000000000
000000000000000011100000000101011010101001010000000000
000000000000000000100000000111010000101010100000000000
000000000100101000000111110011100000010110100000000000
000010000000000111000011100000000000010110100000000000

.logic_tile 8 10
000010100001010111100110110000001000001100111000000001
000000000000001001000011000000001010110011000000110000
011000100001000000000000000000001000001100111000000001
000001000000111001000000000000001001110011000000100000
000000000001011101100111100001001000001100110000000011
000000000000100011000000000000100000110011000000000000
000000000000000101100000010000001010000100010000000000
000000000000000001000010100001011101001000100000000000
000000000000000000000111100101111010110001010100000000
000000101110000000000100000000101001110001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000001111000000000000
000010100001011001000000000000001000001111000000000000
010010100000000000000000000000011011101100010100000000
010000000000000000000000000101001010011100100000000000

.logic_tile 9 10
000000000000000001100010001001011101000000010100000000
000000000000001101000100000111101100110001010000000000
011000000001010000000000000000011110000100000100000000
000010001010000000000000000000010000000000000000000000
000000001100000000000111100101100000001001000000000000
000000000000000000000100000000001100001001000000000000
000000000001101001100000000001011010010000110000000000
000000000000100101000000000111001000110000110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000010001000000001011111110010000110100000000
000000000000000001000000000011001001000100010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100110000101000000000000000100000000
000000000000000000100000000000100000000001000000000000

.logic_tile 10 10
000000000000000000000000000101001101010110000000000000
000000000000000000000011111101001011111111100000000001
011000000000000101100011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001111100110101000011110111001000100000000
000000000000000101100000001011001010110110000000000000
000000000000000001000110001011001010101001110000000000
000000000000000000100000000001111100010101110000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101001001111000100100000000
110000000000001001000000000000011001111000100000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101010110000000000000000000000000000000000
000000010100000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000000000000000000000000
110000100000000001000000000000000000000000
110001000010000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000001100000001100010100101101000001100111000000000
000000000000000000000000000000101110110011000010010000
011000000000001000000110010011101000100001000100000000
100000000000000001000110011101001000110111100010100001
110001000000000000000000011000000000010110100000000000
010000100000000000000011100111000000101001010000000000
000000000000000001100000010000000000010110100000000000
000000000000000000100011010011000000101001010000000000
000000000000000011100111100011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000001000000110000011100000111001110110000000
000000000000000101000000001001001101010000100000000101
000000000000001111100000001111011001100010000000000000
000000000000000101000000000101011001101110110000100000
000000000000000111000000000001100000010110100010000000
000000000000000000000000000000000000010110100000000001

.logic_tile 2 11
000001000000100000000000010101101001001100111000100000
000000000001010000000011110000101111110011000000010000
011000000000001011100000000001001001001100111000100000
000000000000000001100000000000101110110011000000000000
000000000000000000000011100000001000111100001000100000
000000000000001111000010010000000000111100000000000001
000000000000001101100000001101101111000000000000000000
000000000000000101000010010011001010010000000000000001
000000000000000001000000000000001010000011000010000000
000000000000000000000000000000011011000011000000000000
000000000000000101100000001001100000101111010010000101
000000000000000000000000000001001111101001010000100000
000000000000000001100000010000001010000100000100000000
000000000000100000100011100000000000000000000000000000
000000000000001000000010000000000000001111000000000000
000000000000001011000000000000001100001111000000000000

.logic_tile 3 11
000011100000001000000000000101101000001100111000000000
000001000010000001000010100000100000110011000000010000
011000000000000000000111100011001000001100110000000000
100000000000000101000010100000100000110011000001000000
110000100000000000000000000101101111000111010100000000
110001000000010000000000000000011010000111010000000001
000000000000001101000010101101100000100000010110000000
000000000000000101000010110101101101111001110000100001
000000000001010000000011100101101110010111110100000000
000000000000100111000111110001000000000001010000000001
000000000000000000000000001011011000000010100100000000
000000000010000000000000000101000000010111110000000000
000000100000000111000111000101111000010111110100000100
000001001000001111100011101001010000000001010000000000
000001000000100000000000001001101110010111110100000100
000000100000000000000000000101100000000010100000000001

.logic_tile 4 11
000010000000000000000000000000000000000000100100000000
000001000001000000000000000000001010000000000000100010
011000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000010
000001000001010101000000000000001100000100000100100000
000000000000000000100000000000010000000000000000000010
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000010
000000000000000000000010100000000000000000000000000000
000000000010100000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000000000000000000000010110000001101000000000000100010
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000111000101100000000000001000000000
000000001110001111000100000000100000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000111000011100000001010000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000000000100000000101000000000000000000000
000000001000000111000000000000000001000000001000000000
000000000000000001100000000000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.ramb_tile 6 11
000001000000000000000000000000000000000000
000000110000000001000010010001000000000000
011000000000000000000000001000000000000000
000000000000000000000000001011000000000000
110000000000000000000011101000000000000000
110000000000000000000000001011000000000000
000000000000000000000000000000000000000000
000000000000000001000000001011000000000000
000000100000000001000010000000000000000001
000000000000000000000100001001000000000000
000000000000000000000010000000000000000000
000000000000000000000010001111001100000000
000000000000100001000011100000000000000000
000000000001010001000111100111001011000000
110000000000000111100000001000000000000000
110000000000000000000000000101001110000000

.logic_tile 7 11
000010000000001001100000000101000000000000001000000000
000001000000101011000011100000001000000000000000001000
000000100000001000000000000011011100000011111000000000
000001000000001011000000000000101000000011110000000000
000000000000000000000111010111000000000000001000000000
000000000000000001000111010000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000100000000000011100000101111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000101111000000000000000000
000000000001000000000000000001000001000000001000000000
000000000100110101000000000000101110000000000000000000
000000000000001101100110110101100001000000001000000000
000000000000001101000010100000101110000000000000000000
000000000011011101100000010001100001000000001000000000
000000000000000101000010100000001111000000000000000000

.logic_tile 8 11
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000100001000101000000000101001011110011001000000000
000001000110100000100010110000101101001100110000000000
000000000000000101100111100001001001110011001000000000
000000000000000000000000000000101111001100110000000000
000000000000000001000010100101101000101010101000000000
000000000000000000100100000000100000101010100000000000
000000000000000101000000000001001001110011001000000000
000000000000000000000000000000101010001100110000000000
000000100000010000000110100000001001110011001000000000
000001000101010000000000000000001000110011000000000000
000000000000100000000000000000001001110011001000000000
000000000000000000000000000000001001110011000000000000
000000100000000000000010100000001000110011001000000000
000001000110000000000100000000001100110011000000000000

.logic_tile 9 11
000000000000000000000010100111101101000000000000000000
000000000000000000000000000111011001000000100000000000
011000000000000000000000010111101101100001010100000000
000000000100000000000010000000001100100001010000000000
000000000000000101000000000001011011010110000000000000
000000000000000000100000000111101111111111010000000000
000000000000000000000000001011011101100000100100000000
000000000000001101000000000011001111000000000000000000
000000000000000000000110001011111110101101010100000000
000000000000000001000000000011011100001100000000000000
000010000010010111100000000101000000010110100010000000
000000001010001001000000000000000000010110100000000000
000000000000000001100010101111111100100001010100000000
000000000000000000000100000011101100111101010000000000
000000000000011001000110010000001110000011110000000000
000000000000000001000111110000010000000011110000000000

.logic_tile 10 11
000010000000000000000110101001001100010111010000000000
000001000000000000000010110011111010010111100000000000
011000001000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000111000010110111000000010110100100000000
000000000000000000000010101111001100100000010000000000
000000000000000000000010110101111000000110100000000000
000000000000001101000111001111111101000000100000000000
000000000000001000000110011011011011010010100000000000
000000000000001011000111000001111100111011110000000000
000000000000000000000000000101101011110100010100000000
000000000000001101000000000000111010110100010000000000
000000000000000000000110010000001011100011010100000000
000000000010001101000010011011011011010011100000000010
000000000000001000000000001101101000111110100100000000
000000000000000001000000000111110000101000000000000000

.logic_tile 11 11
000000000000000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000001000001000000000000000000
000000000000000000000000001001101001001001000000000001
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010000100000000000000
000000000000000000000000001001011001001000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000010100110110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011101100101001010000000000
000000000000000000000000001001000000101010100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000011011111110100010000000000
000000000000000101000000000000001110110100010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000001000000000000000
000000010110000000000011101101000000000000
011000000000000011100000001000000000000000
000000000010000000100000000111000000000000
110000000000010000000000001000000000000000
110000000000000001000000001111000000000000
000100000000000111000010001000000000000000
000000000000000000000000001111000000000000
000000000000000011100000000000000000000000
000000000000000000100011101011000000000000
000010000000000000000111001000000000000000
000000000000000000000000000001001010000000
000000000000010000000111100000000001000000
000000000000000000000100001001001010000000
110000000000000111100011010000000001000000
110000000000000111100011010011001101000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001000000000000101100000000000001000000000
000001000000000111000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000111001000110011001000000000
000000000000000000000000000000001000001100110000000000
000000000000001000000000000000001001110011001000000000
000000000000001011000000000000001110110011000000000000
000000101100000000000000000000001001110011001000000000
000001000000010000000000000000001111110011000000000000
000000000000000000000000000011101000101010101000000000
000000000000000000000010010000100000101010100000000000
000000000000001000000111100000001000111100001000000000
000000000000001011000000000000000000111100000000000000
000000000000001000000111001000000000010110100000000000
000000000000001011000100000111000000101001010000000010

.logic_tile 2 12
000010100000000111000111110101000001000000001000000000
000000000000000000100110000000001010000000000000001000
000000000000000000000000010001111100000011111000100000
000000000000000000000011100000101100000011110000000000
000000100000001011100110110001011110000011111000100000
000000000000001011000010100000011001000011110000000000
000000000000001111000111010111001101000011111000000000
000000000000001111000011110000111010000011110000000010
000010000000000001100000000111100000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000111101111101010101000000000
000000000000000101000000000111001011010101010000000000
000000000000001111000110000101000001000000001000000000
000001000000101111100000000000101011000000000000000000
000000000000000001100000000101000000000000001000000000
000000000000000001000010100000101001000000000000000000

.logic_tile 3 12
000000000000000000000010100011000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000010100011000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110010101011000000011111010100000
000000000000000000000010000000101100000011110000000000
000000000000100000000000000101001000000011111010100000
000000000001010101000000000000110000000011110000000000
000000000000001101100000000111111000000011111010000000
000000000000000111000000000000011100000011110000100000
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000001000000000000000011011000011111000000100
000000000000000111000011100000001101000011110000000000
000000000000101000000011100111100000000000001000000000
000000000001000001000100000000101110000000000000000000

.logic_tile 4 12
000000000000000001100110110000000000000000001000000000
000000000000000000000010100000001011000000000000001000
000000001100000000000000010011111100000011111000100000
000000000000000000000010100000011000000011110001000000
000000000000000000000111000011100001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000101000000000000101110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010010000000001000000001000000000
000000000000000111000010010000001010000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000000010001100001000000001000000000
000000000000000111000011010000101111000000000000000000

.logic_tile 5 12
000000000000001000000111000000000000000000001000000000
000000000000001011000000000000001000000000000000010000
011000000001010000000000000101000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000111100101101001000000000100000000
000000000000000000000000001111101010000000010010000000
000000000000000011100000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010100001000000000000000000000000000
000000010000001011000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011100000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000101101000000000000010000
011000000001011000000110000011000000000000001000000000
000000000000001011000100000000001010000000000000000000
000000000000000000000011100000001100000011111000000000
000000000000001001000000000000001001000011110000000000
000000100001000001000000000000001000111100001000000000
000001000100101101100000000000001101111100000000000000
000000000000001101100111101111001001000000000100000000
000000000000000101000010000101001000000000010010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000010000001110000011110000000000
000000000000001001000010100000010000000011110000000010
000000000001000000000000001000000000010110100000000000
000000000000100000000000000101000000101001010000000000

.logic_tile 8 12
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001101110011000000010000
011000000000000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000001011000000000010000000000000
000000000000000000000000010000000000001111000100100000
000000000000000000000011010000001111001111000000000000
000000000000000000000110110101000000000000000100000000
000000000000000000000010000000000000000001000000100000
000000000000000000000000000000011000000100000100000000
000000000000000000000010000000010000000000000000000010
000000000000000000000000000101100000000000000100000000
000010000000000000000010000000100000000001000000100000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000

.logic_tile 9 12
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000000000000000000000000000000100100000000
000000000000001111000000000000001100000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 12
000000000000001000000000000101111010000000000000000000
000000000000000101000000000101101101000100000000000000
011000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000101000000000000011000000100000100000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000111100000010011001010010100000100000000
000000000000000000000010000000010000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000101000000000000000100000000
000000000000000001000000000000100000000001000000000000
110000000000000000000000011001011000001001010000000000
010000000000000000000010001111001110101001010000000000

.logic_tile 11 12
000000000000000000000000001111000001000000000010000000
000000000000000000000000000101101001000110000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011100000001111000001010000100010000000
000000000000000000100000001001101110000000000000000000
000000000000001001100110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000001111011110111110100100000000
000000000000000000000000001101010000010100000000000000
000000000000000000000000000101011011110010100100000000
000000000000000000000000000000011011110010100000000000
000000000000001000000000010111011011000100000000000000
000000000000001001000010110000101001000100000000000001
000000000000000001100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000000000000000100000000000000000000
110000000000000001000000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000100000000000000111000000000000001000000000
000000001001000000000000000000100000000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111001100000011111000000000
000000000000001001000010010000100000000011110000000000
000000000000000000000010100111100000000000001000000000
000000000000001001000010100000101110000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000101000011010000101111000000000000000000
000000000000000101000110000011000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000111100001000000001000000000
000010000000000000000000000000001100000000000000010000
011000000000000001000000000111100000000000001000000000
100000000000000111100000000000001011000000000000000000
000000000000000000000000010111011110000011111000000000
000000000000000000000011110000110000000011110000000000
000000000000000000000010100000001000111100001000000000
000000000000000000000100000000000000111100000000100000
000000000101000000000000000111000000000000000100000000
000000000100000000000000000000000000000001000010000001
000000000000000000000000010011100000000000000100000000
000000000000000001000011000000100000000001001000000101
000000000000101000000000011000000000010110100000000000
000000001011001011000010001101000000101001010000100000
010000000000001001100000011000000000000000000110000100
010000000000001001100010010001000000000010000000000001

.logic_tile 3 13
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010010000
011000000000000101100110111111111011100000000000100000
000000000000000000000011110101111100000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111000000000000001111000000100000
000000001110000111000111100000001111001111000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010100000000001000010000101111110101000000000000000
000001000000000111000000000000100000101000000010000000
000000000000000001000000010001100000000000000100000000
000001000000000000000011010000100000000001000000000000
000000000000000101100110001111011001000000000000000000
000000000000000000000000001011011011000000010000000000

.logic_tile 4 13
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
011000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000111000000000000000110000000
000000000000010000000000000000000000000001000001000100
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100111100000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001000000000000011010001100000000000000
000000000000000000100000000000011101001100000000000000
000000000000001000000000000011101100110011000000000000
000000000000000111000000000011000000001100110000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000010000000000000101100001000000001000000000
000000000000100000000000000000101111000000000000001000
000000000000000000000111110101011011000011111000000001
000000000000000000000110100000001010000011110000000000
000000000000000001100011110011100001000000001000000000
000000000000000111000011110000001011000000000000000000
000000000000001101000111110001100000000000001000000000
000000000000000111100011110000101010000000000000000000
000000000000001000000000010101000001000000001000000000
000000000000001011000011010000101100000000000000000000
000000001010001011100111000101000001000000001000000000
000000000000000011100100000000101111000000000000000000
000000000001000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000010010011000001000000001000000000
000000000000000000000011000000101101000000000000000000

.ramb_tile 6 13
000000000000000000000111011000000000000000
000000011110000000000111100001000000000000
011000000000001000000000010000000000000000
000000000000001011000011010111000000000000
010000000000000000000010000000000000000000
010000000000001001000011100011000000000000
000000000000000000000111000000000000000000
000000100000000001000100001011000000000000
000010100000000000000010001000000000000000
000001001100000001000000001001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101001010000000
000000000110000000000000001000000000000000
000000000000001001000000001101001011000000
110000000000000011100000000000000001000000
110000000000000000000000001001001010000000

.logic_tile 7 13
000000000000000011100000001000001101111000100000000001
000000000000000000000000001011001000110100010000000000
011000000000001000000000000011111101110100010000000001
000000000000000101000000000000101110110100010000000000
000000000000000111100010100000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000000000001010001000000000000001110000011110000000000
000000000000000001100000000000000000000011110000000000
000010000000001011100000000000000000010110100100000000
000000000000001111100000000101000000101001010000000010
000000000001000000000000011101101010111111110000000001
000000000110101101000010111111011000111111100000000101
000000000000000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100110000000
000000000000100111000010000000001010000000000011100000

.logic_tile 8 13
000000000000001000000000000101100000111111110000000000
000000000000000111000000000111100000010110100000000000
011000000010100000000000001111011100100101100000000000
000000000000000000000000001111001110001100110000000000
000010100100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000011000000000001001000000000000
000000000000000111000011000111001111000110000000000000
000000000000100000000000001000011010010101010000000000
000000000000000000000011101011000000101010100000000000
000000000100001000000000001000001110010101010000000000
000000000000001011000011001111000000101010100000000000
000000000000010101000000010111011110101010100000000000
000000000000000111100010110000100000101010100000000000
000000100100000000000000010000001101111111000000000000
000001000000000011000011010000011010111111000000000000

.logic_tile 9 13
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000111001101100000000000000000000000
000000000000000000000100000001000000111111110000000000
000000100000001101100000000001100001110110110000000000
000001000000000011000000000000001010110110110000000000
000000000000001101100000001000001010101010100000000000
000000000000001011000000000101000000010101010000000000
000000000000000000000000000000001011110011000000000000
000000000110000000000000000000001111110011000000000000
000000000000000000000000000101000001001001000000000000
000000000000000000000000000000001010001001000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001111000000010110100000000000
000000000000000000000111001000000000010000100000000000
000000000000010000000100001001001000100000010000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000011110100101010100100000
000000000000000000000000001011001100011010100000000000
000000000000000000000000001011111010101001010000000000
000000000000000000000000000101110000010101010000000000
000000000000000001000110000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000011100111000101101101000010010100000000
000000000000000000000100001111101010001000110000100000
000000000000000000000110000000011011111000110000000000
000000000000000000000000001011001011110100110000000000
000000000001000000000111001101101100101000100100000000
000000000000100000000100001101101111010101010000000000
000000000000000001100000000101100000010110100000000000
000000000000000000000000001011000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000011100000000000000000000000
000000010000000000100010001011000000000000
011000000000001000000111001000000000000000
000000000000001011000000000101000000000000
010000000000000000000010001000000000000000
010000000000000000000000000001000000000000
000000000000000011100000011000000000000000
000000000000000111100011011101000000000000
000000000000000000000000001000000000000000
000000000000000000000010000101000000000100
000000000000000111000000001000000001000000
000000000000000001000000000011001111000000
000000000000000000000000001000000000000000
000000000000000000000000000011001011000000
110000000000000011100000010000000001000000
110000000000000000000011000001001001000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101110000000000000010000
011000000000000000000010100101100001000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000000111100000000000000100000000
000000010000000000000000000000000000000001000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000100000
000000010000000101100000010000000000000000000000000000
000000010000001001000010100000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000010100101111000001100111000000000
000000000000001101000100000000000000110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000001101100010110000001001110011000000000000
000000010000001000000000000000001000001100111000000000
000000010000000011000000000000001100110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001111110011000000000000
000010110000000000000000010000001000111100001000000000
000000010000000000000011000000000000111100000000000000
000000010000001000000010101000000000000000000100000000
000000010000001011000100000111000000000010000000100000

.logic_tile 3 14
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100000000101001111000011111000000000
000000000000000000100000000000001000000011110000000000
000000000000000001100000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000010000000101100110100011000001000000001000000000
000000010000010000000000000000101010000000000000000000
000000010000001101100010010011100001000000001000000000
000000010000000101000110100000001110000000000000000000
000000010000000001000000010011100000000000001000000000
000000010000000000100010100000000000000000000000000000
000000010000000000000000000011100000000000001000000000
000000010100000001000000000000100000000000000000000000

.logic_tile 4 14
000001000000101000000000000011000000000000001000000000
000000000000000111000011110000000000000000000000001000
000000000000000000000000000001101110001100111000000000
000000000000000111000011110000001101110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000001111000000000000001110110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000111000000000000101010110011000000000000
000000010000000111000011100000001001001100111000000000
000010010000010000000000000000001001110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000111000000000101001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000111000011100001001000001100111000000000
000000010000000000000000000000100000110011000000000000

.logic_tile 5 14
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000010000
011000000000000000000000000101100001000000001000000000
000000000000000000000010110000101010000000000000000000
000000000000000000000000010101001110000011111000000000
000000000000000000000010000000100000000011110000000000
000000000000001000000010100000001000111100001010000000
000000000000001011000100000000000000111100000000000000
000000010000001101000111000000000000001111000000000000
000000010000000111100110110000001101001111000010000000
000000010000000000000000000000001100000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000001100000011110000000000
000000010000000111000100000000000000000011110010000000
000000010000000000000000000111000000010110100000000000
000000010000000000000000000000100000010110100010000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010001010000000000000000000000000000
000000010000100000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000000000000000111000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
010000010000000000000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000010100101011001000011111010000000
000000000000000000000010100000011011000011110000001000
000000000000000111000010110101001000001100111000000000
000000000000001101000111000000101110110011000000000010
000000000000001000000111100001001001001100111000000000
000000000000000001000100000000101001110011000000000001
000000000000000000000010100001001001001100111000000000
000000000000000000000011100000101100110011000000000100
000000010000001000000000000111101001001100111000000000
000000010000000111000000000000001100110011000000000100
000000010000001001000010010001101001001100111000000000
000000010000000111000011100000001101110011000000000001
000000010000001000000000000101101000001100111000000100
000000010000001101000000000000101100110011000000000000
000000010000001000000000000011101001001100111000000000
000000010000001101000000000000101000110011000000000100

.logic_tile 8 14
000000000000000101100000001001000001010000101000000001
000000000000010000000000000111001010001001000001000000
000000000000000101000010100111001001001100111000000000
000000000000000111000100000000001111110011000000000100
000000000001010101000000010001101000001100111000000000
000000000000100000000011000000001100110011000000000100
000000000000000111000011100101001000001100111000000000
000000000000000000000000000000001011110011000000000001
000000010000000000000110100001101001001100111000000000
000000010000000001000100000000101100110011000000000001
000000010000000000000000000101101001001100111000000000
000000010000000001000010000000101110110011000000000000
000000010000010011100000000011001001001100111000000000
000000010000100001000000000000101101110011000000000000
000000010001010001100000000001101000001100111000000000
000000010000000001100010000000001110110011000000000000

.logic_tile 9 14
000000100010000000000000001101011010101010101000000000
000001000000000000000000001101011100010101010000000000
000000000000000101000010100101001001001100111000000000
000000000000000101000010100000001001110011000000000100
000000000000001101000010100101001000001100111000000000
000000000000000001000010100000101011110011000000000100
000000000000000000000111100001101001001100111000000000
000000000000000000000011100000001000110011000000000100
000000010000101000000110100111101001001100111000000000
000000010000001001000000000000101001110011000000000000
000000010000000000000110010111001001001100111000000000
000000010000000101000110100000101110110011000000000000
000000010000100000000110000011101001001100111000000000
000000010001010000000100000000101101110011000000000000
000000010000001000000000010011101000001100111000000000
000000010000001001000010010000001101110011000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000001010000100000000000
000000000000000000000011111101001000100000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000010000000000000000011011110011000000000000
000000010000000000000000000000011000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000100
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000111100000000000000000
000000010000000000000000000000000000000000
110000010000000001000000000000000000000000
110000010100000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000010000000000000000000001000000000
000000000000100000000100000000001010000000000000001000
000000000000000101000000000111100000000000001000000000
000000000000001001100000000000101001000000000000000000
000000000000000101000010100001100000000000001000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010110000101011000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101111000000000000000000
000000010000000000000110000001100001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000000000000000000101011000000000000000000
000000010000000000000110000111100001000010101010000001
000000010000001001000000000000101110000001010011100001

.logic_tile 2 15
000000000000101000000000000111100000001100111100100000
000000000000010001000010110000001000110011000000000001
011000000000000001000000000001101000001100111000000000
100000000000001101100000000000001100110011000000100000
000000000000000000000000010101101000001100111000100000
000000000000000000000011000000101100110011000000000010
000000000000000101000010100111101000001100111000100000
000000000000000000100111100000001011110011000000000000
000000010000001101000010100111001000001100111000000000
000000010000001011100100000000101110110011000000100000
000000010000001000000000000101101001001100111000000000
000000010000001011000000000000001111110011000000000000
000000010000000001000000000001101000001100111000000000
000000010001000000000010110000001001110011000000000000
110000010000000101000000000101101000001100111000000000
010000010000001101100010110000101101110011000000000000

.logic_tile 3 15
000010100000000000000000000001100001000000001000000000
000001000000000000000011110000101101000000000000010000
011000000000000000000110000011100000000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000000000000001000001000101100000000000000
000000000000000000000000001101001001011100000010000000
000000000000000000000111001000000000000000000100100000
000000000000000000000100000011000000000010000000100000
000000010000000000000010100000000000000000000000000000
000000110000000000000100000000000000000000000000000000
000000010000000101000000010000000000000000100110000000
000000010000000000100011100000001101000000000000100000
000001010000001000000000000000000000000000000000000000
000010010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
011000000000000000000010100000000000000000100100000000
000000000000000000000100000000001101000000000000000000
000010000000000000000000000000011100000100000100000000
000001000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000010000000000000011100000000000000000000100000000
000000010000000000000000000111000000000010000000100100
000000010001000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000111000000000111100000000000000100000000
000001010001010000000000000000000000000001000010000010
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000

.logic_tile 5 15
000000000000000101100010100101100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000001000000010110001100001000000001000000000
000000000000000101000111110000001111000000000000000000
000000000000000000000110110001001001110011001000100000
000000000000000000000010100000001001001100110000000000
000000000000000101000000010101101000110011001000100000
000000000000000000100010100000001100001100110000000000
000000010000000111100000000101001000101010101000000000
000000010000000000000000000000100000101010100000100000
000000010000000000000000000101001000101010101000000000
000000010000000000000000000000100000101010100000100000
000001010000000000000000000001101000101010101000000000
000000010000000000000000000000100000101010100000000000
000000010000000000000000000000001000110011001000000000
000000010000000000000011110000001001110011000000000000

.ramb_tile 6 15
000000000010000000000000001000000000000000
000000010000001001000000001011000000000000
011000000000010000000010000000000000000000
000000000000100000000100000111000000000000
110000000001010000000011100000000000000000
110000000000110001000000000001000000000000
000110100000000001000000001000000000000000
000101001100000001100000001001000000000000
000000010001010000000000001000000000000000
000001010000100000000000000101000000000001
000010010000001000000010001000000000000000
000001011100001111000010001011001010000000
000000010000000001000111100000000000000000
000000010000000001000000000111001011000000
110000010000000000000000001000000001000000
010000011100100000000010000101001111000000

.logic_tile 7 15
000000000000001101000000000001101000001100111000000000
000000001100001111100010110000101000110011000000010000
011010100001001111000111000001101001001100111000000000
000001001111000111000000000000001011110011000000000000
000000000000000101000000000111101000111100001000000000
000000000000001101000000000000100000111100000000000010
000000000000000000000000000000001000000011110000000000
000000000000000000000010000000000000000011110000000001
000000010000100000000000000000011000000011110000000000
000000010001010000000000000000000000000011110000000000
000010110000000001100000000001001010001000000000000100
000001010000000000000000000001101010010000000000000000
000000010000000111100000000011101010010110100000000000
000000110000000000000000001001000000000010100000000000
000100010000000000000000010111000000000000000100000000
000100010000000000000011110000000000000001000000000000

.logic_tile 8 15
000000000000001011100010100001001000001100111000000000
000000000000000001000100000000001101110011000000010000
000000000000000000000110010101101001001100111000000000
000000000000000000000110100000101111110011000000000000
000001000000000000000011100011001001001100111000000000
000000100000000000000000000000101101110011000000000000
000010100000000001100111000111101000001100111000000000
000001000000000000100010100000001101110011000010000000
000000010000000101000011000111001000001100110000000000
000000010001000001100010000011000000110011000000000000
000000010000000000000000010101011011010000100010000000
000000010000010000000011111001101011010100000000000000
000000010000010000000010100001011000010000100011000001
000000010001100001000100001101111000101000000000000000
000000010000000001000000010111011000011010010000000000
000000010000000000000011100000111100011010010000000010

.logic_tile 9 15
000000000000100001100000010011101000001100111000000000
000010000001010000000010100000101101110011000000010000
011000000000001000000000010011101000001100111000000000
000000000000000101000011100000101100110011000000000000
000010000000011000000110000111001000001100111000000000
000000000000001011000000000000001111110011000000000000
000001000000000111100000000111001000010011010000000000
000010100100000101100010101111001010101100100000000000
000001011100000101100010110001001100101001010110000000
000000110000000000000110101001010000101010100000000000
000000010000000000000110110001111111010100000000000001
000000010000000000000010101011111011010000100001000001
000011110000101111000110111101101101001001000000000001
000000011010000101000011010111011001001010000001000001
010000010000100001100110000101011000111101010110000100
110000010001000000100100001011100000101000000000000000

.logic_tile 10 15
000000000000000000000111111001100000000000000000000000
000000000110000000000110101001100000010110100000000000
011000000000000000000111111001100000111111110000000000
000000000000000000000011111001100000000000000000000000
000000000000000000000011110001011010101010100000000000
000010000000000000000111110000100000101010100000000000
000000000000001111100000000101000001100110010000000000
000000000000001111000000000000101001100110010000000000
000000010000000000000000000000001011110011000000000000
000000010000000000000000000000011010110011000000000000
000000010000000000000000001000001000111001000100000001
000010110000000000000000001111011110110110000001000000
000000010000010000000000000001011010010100000000000000
000000010000000001000000000000100000010100000000000000
110000011000000111100000000101100000000000000000000000
110000010000000000100011111101000000101001010000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000010100000
000000010000000000000000000000000000000000000010100001
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000011110000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000001100010100000001000111100001000000000
000000000000000000000100000000000000111100000000010100
011000000000000101000000001111111100000001010100000000
100000000000001101100000000111110000000011110000000000
010000000000000000000010001000011111000000100100000000
110000000000000000000100001011001000000000011000000000
000000000000000001000010101011111010010100000100000000
000000000000000000100100000111110000000000001000000000
000000000000000000000000001000011111000010000100000000
000000000000000000000000000011001101000001000000000000
000000000000001000000000001000011100000001110100000000
000000000000000001000010100111011001000010110000000000
000001000000000000000000000111111001000100000100000000
000010100000000000000000000000001101000100001000000000
010000000000001000000110000011100000001100110000000000
110000000000000011000000000000001000110011000000000000

.logic_tile 2 16
000000000000000101000000000011001000001100111000100000
000000000000000000000000000000001011110011000000010000
011000000000000101000000000000001001001100110000100000
100000000000000000000010101011001111110011000000000000
000000000000000000000110000000000001000000100100000000
000000000110000000000000000000001001000000001010100000
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001110000000001010000000
000010100000000011100011100001000000000000000100000000
000000000000000000100000000000000000000001001010000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000010000000
000000000000001001100000000000000000000000100100000000
000000000000000001000000000000001110000000000010100000
110000000000000111100000010000011010000100000100000000
110000000000000000100010000000010000000000000010100000

.logic_tile 3 16
000000000001000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001111100000000111000000000000001000000000
000000000000000011100000000000001011000000000000000000
000000001100000000000110010101100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000001101100000010101011000000011111000000000
000000000000000011000011000000100000000011110000000000
000000000000000000000000001111111010010101011000000000
000000000000010000000000000101001110101010100000000000
000000000000101000000000000111000000000000001000000000
000000000001000101000000000000001111000000000000000000
000000000000000111100110110000000000000000001000000000
000000000000000000000010100000001111000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 16
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
011000000000000000000010100011000000000000001000000000
100000000000000000000100000000100000000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000111100000000011101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000011100000100000110011000000000000
000000000000001000000000010011101000001100111000000000
000000000000000111000011100000000000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
010000000000000111000000000000000001000000100100000000
110000000000001111000011110000001001000000000000000000

.logic_tile 5 16
000001000000000000000000000000001000111100001000000000
000010000000000000000000000000000000111100000000110000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000011100000011110000000000
000000000001010000000011100000010000000011110000000001
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000010000000000000010000000000010110100000000000
000000000000000000000011011101000000101001010000000001
000000000000000000000111000111100000000000000100000000
000000000000000000000100000000100000000001000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101010010001010000000000000000000000000000
000001010000100000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000011100000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 7 16
000000000000001000000000000011100001001100111000000001
000000000000000011000000000000001010110011000000000111
000000000000000111000000010001101001001100111000000000
000000000000000111000011010000101000110011000000000110
000000000000000101000000000001101000001100111000000000
000000000000000101000000000000001000110011000000000011
000000000000000111000000010111001001001100111000000001
000000000000000000000011000000101000110011000000000001
000000000001010000000000000000001001001100111000000001
000000000000100000000000000000001000110011000000000001
000000000000000001000000000000001001001100111000000111
000000000000000000000000000000001011110011000000000011
000000000000000000000010000101001000001100111000000110
000000000000000000000000000000000000110011000000000001
000000000000000000000000000101001000001100111000000100
000010100000000000000000000000000000110011000000000010

.logic_tile 8 16
000000000000001101000110111011011010000001110000000000
000000000000001001000010101011111110000000100001100000
011000000000000000000000010101001000000000000000000000
100000000000000111000011001001011010110000000000000100
110000000000001101100110010001011010000001010000000001
110000000100000101000011010001011011000001100000000001
000000000000011000000000010000000001000000100110000000
000000000000001011000011000000001111000000001000000000
000000000000000000000110001011001011010100000010000000
000000000100000000000010001001111000001000010000000000
000000000000000000000010001101011101001000000010000000
000000000000000001000010001011101011001110000000000001
000000000000000001000111100111011111001000000000000000
000000000000000000000110100000101111001000000010000001
110000000000010011100010111101001101001000000010000000
110000000000000101000011010101111011001110000000100000

.logic_tile 9 16
000000001010000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000010100101001000000011111000000000
000000000000000000000110110000011100000011110000000000
000000000001001111000000000000001000001100111000000000
000000000000100111100000000000001111110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000100111000000000000101010110011000000000000
000000000001010001100000000101101000001100111000000000
000000000001010000000000000000001010110011000000000000
000001000000000000000000000011101000001100111000000000
000000100000001101000000000000001111110011000000000000
000000000000000000000010100101001001001100111000000000
000000000000000000000010000000001111110011000000000000
000000000000000101000010100111101000001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 10 16
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000011100010100101000000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000101100010100101101000001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000001101000000000011101000001100111000000000
000000000000000111100000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000000000110011000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001010000000000010101011110000011111000000000
000000000000100000000010000000101100000011110001100000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000011100000000000001000000000
000000000000000111100000000000101110000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100110110000001100000000000000000000
000000000000000111000010100000000001000000001000000000
000000000000000000100110000000001101000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000001101000000000000001100000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000000101000000000101101000001100111000000000
000000100000000101000000000000000000110011000000000000
000001000000000000000000010101001000001100111000000000
000010000000000000000010100000100000110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 17
000000001110000000000110010011111010010100000000000000
000000000000000000000010000000010000010100000010100000
011000000000001101000000010001001111000010000000000000
100000000000000001100010101111111111000000000000000000
010000000001001000000111111000011010000001000100100000
110000000000000011000110101001011101000010001000000010
000000000000000011100000011001111100000010100000000000
000000000000000000000010000111000000000000000000000000
000000001100000001100000000101011010000001000100000000
000000000000000000000010110000111101000001001000100000
000000000000001011100000010111101110000000000000000000
000000000000001001100010101001001100000000100000000000
000000000000000001100110010101000001100000010000000000
000000000000000000100110010000001101100000010000100001
010000000000000001100010011111101101011101000000000000
110000001010001101100010011101111000101111010010100000

.logic_tile 3 17
000000000000000000000000010001100000000000001000000000
000000000000000000000010010000001100000000000000010000
011000000000001001100000010011000001000000001000000000
100000000000000011100011000000001011000000000000000000
000000000000000011100110000000001000111100001000000000
000000000000000000100100000000000000111100000000000000
000000000000000001000000010001001011000100000000000000
000000000000000101100010010000111000000100000000000000
000000000000000000000010000011011100000000000000000000
000000000000001001000000001111100000010100000000000000
000000000000000001100000000101000001000110000000000000
000000000000000000000000000000001010000110000000000000
000000000000000101100110011111101111101011010000000000
000000000000000000000010000001011001001011100000000000
010000000000001000000000000111000000000000000100000000
110000000000000001000000000000000000000001001000100100

.logic_tile 4 17
000000000100000000000000000011100000001100111100000000
000000000000000000000000000000101100110011000000000001
011000000000000000000110100101001001001100111000100000
100000000000000000000010110000001001110011000000000000
000000000000000111000010100101101000001100111000100000
000000000000000000100110110000001111110011000000000000
000000000000000101000010100111101000001100111000100000
000000000000001101100000000000101011110011000000000000
000000000000001011100111000011001000001100111000000000
000000000000000001100000000000101011110011000000100000
000000000000000111000011100001101001001100111000000000
000000000000000000000000000000101110110011000000100000
000000000000000000000011100011101001001100111000000000
000000000000000000000000000000001010110011000000100000
110000000000000011100111000101101000001100111000000000
110000000000001001000000000000101100110011000000100000

.logic_tile 5 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000101101110011000000000100
000000000000000101000000000011001001001100111000000000
000000000000000000100000000000101111110011000000000100
000000000000000000000010110011101000001100111000000000
000000000000000000000111110000000000110011000000000001
000000000000000101000010100111101000001100111000000100
000000000000001101100100000000100000110011000000000000
000000000000000000000000000011101000001100111000000001
000000000000000000000010110000100000110011000000000000
000000000000000000000110000101101000001100111000000100
000000000000000000000110110000000000110011000000000000

.ramb_tile 6 17
000000000000000000000000011000000000000000
000000010000000000000011100101000000000000
011000100000000000000000000000000000000000
000000000000001111000000000101000000000000
110000000110001000000011100000000000000001
110000000000001111000100001101000000000000
000000000000000111100111000000000000000000
000000000000000000100100001111000000000000
000000001000000000000000000000000000000000
000000000000000000000000001001000000000000
000000100000000011100111001000000000000000
000000000000000000100100001011000000000000
000000000000001000000111011000000001000001
000000000000000111000111000111001011000000
010000000000000111000000000000000001000000
010000000000000000000000000111001100000000

.logic_tile 7 17
000000000000000101000010100011101000001100111000000000
000000000000000101000010100000100000110011000010010000
000010000001010101000000000000001001001100110000000000
000001000000100101000010100000001101110011000001000001
000000000000000000000000000001101001010111100000000000
000000001000000000000000001001011000000111110000000000
000000000000000000000000000001111000101000000000000000
000000000000000000000000000000100000101000000000000000
000000000000000000000000000001001001010111100000000000
000001000000000000000000001001011000001111010000000000
000000000000000000000010000001001000010111100000000000
000000000000000000000000000001011001001111010000000000
000000000000000000000000001001011001010111100000000000
000000000000000000000000001001101000001111010000000000
000000000000000000000000000001111000101010100000000000
000000000000000000000000000000010000101010100000000000

.logic_tile 8 17
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001010000000000000001000
000000000000000000000111110001100001000000001000000000
000000001010000000000011100000101110000000000000000000
000000000000000001100000000011100001000000001000000000
000000000000000000100000000000101101000000000000000000
000000000000011000000000000111100001000000001000000000
000000000000001111000011110000101001000000000000000000
000000000000000000000110100000001101000011111010000000
000000000010000000000000000000011100000011110010100000
000000100000001000000011110000000001000000001000000000
000001000000010001000110100000001011000000000000000000
000000000001000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011100111100001000000001000000000
000000000110001111000100000000101010000000000000000000

.logic_tile 9 17
000000100000000000000010100111001001001100111000000000
000000000000000000000010000000101101110011000000010000
011000000000000001100000000111001000001100110000000000
100000000000000000100000001111000000110011000000000000
010000000000000101000110000011001111110011000100000000
010000000000000000000100000101011111001100110000100000
000000100000100101000000010000011011001011100100000000
000000000110000000000010000011001000000111010000000000
000000000000000101000110100101111101000000100000000000
000000000000000000100000000111111100000000000000000000
000000000001101101100110110111011101000000000000000000
000000000000100101000010101011111100000001000000000000
000000000000000101100110010011001000111101010110000000
000000001010100000000011111101010000010100000010000000
000000000000000000000110000000011110000011110110000000
000000000000000000000000000000010000000011110000000000

.logic_tile 10 17
000010000000001111000000000000001001001100111000000000
000001000000000001000000000000001101110011000000010000
011000000000000000000000000101001000011001010110000001
100000000000000000000000000011001000101001100000000000
110000000000001101100000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000001000000000000000010100011100000100000010110000000
000000000000000101000010101111001011110110110001000000
000000000000000001100000010111111011000110110100000000
000000001100000000000011000000001100000110110000100000
000000000000000000000110010101111101101000110110000000
000000000000000001000110000000101101101000110000000000
000000000000000000000000010101000001101001010100000000
000000000000000000000010010001001100011001100001100000
000000000010001000000000011000011101101000110110000000
000000000000001001000010011101001111010100110000000000

.logic_tile 11 17
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000011011001000000100100100000001
100000000000000000000010011101101100000000001000000000
010000000000001000000010001011001010010100000000100000
110000000000001011000000001111000000000000000000000000
000000000000001001000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000001100000010111000001000000000100000000
000000000000000000000010001011001001001001001000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000101100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000100000010000000000
000000000000000000000000000001001110110000110000000000
000000001100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001010110000000000000000
000000000000000000000000000000011000110000000000000000

.logic_tile 3 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000010000000000000000111100101100001000000001000000000
000001000000001001000100000000101011000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000100110110000001011000000000000000000
000000000000000000000111100101000001000000001000000000
000000000000001101000110010000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000101100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000001001000000000000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 4 18
000000000000001000000010100001101001001100111000100000
000000000000000001000010100000101100110011000000010000
011000000000000101000110000000001001001100110000100000
100000000000000000000000001111001100110011000000000000
000000000000000000000000000000001000000100000100100000
000000000000000000000000000000010000000000001000000000
000000000000000011100000001000000000000000000100100000
000000000000000101100010100101000000000010001000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000001001000000000010001000000010
000000000000001101100000000000000001000000100100000000
000000000000000011000000000000001011000000001000100000
000000000000000000000000010001100000000000000100000001
000000000000000000000011000000000000000001000000000000
010000000000000000000000000001000000000000000100000000
110000000000000000000000000000000000000001001000000010

.logic_tile 5 18
000000000000000101100000000000001000111100001000000000
000000000000000000000000000000000000111100000000010001
011000000000000101000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000010110101011011001100110000000000
000000000000000000000010100000101111110011000000000000
000000000000001011100110001101001100000000000000000000
000000000000000101100000000101100000000010100000000000
000000000000001000000000000000000001100000010010000000
000000000000001001000000001111001011010000100000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101000011001000000100000000000
110000000000000000000100001001001000000000010000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
101010110001010000000000000000000000000000
000001000000101111000000000000000000000000
010000001000000000000011100000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
010000100001000000000000000000000000000000
010000000000100000000000000000000000000000

.logic_tile 7 18
000000000000001101000010110001111100000001010000000000
000000000000001011000011010000110000000001010000000000
000000000000000000000111000001011010001010010000000000
000000000000000111000011101111011011001001010000000000
000000000000000000000010000000011100110000000000000000
000000000000000101000010100000011011110000000000000000
000000000000000000000010100001101010101010100000000000
000000000000000000000010100000110000101010100000000000
000000000000000000000110000011011010111100000000000000
000000000000000000000000001001110000000011110000000000
000000000000000000000010001001001110000011010000000000
000000000000000000000000001101111001101001000000000000
000000000000000000000110011101000000110000110000000000
000000000000000000000010001101101000001111000000000000
000000000000000000000000000001111000000110100000000000
000000000000000000000000000101011000001001110000000000

.logic_tile 8 18
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001001000000000000010000
000000000000000000000000010000001001000011000010000000
000000000000000000000011110000001111000011000011000000
000000000000010011100111011000011100011010010000000000
000000000000100000000011010101001010100101100000000000
000000000000100011100111011011100000110000110000000000
000000000000010000100110001011001001001111000000000000
000000000000000000000000001101101001011110000000000000
000000000000000000000000000011111111100100000000000000
000000000000001001100110000101000000000000000000000000
000000000000001001100000001101000000010110100000000000
000000000000100000000000000000000001100000010000000000
000000000000000000000000000101001010010000100000000000
000000000000000000000110000101101010101010100000000000
000000000000000000000010100000110000101010100000000000

.logic_tile 9 18
000000000000000001100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000101000000010000000000001111000100000000
000000000000001111000011110000001000001111000000000000
000000000110000101100000000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000111101110000000000
000000000000000000000000001001011111101000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101101010111110000000000000
000000000000000000000000000001001011111111000000000110

.logic_tile 10 18
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000001000000110000111001010001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000101100000000000001000001100111100000000
000000001110000000000000000000001101110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000001000000100000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000100000000000000000000000001001001100111100000000
000001000000000000000000000000001001110011000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000110010000000000000000001000000000
000000000000000000000010000000001101000000000000001000
001000000000000000000110000101001100001100111100000000
000000000000000000000000000000010000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010100000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001001110011000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000001000000000000000000010000001000111100001000000000
000010100000000000000011100000000000111100000000010000
011000000000000000000110011001111100010100000100000000
100000000000000111000010001001100000000000001000000010
010000000000001000000000011001111110000000000100000001
010000000000000001000011011011110000000010101000000000
000000000000001000000010101000001111010100100100000000
000000000000000001000100001001011111101000010000000010
000000000000000101000000011001111100010100000100000000
000000000000000000000010001001110000000000001000000010
000000000000001011100110111011001111000010000000000000
000000000000000101100010100101101110000000000000000000
000000000010000001100110100011001011000100000000000000
000000000000000000000000000000001011000100000000000000
010000000000000000000011110111100001100000010010000000
010000000000000101000110001101101100010110100001100000

.logic_tile 4 19
000000100000100000000110110001100000000000001000000000
000000000001010000000010100000000000000000000000001000
000000000000001101000000000001100000000000001000000000
000000000000000101100010110000100000000000000000000000
000000000001010101100010100000001000001100111000000000
000000000000100000000100000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000110001101000000000000001001110011000000000000
000000001010000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 5 19
000010100000000000000000000111000000000000001000000000
000001000000000000000011100000000000000000000000001000
000000000000000000000111110101011101000011111000000000
000000000000000000000011010000001001000011110000000000
000000000000000001100000000101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001001000000000000000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000001110001000000000000111000001000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000011101000000000000000
000000010000000000000000000101000000000000
011010100000001011100111011000000000000000
000000000000001111100111110101000000000000
110000000000000000000111011000000000000000
010000000000000000000011001101000000000000
000000000001001111100111000000000000000000
000000000000100011000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000011111101000000000000
000010100000000000000000001000000000000000
000000000100000111000000001001000000000000
000000000000000000000000001000000001000000
000000000000000000000000001001001000000000
110000000001010000000000000000000001000000
010000000000000000000000001001001000000000

.logic_tile 7 19
000000000100001011100010110101011001111000100010000001
000000000000000011000110100101001000111110100000000000
000000000000000111000111010101100001100110010000000000
000000000000001101000011000000101010100110010000000000
000000000000001111000111001101100000000000000000000000
000000000000000011100100001101000000101001010000000000
000000000000000011100010110101111111111101110010000000
000000000000000001100011000101001110101000010000000000
000000000000000000000000001111001000101101010000000000
000000000000000001000000000011111000101110010010000000
000010000000000011100000000001101001010100000000000000
000000000000001001000010110001111100100000010000000000
000000000000000000000111010001011011000000100000000000
000000000000000000000110011111011101010100100010000000
000010100000000001100000001101001101010111100000000000
000000000110001001000000000101101001001111100000000000

.logic_tile 8 19
000000000000000101100010100111000000001100111000000100
000000000000000000010010100000001001110011000000000010
000000000000000111000000010101101000001100111000000100
000000000000000000100011000000001001110011000000100010
000000000000100101000010110101101001001100111000000000
000000000001011101100110100000001101110011000000000011
000000000000000101000010100111001001001100111000000000
000000000000000101000100000000001110110011000000000010
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001011110011000000000010
000000000000000001100000010101001000001100111000000000
000000000000000000100010010000001010110011000000000010
000000000000001001100000000001001000001100111010000000
000000000000001001100000000000001011110011000000000011
000000000000001000000000000001101001001100110000000001
000000000000001001000000001101101000110011000000000010

.logic_tile 9 19
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001011100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000100000000
110000000000000000000010110000010000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100001000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000110000000001000001100111110000000
000000000000000000000000000000001100110011000000010000
001000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000001010001100000000000001000001100111100000000
000000000000100000000000000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000010101101000001100111100000000
000000001110000001000010000000000000110011000000000000
000001000000000000000110000000001001001100111100000000
000000100000000000000000000000001000110011000000000000
000000000001010000000000000111101000001100111100000000
000000001110100000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 11 19
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000010111001000001100111100000001
000000000000000000000010000000000000110011000000010001
001000000000000001100000010000001000001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000

.logic_tile 2 20
000000000000000101100110110000011100000100000100100000
000000000000000000000010000000000000000000000000000000
101000000000001000000000000000000001010000100000000000
100000000000000101000000000001001111100000010000000000
010000000000000101100000000001011111000000000000000000
010000000000000000000000000101111000010000000000000000
000000000000000000000010100101101110011110100000000001
000000000000000000000100000000101001011110100000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000101000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001101110000100000000000001
000000000000000101000010110000001001000100000010100000

.logic_tile 3 20
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000010101000001010000001010000000000
000000000000001111000000001101000000000010100010000010
000000000000000001100010100111100000000110000000000000
000000000000000000000010101011001111000000000000000000
000000000000000101100110110101111001001101010000000100
000000000000000000000010111011111001001111110000000010
000000000000000000000000011011101010000000000000000000
000000000000000000000010100001111001000000100000000000
000000100000000000000000011011001010101000000000000000
000000000000000000000010100101000000111100000000000000
000000000000000101100000001000000000100000010000000000
000000000000000000000000000001001001010000100000000000

.logic_tile 4 20
000000000000000000000000000101001000001100111000000000
000000000000000000000010100000100000110011000000010000
011000000000000101000000011011101000000100100100100000
100000000000000000000010001011101100000000001000000000
010001000000000000000011110011100001000000000100100000
110010100000000000000110000011101101000110001000000000
000000000000000011100110001001011100000000000100100000
000000000000000000000000001011110000000001011000000000
000000000000001001100000001001111100000000000100000000
000000000000000001000000001011010000000001011000000110
000000000000000001100110011000011101000010000100000000
000000000000000000000110011011011100000001000000100000
000000000000000000000000001000011101000001110100000000
000000000000000000000000001011011011000010110000100000
010000000000000000000000000001100001001100110000000000
110000000000000000000000000000101100110011000000000000

.logic_tile 5 20
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000100000100011100000000000000000000000
000001000000010000100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011100000000000000000
000000000000000000000000000000000000000000
010000100000000000000000000000000000000000
110001000110000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000011111100000111111110000000000
000000000000000000000010100101000000000000000000000000
000000000000000011100111000101111110010000000000000000
000000000000000000100100001101101101010110000000000000
000000000000000000000011101001111110010000000000000000
000000000000000000000000001011111111010110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011111111101111010110100000000000
000000000000000000000010110101011111001111110000000000
000000000000001011100010000000000000000000000000000000
000000000000001101000010110000000000000000000000000000

.logic_tile 8 20
000000000000000000000111010111111011100101100000000000
000000000000010000000110100000101001100101100000000000
001000000000001011100011111001101001010010110000000000
100000000000000001000010101011011000100000100000000000
110000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001101011001001001010000000000
000000000000001011000000000101011111000101100000000000
000000000000000000000000000001011000101000000000000000
000000000000000000000010000000110000101000000000000000
000000000000000000000110000000011110000100000110000000
000000000000000000000110000000010000000000000000000000
000000000000000000000000001001100000111111110000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000110111001000001110000110000000000
000000000000000000000010001011101000001111000000000000

.logic_tile 9 20
000000000000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000
001000000000000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000000001100110000000000000000000100100000000
010000000000000000100100000000001110000000000000000000
000000000000001101100111100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000101001011000000000000000000
000000000000000000000000001011101010010000000000100001
000000000000101001100000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
010000000001000000000000000000000000000000000100000000
110000000000000000000000000111000000000010000000000000

.logic_tile 10 20
000000000000000001100010100101001000001100111100000000
000000000000000000000010100000000000110011000000010000
001000000000000101000000000000001000001100111100000000
000000000000000000000010100000001000110011000000000000
000000000000001101000110000000001000001100110100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000010111011001000000000000000000000
000000000000000101000010001101111000000010000000000000
000000000000000000000000011000001001001111010000000000
000000000000000000000010000111011111001111100000000110
000000000000000000000000000101001010010100000000000000
000000000000000000000000000000010000010100000000000000
000000000000000000000000001101011001000010000000000000
000000000000000000000000001101001001000000000000000000
000000000000000001100110101000011110000100000001000100
000000000000000000000000000101001001001000000010000000

.logic_tile 11 20
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001100000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000010000000000000000101100000000000000000000
000000000000000101100000010111100000000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001001100000000101000000000000001000000000
000000000000001001100000000000001101000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000110010000001000111100001000000000
000000000000000000000110010000000000111100000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
001000000000000000000010100101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000111001000001100110100000000
000000000000000000000010100000100000110011000000000000
000000000000000101000000001001011011000010000000000000
000000000000000000000010101101001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010111001010000000100000000000
000000000000000000000010000101111111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000001101100000010111100000000000001000000000
000000000000000101000011010000000000000000000000001000
000010100000001000000000000001000001000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000001011000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001100000010001100000000000001000000000
000000000000000000100010010000001000000000000000000000
000001000000000000000000000101000001000000001000000000
000010100000000000000000000000101000000000000000000000
000000000000001000000110000000001000111100001000000000
000000000000001001000100000000000000111100000000000000

.logic_tile 3 21
000000000000001000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
101000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000011000000000000000000000001000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000010000000000000000000101000000000000
011000000000000111100000001000000000000000
000000000000000111100011100001000000000000
010000000000000111100011101000000000000000
110000000000000000100000000101000000000001
000000000000000011100111001000000000000000
000000000000000000100100000011000000000000
000000000000000000000111101000000000000000
000000000000000000000000001101000000000000
000000000001010011100000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000000011000000001000000
000000000000000000000011100111001001000000
010000000000000111000000010000000001000000
010000000000000000000011011011001111000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000110001001000000000000000000000000000
000001000000100011000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000001
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000001
000000000000000000000000000000000000000000
010010000001000000000000000000000000000000
010001000000100000000000000000000000000000

.logic_tile 7 22
000001000000000000000000000101101011100000010000000000
000000000000000000000000001101011110101000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000111011010100000000000000000
000000000000000000000010111101001101111000000000000010
000000000000000011100000001001101011100000010000000000
000000000000000000100010110011111010010000010000000010
000000000010000000000000000101011011100000000000000000
000000000000000111000000001101001101111000000000100000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011110000001010010000000
000000000000000001000000000001010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000001000000000001000000000000000
000000010000001111000000001001000000000000
011000000000000011100011110000000000000000
000000000000000000000011100101000000000000
110000000000001000000111001000000000000000
010000000000000011000100001101000000000000
000000000000000111000111011000000000000000
000000000000000111000011010001000000000000
000000000000000000000000000000000000000000
000000000000000000000010001101000000000000
000000000001000000000000001000000000000000
000000000000101111000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101001000000000
110000000000000000000000001000000001000000
010000000000000000000000000101001011000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000100000000000000000001
000000000000000111000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
010000000001010000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000001000000000000000000000000000
000000010000001111000011100001000000000000
011000000000000000000000001000000000000000
000000000000000111000011100111000000000000
010000000000000000000000001000000000000000
010000000000000000000000000001000000000001
000000000000000011100111000000000000000000
000000000000000000100100000111000000000000
000000000000000111100000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000001111000000010000000001000000
000000000000001011000011100111001011000001
010000000000001000000000000000000001000000
110000000000001101000011100011001111000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000000000000000000000001
000000000000000011100000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000001
010000010001000000000000000000000000000000
110000010000100000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001101010000000000000000000
000000000000000000000011010101110000010100000010000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001110110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000001110000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
001000111000000000
000000000000000000
000000000000000000
000000000000000000
100000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 13 31
000001011000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000001110000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111000
001000000000000100
000000000000000000
000010000000000000
000010110000000000
000000111000110010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000001110001100000
000000000000011001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000001110000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000001010000000110
000000001000010100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 13
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ff7fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffff88207f77ffffffffffffffffffffffffffffffffffa8
eaae00001555ffffffffffffffffffffffffffffeeff00005537ffffffffffff
ffffffffffffffffffffffffaae800001111ffffffffffffffffffffffffffff
ffffffffa88800000001ffffffffffffffffffffffffffffa8aa00000101ffff
0000775fffffffffffffffffffffffff8880000000007fffffffffffffffffff
ffffffffffffffff0000000000005557ffffffffffffffffffffffff80000000
0000000000001511ffffffffffffffffffffffff0000000000001555ffffffff
ffffffffffffffffffffffff0000000000001101ffffffffffffffffffffffff

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
8068000000100f0a061850a500a0000001410b041a41e11e08e0000005240d02
000001410b04005b00f00000000005250b040870a05a0000000007860d0210e1
07800708087500a0000000000782020d00f200a0000000100e09081600f80080
0f0200f60000000001400b040e1000fa0000000005200d020a5100e800000000
40b400000000012407090a5100a80000000004830f040875008000000010030c
0000000003840f0720d28028000000100d020e1e906900800000014007091a4b
00100b040a52a05a00a0000001400d0218698078008000000520070950a500f0
0d0210e3a55a08a000000524061850ad87780080000006830a5170870ef00000
10eb0af00080001000f000f541bc0ef00000005000f000f725d20ae000000141
00870080005100ff00fe85780ae00000007400d310eb07f008a0000000f000f1
0000007500fe00f80df80080000000a5085325d506f00000001000ff00ff21d2
007000b4001e00e000000010860910e12cdc00e00000005100ff10ea00c30a14
030c0a140000000010410e0107f70da808420000007000f020c30d020a600000
08420000000001500e0100f00f000028000012e0e1150aeb0f100080000040b0
0000000001500a1401240f10008000100ad000f001a40a600000000000f00708
00000150004a70870ae00000001008960000502500800000000002e10f0008a0

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
8877008800000000000000000000001500ff55a2887700ff00ff00ff00ff00ff
007f00f700ff00f700ff45b2887700f700ff00ff00ff00ff00ff00ff00ff45b2
00ff15e28877008000000054000000140064001500ff15e288770094003f00ff
00000000000000000000001d00ff15e208f70080000000000000000000000015
f609aa5500fe116e289700fb00d6003f007b806e00fe00ff00ff116e28d50088
ffff80807f7fffffffffffffffffffff00fe11ee629d41bebf40dd227f80ff00
00ff11fb5757ffff80f701efffffffffa8fd00eeffffffffeeef00feffffffff
4ecf77f7ffffe1e19ebe5575ffffbdfd86fe016fffffeafb04ff00b37f7ffefe
ffffeeee007d00caffffffff889d00c2bfbffffffbfbebff6a7afffffefeb4b5
80d700f700bf15bdaabb00ff00ff11bbfefe007700ff01abffffa8bd008801eb
007710ab379dfda8805500ee6f01eafb009900ff00777e7e00fe00ff00df57df
917bffffaaaa7d28ef019191efeec85100ff5c08fefe482200ff0499d757a3d4
7f7fffff106e025557dfffffa8fd00ff55fdffffeeef00ff15bfffffffff95e2
eeee51bbaebb55ddffff90c6efee15bfffffaabff7770967ffffeeef17bda0d7
d757fefe7f003f2ab319ffff3740f67630467f7f83d45757bda8dd55dd88d757
0000000000000000000000005555fffffffffffffefe0000ffffeeee0101f780

.ram_data 19 5
ff00ff00ff00ff31ffdffbaeff00ff00ff57ffa8ff00ff00ff00ff7ffffffb8c
ff00fe01ff00ff00fffffffeff00ff00ff00ff11ff00ef10ff00ff00ff57ffe8
ffffffffff00ff00ff00ff00ff00ff167f80ff01ffffffffff00ff007f80ff10
57a8ff00ff00ff2cf708ff11ffffffffff80ff00ff00ff00ff00ff56f708ff11
f708ff00fffffffeff00ff0044bbff00ff00ff20f708ff01ffffffffff00ff00
ff00ff0020df3fc0ff00ff007f80ff00ff00ff00ff00ff0000ffff00ff00ff00
15eaea157f80ff00ff00ff00ff00ff0000ff15ead728fe017f80ff00ff00ff00
fff4ff2eff69ffaf00ff00ff14eb2ad57f80ff00ff00ff00ff00ff0000ff10ef
00ff00dd00ff01fefffeffbfffffffffffffffff00ff00ff00ff00ffff26ff93
ffffffffffffffffffffffff00ff000000ff11efffffffffffffffffffffffff
ffffffff88f70015009555bfffffffffffffffffffffffff807e0001003315fb
55aaff77ffffffffffffffffffffffffeb98009500d577ddffffffffffffffff
ffffffffffffffffeaef809d57ffffffffffffffffffffffffffffffebff801d
feee005557ffffffffffffffffffffffffffffffeeea009557ffffffffffffff
fffffffffffffffffffffffffffe005557ffffffffffffffffffffffffffffff
ffffffffffff805557ffffffffffffffffffffffffffffffffff00d557ffffff

.ram_data 6 19
0000000000f00020000000000000001000e00080000000000000005000b00000
1041a45a08a000000000000050258378008000000000000070870cf000000000
04fb0080000000000010e01f02fc0000000000001041a05f08e2000000000000
0000000000001041827c00e8000000000000502508f300a00000000000007087
00000000502508f300a0000000000000619600fc0080000000000010a45b00f2
0010e11e00fc0080000000001041a45b00f20000000000001041827c00e80000
a45b87780080000000007087926d0ef0000000000000708708f300a000000000
0ff00080000010418778a55a0ef0000000001041e11e25da08a0000000005025
0080000041340ff0877802f00000000061965aa50ff008a000000010a55a6996
000061965aa5877828c20000001087784bb40bf000a0000010410ff02dd20cf0
e11eb04b96698028000010418778e11e1ee10080000050251ee1a55a4ab40000
d02df00f008000005025d22d619668960000000070876896a55aa04a00000010
a04a000000005025e01ef00fa04a000000007087b04bf00f802800000010f00f
000000f070878078f00f0080001000f0f00f10e1e01e0000005010e1e01e50a5
0d0270878678a04a000005200618f00f1ae18028000006811a41e11e58a50080
70878678008000100e090e10f00f0af0000001410b041a41e11e08e000000140

.ram_data 19 11
ffffffff0080000000001101ffffffffffffffffffffffff0000000000001101
00000001ffffffffffffffffffffffff0088000000000110ffffffffffffffff
ffffffffffffffff00ea0000000000007fffffffffffffffffffffff00ea0000
00b90080000000007777ffffffffffffffffffff007f008000000000777fffff
7777ffffffffffffffffffff00fb0000000000007777ffffffffffffffffffff
ffffffff00d700c0000000007f77ffffffffffffffffffff00d7000000000000
002800017f77ffffffffffffffffffff00ff00ee000800007f77ffffffffffff
ffffffffffffffff00fe007e00aa0014ff7fffffffffffffffffffff00ff00ee
007f0000005701fbffffffffffffffffffffffff00fe0066004700cdffffffff
ffffffffffffffffffffffff00d60000000111bfffffffffffffffffffffffff
ffffffff88a90000000155d7ffffffffffffffffffffffff80ca0000000115fd
5557fffffffffffffffffffffffffffffbad00800044775fffffffffffffffff
ffffffffffffffffeaef88805777ffffffffffffffffffffffffffffebff8088
feee00005777ffffffffffffffffffffffffffffeeee00885777ffffffffffff
fffffffffffffffffffffffffffe00005777ffffffffffffffffffffffffffff
ffffffffffff80005777ffffffffffffffffffffffffffffffff80005777ffff

.ram_data 6 9
7f00ff00e51213e8ff00ff005827d708ff00fe000000ff00ff00ff00ff00ff00
2a2a7f00ff00d4002320ff00fe00ff00b582ff00fb11eeaddf00ff00a8441045
bf54b946ff00ff00d72215eaff00fe00622277a8ff00af004e017780ff00ce46
ff00ff00ab44ff00ff00dc127f00ff00ff006a1c7f00ff00fe0100feff00ff00
5f28ff00ce6743c77f80ff002abf6d7eff00fe0180e6fdaaff00ea15eb057788
cfdffdaaff00f57f3bfff788fe01e7effcffff00ee10bdfdd3ceff00bf55d4d5
ea400001ffa8ff00a8085550ff08ff01ee11f967ff00fa1513d31deeff00e846
ff00ea0020c17f00ff00a8108124ff00ff0080441582ff00fe0000765708ff00
df00ff00a94491427f00ff00de00e700ff00ff00906215aaff00fe0040b15708
0000000000000000000000000000000000000000fe0000001500ff00ea00a900
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 3
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff57ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff77ff80ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff7fff88ff00ff00ff00ff00ff00ff00ff00ff00ff7fff88
fffffffeff00ff00ff00ff00ff00ff00ff00ff11ffffffeeff00ff00ff00ff00
ff00ff00ff7eff00ff00ff55ffffffffff00ff00ff00ff00ff66ff00ff00ff15
ff00ff77ffffffffff0057a8f708ff00ff7fff00ff00ff57ffffffffff00ff00
bb44ff77bfc8ff15ffffffaaff00ff55ffffffffee117fd7dd22ff11ffffffa8
ffffffaaff00ff00ff00ff00bd42ffeffbaeff15ffffffaaff00ff00ff00ff00
ff00ff00dd22ff7bfeefff15ffffffaaff00ff00ff00ff00fd03ffffeffaff55
ff2257a8ff00ff00ff00ff00ff00ff00d728ff47ffaa7f80ff00ff00ff00ff00
ff00ff00ff00ff007f80ff00ffacfd82ff00ff00ff00ff00ff00ff00f708ff54
ff00ff99ff55ffaaff00ff00ff00ff00ff00ff00ff00ff80ff15bfe8ff00ff00
ff00ff00ff55ff88ff00ff00ff00ffffff67fbaeff00ff00ff15ff80ff00ff00

.ram_data 6 25
00000000007000c0000000000000000000f00020000000e00000000000600000
0010e11e02e00000000000001041a45a08a0000000000000005000b000000000
817e00a8000000000000708704fb008000000000000070870cf0000000000000
0080000000000010a45b00f20000000000001041a05f08e20000000000005025
000000001041827c00e8000000000000502508f300a0000000000000619600fc
0000708708f300a0000000000000619600fc0080000000000010a45b00f20000
e11e25da08a0000000001041a45b00f20000000000005025827c00e800000000
0ff008a0000000007087926d0ef0000000000010f00f49b60ae0000000001041
00a0000010418778a55a0ef00000000050251ee187780ae00000000061965aa5
000041340ff0877802f00000000025d21ee10ef008e00000001087784bb40bf0
61965aa5877828c200000010a55a78870ff08028000010418778e11e1ee10080
b04b9669802800001041b44bd02d5aa5008000005025d22d6196689600000000
f00f008000001041f00f7087e01e000000005025e01ef00fa04a00000010e11e
0000007050a5a05a70878028000000f070878078f00f008000000010f00fd02d
0b045825a55a6096000001400d0270878678a04a0000005010e1e01e50a5a04a
5825a55a00a0000007820708708786780080000006811a41e11e58a500800010

.ram_data 6 11
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff57fe00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff77ff80ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff7ff788ff00ff00ff00ff00ff00ff00ff00ff00ff7fff88ff
fffffeef00ff00ff00ff00ff00ff00ff00ff11ffff77eedb00ff00ff00ff00ff
007f00ff7ef700ff00ff55ffffffffff00ff00ff00ff00ff66df00ff00ff15ff
00ff57fdffffffff00ff0055007700ff7ffe00ff00ff57fdffffffff00ff0088
00aa00ff00bb11ffffffa8ff00ff55bffffffffe00ee0077009d00ffff7e08f7
ffffaaff00ff00ff00ff00ff00b900ff00fb15ffffffaaff00ff00ff00ff00ff
00ff00ff009d00ff00ee15eaff00a85700ff00ff00ff00ff00bd00ff00ef15ff
00fe005700ff00ff00ff00ff00ff00ff009500ff00fe007f00ff00ff00ff00ff
00ff00ff00ff00ff001700ff00ff00dd00ff00ff00ff00ff00ff00ff001000ff
007700ff00ff00fb00ff00ff00ff00ff00ff00ff007f00ff00ff00bd00ff00ff
00ff00ff15ff88ff00ff00ff005500ff00ff00eb00ff00ff11ee00ff00ff00ff

.ram_data 6 7
7f7fffff80801111ffffffff00005757fffffefe0000ffffffffffffffffffff
002a7f7fffff80d40121fffffefe00ff1595ffffeafb00ee5757ffffa8a80000
aafd45baffffffff88f753adfffffefe00625db7ffffbaaf410ef757ffff88ce
ffffffaafd47ffffffffed92ff15fffffffe956af75fffffeffaff00ff77ffff
fff7ffffbdb9fdbcffffffffe7d5b793ffffffffb97fd757ffffffff15feffff
58107f57ffff9b8ae7c4ff7fffff48089b03ffffffff63427f3dffffebea9f0b
bbfbffff57ffffffd5fdaaff77fffeff77888877ffffffefecec91ffffffffbf
fffffbfbf5f57f7ffffffcfce7e7ffffffffe6e6bfbffffffefeffffdfdfffff
df57fffffda8d7007f7fffffde88e781fffffffff2f2bfbffffffefef9f9dfdf
0000000000000000000000000000000000000000fefe00001515fffffbeabd00
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 3
57ff88f700ff00ff00ff00ff00ff55bfffff805557ffffffffffffffffffffff
ff00ff00ff65ffb1ffff805557fff79dffffffffffffffffffffff91ffff8055
ffff801757ddf7887f80ff00ff00ff00ff00bf51ffff805557fdf788ff20ff10
002900cc00dc001300931555ffff801757fd84fb33ccda257d822fd0e11eb55b
00ff15fffeff001115bb88800000000000210080002215f7fffe001555bf88c4
00000000000000000000000000000000fefe0011116788d700bf00ff007f00ff
00ff00ea00000000003300ee0000000000000000000000000000000000000000
08010080000061218a000020000015008600006e0000001104ea003300000000
00000000002800420000000000000000000000001101eb28001000000000b484
005700f700bf00a8001100ff00ff00aa0000007700ff00aa00000015008800ea
007710ab22885500805500ee6e000011009900ff0077000000fe00ff00df0088
806a000000005500ee0000000100881100ff54000000482200ff049980002354
00000000106e025500880000005500ff00a80000000100ff00aa000000001562
000040aa0411008800001046010000aa00000015800008660000000102a82057
800000007f001500a20800003740800030460000035400001500880055008000
0000000000000000000000000000000000000000000000000000000000007700

.ram_data 19 7
577788f700ff00ff00ff00ff00ff15ffffff80007757ffffffffffffffffffff
0000000000001511ffff800057778080000000000000000000001511ffff8000
ffff800057558080000000000000000000001511ffff80005777808000000000
000000000000000000001555ffff800057558080000000000000000000001511
00005515feff000015118880000000000000000000001555ffff008055178880
ff0080007f00ff00ff00ff00ff00ff00fefe0000111188800000000000000000
00ff11ea5700ff00803301eeff00ff00a8000000ff00ff00ee000000ff00ff00
46097780ff00a161148a5520ff00a8150086016eff00ea1100ee00337f00fe00
ff00ee0000280040ff00ff0088000000bf00ff00eb1128eb6a10ff00fe0084b4
80570080001715a8aa1100ea001111aafe00007700fe01aaff00a815008801e2
002210233788fd00804400466f00ea110099001500777e0000fe000100df5788
916aff00aa007d00ef009100ef00c81100895c00fe00482200a80499d700a354
7f00ff00106e02555788ff00a85500ff55a8ff00ee0100ff15aaff00ff009562
ee0051aaae115588ff009046ef0015aaff00aa15f7000966ff00ee0117a8a057
d700fe007f003f00b308ff003740f60030467f0083545700bd00dd00dd00d700
0000000000000000000000005500ff00ff00ff00fe000000ff00ee000100f700

.ram_data 6 21
00a0000001410e090a5060960080000005250b040870a05a0000000007820708
000005240c03007c00e0000000000782020d00f200a0000000100f0a061850a5
0e010f0000f60080000001400b040e1000fa0000000001410b04005b00f00000
0e1800ea00000000012407090a5100a80000000007800708087500a000000010
20c20000000003840f0720d2802800000010030c0f0200f60000000000410d02
000000100b040a52a05a00a00000014007091a4b40b40000000004210f05483c
01410d0210e3a55a08a000000520070950a500f00000000006810e14609600e0
00f110eb0ff00080000002c30a5170870ef0000000100b0c0874e11e0ae00000
21d20ef00000007000d200f725d20af00080007000f000fe877808a0000000f0
08a000002087085310eb07f008a5008000f2007d40bc0ff00080001000ff00ff
0010860900f725d506f00a1400100186007c86760ae00000005100f010ea0bfa
0e0110e12cdc05a00a6010410a1441b5827200a000000061001e34c608f80000
877f08e90f10008041240a140fff0780002800000160082506f6008000001041
01240a60000005600a1401e00e01008000000582060904a10080000005600a14
008000000560084205820e500000001007080a140a140000000007a0085200f0
000004610038e11e08a0000000410f00094208420000000002a5008000005025

.ram_data 6 5
00ff00ff001700ff00ff00eb00ff00ff55ffa8ff00ff00ff005700ff00ff00eb
00ff00ee007f00ffdd77ecff00ff00ff001100ff00ff00ea00ff00ff57fda8ff
ffffffff00ff00ff0000005700ff00ff007f01fefffdfeff00ff00ff00010077
00000001001100ff005711efffffffff00ff00ff00000041009b00ff007711ef
007700ff00ff00ff00ff00ff00000000001100ff007701fffffffffe00ff00ff
00ff00ff0000000000000088007700ff00ff00ff00ff00ff00000000001100be
00000000007700ff00ff00ff00ff00ff0000000000000000007700ff00ff00ff
00ff00ff00ff00ff0000000000000000007f00ff00ff00ff00ff00ff00000000
000000010000000100ff00ff00ff00ff00ff00ff000000000000000000ff00ff
00ff00ff00ff00ff00ff00ff000000570080001100ff00ff00ff00ff00ff00ff
00ff00ff0088017e008a005500ff00ff00ff00ff00ff00ff008000d700880015
807d00ff00ff00ff00ff00ff00ff00ff00a9116e00aa005700ff00ff00ff00ff
00ff00ff00ff00ff00fb15ea887700ff00ff00ff00ff00ff00ff00ff00fb15e2
00fe15ea885700ff00ff00ff00ff00ff00ff00ff00ef15e2885700ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff552a885700ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff55a2887700ff00ff00ff00ff00ff00ff00ff00ff55a2887700ff

.ram_data 6 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
00000000000000000000001000a00000006000000000000050a5867800000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 clk_in$SB_IO_IN_$glb_clk
.sym 6 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 7 $PACKER_GND_NET_$glb_clk
.sym 8 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 9 clk_out_$glb_clk
.sym 10 frame_rate_$glb_clk
.sym 11 counter[21]_$glb_clk
.sym 1132 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 1133 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 1134 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 1212 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[3]
.sym 1389 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 1394 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 1544 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 1545 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 1547 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 1548 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 1549 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 1551 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 1754 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 1756 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 1757 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[2]
.sym 1759 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 1849 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 1851 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 1966 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 1967 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 1968 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 1969 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 1970 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 1971 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 1972 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2076 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 2077 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 2078 $PACKER_VCC_NET
.sym 2082 new_x2[9]
.sym 2083 $PACKER_VCC_NET
.sym 2190 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 2191 new_x2[9]
.sym 2192 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 2193 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 2194 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 2195 new_x2[3]
.sym 2196 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 2197 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 2243 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 2245 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 2263 u_controller2.buttons_SB_LUT4_I1_O
.sym 2286 char_y2[4]
.sym 2289 new_x2[3]
.sym 2398 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2399 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2400 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2401 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2402 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 2403 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 2444 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 2446 u_controller2.buttons_SB_LUT4_I1_I2
.sym 2451 new_x2[3]
.sym 2455 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 2456 u_controller2.buttons_SB_LUT4_I1_O
.sym 2457 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 2459 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 2501 char_y2[6]
.sym 2607 new_y2_SB_DFFSS_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 2653 char_y2[4]
.sym 2660 char_y2[5]
.sym 2667 char_y2[5]
.sym 2700 char_y2[7]
.sym 2703 char_y2[8]
.sym 2815 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 2817 char_y2[6]
.sym 2819 char_y2[7]
.sym 2905 new_y2[2]
.sym 2911 $PACKER_VCC_NET
.sym 3032 $PACKER_VCC_NET
.sym 3250 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 3251 y_vel2[1]
.sym 3252 y_vel2[4]
.sym 3253 y_vel2[7]
.sym 3254 y_vel2[0]
.sym 3255 y_vel2[3]
.sym 3256 y_vel2[5]
.sym 3257 y_vel2_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 3309 $PACKER_VCC_NET
.sym 3321 $PACKER_VCC_NET
.sym 3327 $PACKER_VCC_NET
.sym 3351 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 3355 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 3458 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[0]
.sym 3459 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 3460 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 3461 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 3462 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 3463 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 3518 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 3664 y_vel2_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 3665 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 3666 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 3668 y_vel2[8]
.sym 3744 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 3874 u_controller2.ctr[1]
.sym 3875 u_controller2.ctr[2]
.sym 3876 u_controller2.ctr[3]
.sym 3877 u_controller2.ctr[4]
.sym 3878 u_controller2.ctr[5]
.sym 3879 u_controller2.ctr[6]
.sym 3880 u_controller2.ctr[7]
.sym 4085 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 4086 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 4087 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 4088 latch2_SB_LUT4_O_I3[1]
.sym 4089 latch2_SB_LUT4_O_I3[0]
.sym 4090 u_controller2.NEScount[4]
.sym 4091 u_controller2.NEScount[5]
.sym 4092 u_controller2.NEScount[6]
.sym 4151 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 4312 u_controller2.NEScount[7]
.sym 4313 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 4314 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 4315 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 4318 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 4585 data2$SB_IO_IN
.sym 7302 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 7303 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 7304 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 7305 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 7306 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 7307 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 7308 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[3]
.sym 7309 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 7449 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 7450 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7451 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 7452 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7453 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7454 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7455 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 7456 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7509 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7513 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 7514 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 7519 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7536 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 7537 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7541 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 7543 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7549 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7550 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 7596 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 7597 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 7598 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 7599 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7600 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7601 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7602 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7603 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 7609 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 7625 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 7629 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 7743 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 7744 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 7745 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 7746 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 7747 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 7748 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 7749 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 7750 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 7764 u_marco_rom.mem.0.0_RADDR_2
.sym 7769 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 7774 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7776 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7778 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7785 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7787 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 7788 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7790 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 7793 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7796 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[2]
.sym 7798 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7802 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7804 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7805 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 7806 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 7807 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 7818 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 7819 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7820 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7823 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 7824 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7835 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 7837 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7841 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 7842 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7843 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7844 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 7847 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[2]
.sym 7848 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7849 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 7860 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7861 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 7862 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 7890 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 7891 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 7892 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 7893 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 7894 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 7895 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 7896 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 7897 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 7904 col[3]
.sym 7907 $PACKER_VCC_NET
.sym 7910 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7912 $PACKER_VCC_NET
.sym 7914 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7915 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 7916 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 7917 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 7919 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 7923 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7924 new_x2[7]
.sym 7925 u_controller2.buttons_SB_LUT4_I1_O
.sym 7948 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 7949 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7958 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7959 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7960 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7961 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7962 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 7970 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 7971 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 7972 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7973 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 7982 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7983 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7984 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 7985 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7988 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7989 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 7990 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 7991 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8000 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 8001 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8002 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 8003 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 8037 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8038 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8039 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 8040 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8041 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8042 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 8043 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 8044 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 8061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8062 buttons2[0]
.sym 8063 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 8064 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8066 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8068 buttons2[1]
.sym 8069 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8070 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8071 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8080 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 8083 new_x2[3]
.sym 8085 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8089 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 8093 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8094 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 8095 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8096 u_controller2.buttons_SB_LUT4_I1_O
.sym 8097 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8100 $PACKER_VCC_NET
.sym 8104 $PACKER_VCC_NET
.sym 8105 $PACKER_VCC_NET
.sym 8106 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8108 new_x2[7]
.sym 8110 $nextpnr_ICESTORM_LC_44$O
.sym 8112 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8116 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8117 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8118 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 8119 $PACKER_VCC_NET
.sym 8120 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8122 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8125 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 8126 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8128 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8130 $PACKER_VCC_NET
.sym 8131 new_x2[3]
.sym 8132 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8134 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8136 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8137 $PACKER_VCC_NET
.sym 8138 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8140 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8142 $PACKER_VCC_NET
.sym 8143 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8144 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8146 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8148 $PACKER_VCC_NET
.sym 8149 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 8150 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8152 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8154 $PACKER_VCC_NET
.sym 8155 new_x2[7]
.sym 8156 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8157 u_controller2.buttons_SB_LUT4_I1_O
.sym 8158 frame_rate_$glb_clk
.sym 8184 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 8185 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8186 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 8187 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 8188 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8189 u_controller2.buttons_SB_LUT4_I1_O
.sym 8190 char_y2[0]
.sym 8191 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 8196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8198 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 8200 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 8203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8211 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8214 $PACKER_VCC_NET
.sym 8217 row[0]
.sym 8218 new_x2[9]
.sym 8219 $PACKER_VCC_NET
.sym 8220 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8226 new_x2[9]
.sym 8228 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8229 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 8231 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 8232 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 8235 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8238 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 8239 $PACKER_VCC_NET
.sym 8242 char_y2[4]
.sym 8243 u_controller2.buttons_SB_LUT4_I1_O
.sym 8244 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 8245 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8248 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8249 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 8250 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8254 char_y2[6]
.sym 8257 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 8259 $PACKER_VCC_NET
.sym 8260 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 8261 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8264 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8265 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8266 new_x2[9]
.sym 8267 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 8270 char_y2[6]
.sym 8276 char_y2[4]
.sym 8283 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8288 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8289 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8290 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 8294 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 8295 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 8296 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 8297 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 8301 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 8304 u_controller2.buttons_SB_LUT4_I1_O
.sym 8305 frame_rate_$glb_clk
.sym 8332 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8333 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 8334 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8336 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8343 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 8344 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 8345 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8347 new_x2[9]
.sym 8348 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8352 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 8355 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 8361 u_controller2.buttons_SB_LUT4_I1_O
.sym 8362 new_x2[3]
.sym 8363 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 8365 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 8366 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 8372 $PACKER_VCC_NET
.sym 8384 char_y2[4]
.sym 8394 char_y2[9]
.sym 8396 char_y2[6]
.sym 8399 char_y2[5]
.sym 8400 char_y2[7]
.sym 8403 char_y2[8]
.sym 8404 $nextpnr_ICESTORM_LC_64$O
.sym 8406 char_y2[4]
.sym 8410 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8412 char_y2[5]
.sym 8416 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8418 char_y2[6]
.sym 8419 $PACKER_VCC_NET
.sym 8420 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8422 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8425 char_y2[7]
.sym 8426 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8428 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8431 char_y2[8]
.sym 8432 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8434 $nextpnr_ICESTORM_LC_65$I3
.sym 8436 char_y2[9]
.sym 8438 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8444 $nextpnr_ICESTORM_LC_65$I3
.sym 8447 char_y2[7]
.sym 8480 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 8481 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 8482 new_y2[4]
.sym 8483 new_y2[3]
.sym 8484 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 8485 new_y2[2]
.sym 8490 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 8493 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8495 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8498 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8499 new_x2[9]
.sym 8500 $PACKER_VCC_NET
.sym 8501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 8503 new_y2[0]
.sym 8504 char_y2[9]
.sym 8505 new_y2[3]
.sym 8507 new_y2_SB_DFFSR_Q_4_D
.sym 8509 new_y2_SB_DFFSS_Q_2_D
.sym 8511 new_y2_SB_DFFSR_Q_2_D[3]
.sym 8531 new_y2_SB_DFFSR_Q_4_D
.sym 8533 new_y2_SB_DFFSS_Q_2_D
.sym 8535 new_y2_SB_DFFSR_Q_2_D[3]
.sym 8537 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 8538 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 8539 new_y2_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 8541 $PACKER_VCC_NET
.sym 8544 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 8545 new_y2_SB_DFFSS_Q_3_D
.sym 8546 new_y2_SB_DFFSS_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 8549 $PACKER_VCC_NET
.sym 8551 $nextpnr_ICESTORM_LC_59$O
.sym 8553 new_y2_SB_DFFSS_Q_3_D
.sym 8557 new_y2_SB_DFFSS_Q_3_D_SB_CARRY_CI_CO
.sym 8559 $PACKER_VCC_NET
.sym 8560 new_y2_SB_DFFSR_Q_4_D
.sym 8563 new_y2_SB_DFFSS_Q_2_D_SB_CARRY_I0_CO
.sym 8565 new_y2_SB_DFFSS_Q_2_D
.sym 8569 new_y2_SB_DFFSS_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 8571 new_y2_SB_DFFSS_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 8573 new_y2_SB_DFFSR_Q_2_D[3]
.sym 8575 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 8577 $PACKER_VCC_NET
.sym 8578 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 8581 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 8583 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 8584 $PACKER_VCC_NET
.sym 8587 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 8589 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 8593 new_y2_SB_DFFSS_Q_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 8595 new_y2_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 8626 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 8627 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 8628 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 8629 new_y2_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 8630 new_y2_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 8631 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 8632 char_y2[9]
.sym 8638 char_y2[4]
.sym 8641 new_x2[3]
.sym 8646 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 8650 new_y2_SB_DFFSS_Q_D[2]
.sym 8652 new_y2_SB_DFFSR_Q_D[2]
.sym 8654 buttons2[0]
.sym 8655 new_y2_SB_DFFSS_Q_3_D
.sym 8656 buttons2[1]
.sym 8659 new_y2[2]
.sym 8661 new_y2_SB_DFFSS_Q_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 8673 $PACKER_VCC_NET
.sym 8681 $PACKER_VCC_NET
.sym 8688 new_y2[7]
.sym 8694 new_y2[6]
.sym 8695 new_y2_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 8696 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 8698 new_y2_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 8700 $PACKER_VCC_NET
.sym 8701 new_y2_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 8704 $nextpnr_ICESTORM_LC_60$I3
.sym 8706 $PACKER_VCC_NET
.sym 8707 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 8714 $nextpnr_ICESTORM_LC_60$I3
.sym 8724 new_y2[6]
.sym 8735 new_y2[7]
.sym 8746 clk_out_$glb_clk
.sym 8772 new_y2[0]
.sym 8773 new_y2_SB_DFFSS_Q_3_D
.sym 8774 new_y2_SB_DFFSR_Q_4_D
.sym 8775 new_y2_SB_DFFSS_Q_2_D
.sym 8776 new_y2_SB_DFFSR_Q_2_D[3]
.sym 8777 new_y2_SB_DFFSR_Q_2_D[2]
.sym 8778 new_y2_SB_DFFSS_Q_1_D[2]
.sym 8779 new_y2_SB_DFFSR_Q_1_D[2]
.sym 8796 new_y2[9]
.sym 8797 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 8798 new_y2[7]
.sym 8800 u_controller2.buttons_SB_LUT4_I2_O
.sym 8801 y_vel2[6]
.sym 8802 $PACKER_VCC_NET
.sym 8804 new_y2[6]
.sym 8805 y_vel2[2]
.sym 8816 y_vel2[2]
.sym 8817 y_vel2[6]
.sym 8818 y_vel2[3]
.sym 8822 y_vel2[1]
.sym 8823 y_vel2[4]
.sym 8824 y_vel2[7]
.sym 8827 y_vel2[5]
.sym 8836 $PACKER_VCC_NET
.sym 8841 y_vel2[8]
.sym 8844 $PACKER_VCC_NET
.sym 8845 $nextpnr_ICESTORM_LC_68$O
.sym 8848 y_vel2[1]
.sym 8851 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8853 $PACKER_VCC_NET
.sym 8854 y_vel2[2]
.sym 8857 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8859 y_vel2[3]
.sym 8863 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8865 $PACKER_VCC_NET
.sym 8866 y_vel2[4]
.sym 8869 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8871 y_vel2[5]
.sym 8872 $PACKER_VCC_NET
.sym 8875 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8877 y_vel2[6]
.sym 8878 $PACKER_VCC_NET
.sym 8881 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 8883 $PACKER_VCC_NET
.sym 8884 y_vel2[7]
.sym 8887 $nextpnr_ICESTORM_LC_69$I3
.sym 8889 $PACKER_VCC_NET
.sym 8890 y_vel2[8]
.sym 8919 new_y2_SB_DFFSS_Q_D[2]
.sym 8920 new_y2_SB_DFFSR_Q_D[2]
.sym 8921 new_y2[6]
.sym 8922 new_y2[8]
.sym 8923 new_y2[1]
.sym 8924 new_y2[5]
.sym 8925 new_y2[9]
.sym 8926 new_y2[7]
.sym 8935 char_y2[8]
.sym 8943 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 8945 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 8947 u_controller2.buttons_SB_LUT4_I2_O
.sym 8951 y_vel2[8]
.sym 8954 $PACKER_VCC_NET
.sym 8955 $nextpnr_ICESTORM_LC_69$I3
.sym 8961 y_vel2[1]
.sym 8963 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 8964 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 8965 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 8971 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 8973 u_controller2.buttons_SB_LUT4_I2_O
.sym 8975 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 8980 y_vel2[0]
.sym 8982 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 8988 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 8991 y_vel2_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8996 $nextpnr_ICESTORM_LC_69$I3
.sym 8999 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9000 y_vel2_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 9002 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9005 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9007 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 9008 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9011 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9012 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9014 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 9017 y_vel2[0]
.sym 9019 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9020 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9023 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9025 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9026 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9030 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9031 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9032 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 9036 y_vel2[0]
.sym 9037 y_vel2[1]
.sym 9039 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 9040 frame_rate_$glb_clk
.sym 9041 u_controller2.buttons_SB_LUT4_I2_O
.sym 9066 u_controller2.buttons_SB_LUT4_I2_O
.sym 9067 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 9068 y_vel2[6]
.sym 9069 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 9070 y_vel2[2]
.sym 9071 u_controller2.buttons_SB_LUT4_I2_1_I3[2]
.sym 9072 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9073 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 9079 new_y2[9]
.sym 9083 new_y2[7]
.sym 9089 $PACKER_VCC_NET
.sym 9097 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 9113 y_vel2[5]
.sym 9116 y_vel2[1]
.sym 9117 y_vel2[4]
.sym 9118 y_vel2[7]
.sym 9119 y_vel2[0]
.sym 9120 y_vel2[3]
.sym 9125 y_vel2[6]
.sym 9127 y_vel2[2]
.sym 9139 $nextpnr_ICESTORM_LC_19$O
.sym 9141 y_vel2[0]
.sym 9145 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9147 y_vel2[1]
.sym 9151 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9154 y_vel2[2]
.sym 9155 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9157 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9159 y_vel2[3]
.sym 9161 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9163 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9165 y_vel2[4]
.sym 9167 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9169 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9171 y_vel2[5]
.sym 9173 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9175 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9178 y_vel2[6]
.sym 9179 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9181 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9183 y_vel2[7]
.sym 9185 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9218 u_controller2.buttons_SB_LUT4_I2_1_O[1]
.sym 9220 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 9230 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 9233 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 9238 buttons2[3]
.sym 9246 buttons2[0]
.sym 9248 buttons2[1]
.sym 9249 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9260 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9262 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 9265 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 9266 y_vel2[8]
.sym 9267 u_controller2.buttons_SB_LUT4_I2_O
.sym 9268 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9271 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 9272 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9278 y_vel2_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 9285 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 9286 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 9288 y_vel2[8]
.sym 9290 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9293 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9294 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9295 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 9296 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 9299 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 9300 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 9302 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 9311 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 9312 y_vel2_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 9313 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 9333 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 9334 frame_rate_$glb_clk
.sym 9335 u_controller2.buttons_SB_LUT4_I2_O
.sym 9362 u_controller2.ctr[0]
.sym 9386 latch2$SB_IO_OUT
.sym 9389 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9395 $PACKER_VCC_NET
.sym 9403 u_controller2.ctr[2]
.sym 9404 u_controller2.ctr[3]
.sym 9408 u_controller2.ctr[7]
.sym 9410 u_controller2.ctr[1]
.sym 9419 u_controller2.ctr[0]
.sym 9422 u_controller2.ctr[5]
.sym 9429 u_controller2.ctr[4]
.sym 9431 u_controller2.ctr[6]
.sym 9433 $nextpnr_ICESTORM_LC_63$O
.sym 9436 u_controller2.ctr[0]
.sym 9439 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 9441 u_controller2.ctr[1]
.sym 9443 u_controller2.ctr[0]
.sym 9445 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 9448 u_controller2.ctr[2]
.sym 9449 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 9451 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 9454 u_controller2.ctr[3]
.sym 9455 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 9457 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 9459 u_controller2.ctr[4]
.sym 9461 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 9463 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 9466 u_controller2.ctr[5]
.sym 9467 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 9469 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 9471 u_controller2.ctr[6]
.sym 9473 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 9475 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9478 u_controller2.ctr[7]
.sym 9479 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 9481 clk_in$SB_IO_IN_$glb_clk
.sym 9507 buttons2[3]
.sym 9508 latch2_SB_LUT4_O_I3[2]
.sym 9509 u_controller2.buttons_SB_DFFE_Q_E
.sym 9510 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9511 buttons2[0]
.sym 9512 buttons2[1]
.sym 9514 latch2$SB_IO_OUT
.sym 9527 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9528 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[0]
.sym 9531 $PACKER_VCC_NET
.sym 9539 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9543 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9550 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9553 u_controller2.NEScount[4]
.sym 9554 u_controller2.NEScount[5]
.sym 9565 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9571 u_controller2.NEScount[6]
.sym 9572 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9575 latch2_SB_LUT4_O_I3[1]
.sym 9576 latch2_SB_LUT4_O_I3[0]
.sym 9580 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 9582 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9584 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9586 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 9589 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9590 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 9592 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 9595 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9596 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 9598 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 9600 latch2_SB_LUT4_O_I3[1]
.sym 9602 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 9604 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 9606 latch2_SB_LUT4_O_I3[0]
.sym 9608 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 9610 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 9613 u_controller2.NEScount[4]
.sym 9614 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 9616 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 9619 u_controller2.NEScount[5]
.sym 9620 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 9622 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9625 u_controller2.NEScount[6]
.sym 9626 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 9628 clk_in$SB_IO_IN_$glb_clk
.sym 9661 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 9671 latch2$SB_IO_OUT
.sym 9690 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9695 u_controller2.NEScount[7]
.sym 9702 u_controller2.NEScount[6]
.sym 9704 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 9705 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9708 u_controller2.NEScount[4]
.sym 9709 u_controller2.NEScount[5]
.sym 9721 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9722 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 9727 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 9730 u_controller2.NEScount[7]
.sym 9731 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9733 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9735 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 9737 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 9741 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9743 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9746 u_controller2.NEScount[5]
.sym 9747 u_controller2.NEScount[7]
.sym 9748 u_controller2.NEScount[6]
.sym 9749 u_controller2.NEScount[4]
.sym 9764 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 9765 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9766 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 9767 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9775 clk_in$SB_IO_IN_$glb_clk
.sym 9973 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10569 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11043 u_mypll.locked
.sym 11053 u_mypll.locked
.sym 11117 u_mypll.locked
.sym 11234 counter[0]
.sym 11358 counter[1]
.sym 11359 counter[2]
.sym 11360 counter[3]
.sym 11361 counter[4]
.sym 11362 counter[5]
.sym 11363 counter[6]
.sym 11364 counter[7]
.sym 11516 counter[8]
.sym 11517 counter[9]
.sym 11518 counter[10]
.sym 11519 counter[11]
.sym 11520 counter[12]
.sym 11521 counter[13]
.sym 11522 counter[14]
.sym 11523 counter[15]
.sym 11546 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11639 counter[16]
.sym 11640 counter[17]
.sym 11641 counter[18]
.sym 11642 counter[19]
.sym 11643 counter[20]
.sym 11644 counter[21]
.sym 11664 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11666 counter[21]
.sym 11762 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11765 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 11766 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11768 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11769 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11786 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 11788 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 11790 u_marco_rom.mem.0.0_RADDR_1
.sym 11792 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 11793 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 11794 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11796 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 11803 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 11805 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11806 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11808 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11810 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11811 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11812 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11815 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11817 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11818 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11819 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11821 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11822 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 11823 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11830 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11831 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11833 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11834 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11835 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11836 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11837 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 11838 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 11839 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11841 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11843 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11844 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11845 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11847 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11849 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11850 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11851 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11853 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11855 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11856 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11857 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11859 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11861 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11862 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11863 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11865 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11867 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11868 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11869 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11871 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11873 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11874 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11875 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11877 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 11879 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11880 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11881 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11885 u_marco_rom.mem.0.0_RADDR_1
.sym 11886 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 11887 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 11888 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 11889 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 11890 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 11891 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 11892 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[2]
.sym 11907 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11910 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 11912 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 11914 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11916 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11918 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11920 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11921 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 11928 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11929 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11930 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11934 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11935 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11940 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11941 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11944 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11947 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11948 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11951 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 11959 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 11960 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11961 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11962 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 11966 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11967 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11973 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11974 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11977 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11980 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11983 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 11985 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11990 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 11991 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 11995 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11997 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12001 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12002 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12008 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 12009 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 12010 u_marco_rom.mem.0.0_RADDR_3
.sym 12011 u_marco_rom.mem.0.0_RADDR_4
.sym 12012 u_marco_rom.mem.0.0_RADDR_10
.sym 12013 u_marco_rom.mem.0.0_RADDR_9
.sym 12014 u_marco_rom.mem.0.0_RADDR_7
.sym 12015 u_marco_rom.mem.0.0_RADDR_8
.sym 12027 u_marco_rom.mem.0.0_RADDR_1
.sym 12032 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12033 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12034 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12035 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12037 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 12038 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12039 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12040 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12042 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12050 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12051 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12053 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12056 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 12057 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12058 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12059 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12060 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12062 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 12063 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 12066 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12069 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12070 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12071 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 12072 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 12073 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12076 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 12081 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 12083 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 12084 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 12087 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12089 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 12090 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 12091 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 12093 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12095 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12096 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12097 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12099 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12101 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12102 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12103 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12105 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12107 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12108 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12109 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12111 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12113 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 12114 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 12115 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12117 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12119 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 12120 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 12121 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12124 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12125 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12126 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12127 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12132 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 12133 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 12134 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12135 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12136 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12137 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12138 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12144 u_marco_rom.mem.0.0_RADDR_7
.sym 12146 u_marco_rom.mem.0.0_RADDR_4
.sym 12147 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12148 u_marco_rom.mem.0.0_RADDR_8
.sym 12154 u_marco_rom.mem.0.0_RADDR_3
.sym 12157 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12158 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12160 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 12161 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12162 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12164 row[0]
.sym 12166 counter[21]
.sym 12175 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 12178 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 12180 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12184 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12185 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12190 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12191 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 12194 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 12196 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12200 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12202 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12203 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 12205 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 12208 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 12211 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 12214 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12218 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12219 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 12220 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12223 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12224 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 12229 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 12231 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12232 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12235 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12237 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12242 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12244 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12247 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12249 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12254 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12255 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 12256 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 12257 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 12258 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 12259 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 12260 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12261 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 12267 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12269 col[1]
.sym 12275 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12277 col[0]
.sym 12278 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12279 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 12280 $PACKER_VCC_NET
.sym 12285 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12286 char_y2[5]
.sym 12287 new_x2[3]
.sym 12288 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 12289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12296 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12297 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12298 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12299 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12301 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12304 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 12305 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12308 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12309 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12310 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 12314 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 12319 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 12323 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 12328 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12329 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 12330 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 12331 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 12334 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12335 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12336 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12337 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12340 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 12341 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 12342 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 12346 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 12347 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12348 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12349 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12353 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12354 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12358 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12359 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12360 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12361 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12364 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12365 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12366 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 12367 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12372 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12373 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12378 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 12379 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12380 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 12381 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 12382 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12383 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12384 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 12390 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12394 $PACKER_VCC_NET
.sym 12406 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12407 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12408 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12410 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 12411 new_x2[7]
.sym 12412 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12418 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12425 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12429 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12432 char_y2[0]
.sym 12433 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 12434 row[0]
.sym 12436 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12437 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12441 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12442 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12444 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12446 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12450 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12452 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12453 row[0]
.sym 12454 char_y2[0]
.sym 12456 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12458 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12460 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12462 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12464 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12466 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12468 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12470 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12471 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12472 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12474 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 12476 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12477 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12478 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12480 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12482 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 12483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12484 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 12486 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12488 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12489 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12490 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12492 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12494 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12495 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12496 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12500 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12501 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12502 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12503 new_x2[7]
.sym 12504 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12505 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12506 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12507 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12514 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 12518 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 12520 new_x2[3]
.sym 12526 u_controller2.buttons_SB_LUT4_I1_O
.sym 12527 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 12531 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12532 char_y2[4]
.sym 12536 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12543 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 12545 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 12546 buttons2[0]
.sym 12549 new_y2[0]
.sym 12551 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 12552 buttons2[1]
.sym 12553 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 12554 new_x2[3]
.sym 12555 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12558 char_y2[5]
.sym 12562 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12566 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 12567 u_controller2.buttons_SB_LUT4_I1_I2
.sym 12569 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 12572 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12573 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 12575 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12576 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12577 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12579 $nextpnr_ICESTORM_LC_36$I3
.sym 12581 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 12582 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 12583 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 12589 $nextpnr_ICESTORM_LC_36$I3
.sym 12592 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12593 new_x2[3]
.sym 12594 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 12595 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 12600 buttons2[1]
.sym 12601 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 12604 buttons2[0]
.sym 12605 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 12606 u_controller2.buttons_SB_LUT4_I1_I2
.sym 12613 new_y2[0]
.sym 12618 char_y2[5]
.sym 12621 clk_out_$glb_clk
.sym 12625 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12626 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12627 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 12629 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12635 new_y2[0]
.sym 12638 new_x2[7]
.sym 12639 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12647 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12648 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 12650 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 12651 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 12653 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12655 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12657 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 12658 counter[21]
.sym 12665 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12666 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12670 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12672 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12673 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12674 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12675 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12676 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12677 row[0]
.sym 12678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12679 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12681 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12682 char_y2[3]
.sym 12684 char_y2[1]
.sym 12688 char_y2[5]
.sym 12689 char_y2[4]
.sym 12691 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12692 char_y2[4]
.sym 12693 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12694 char_y2[2]
.sym 12696 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 12698 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12699 row[0]
.sym 12702 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 12704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12705 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12706 char_y2[1]
.sym 12708 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 12710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12711 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12712 char_y2[2]
.sym 12714 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 12716 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12717 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12718 char_y2[3]
.sym 12720 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12722 char_y2[4]
.sym 12723 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12726 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12727 char_y2[5]
.sym 12728 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12729 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12730 char_y2[4]
.sym 12732 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12734 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12738 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12740 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12741 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12746 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 12747 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 12748 char_y2[3]
.sym 12749 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 12750 char_y2[1]
.sym 12751 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 12752 char_y2[2]
.sym 12753 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 12759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 12760 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 12761 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12769 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12771 $PACKER_VCC_NET
.sym 12774 new_y2_SB_DFFSR_Q_4_D
.sym 12776 new_x2[3]
.sym 12777 char_y2[5]
.sym 12778 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 12781 char_y2[8]
.sym 12782 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12791 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 12792 new_y2_SB_DFFSR_Q_4_D
.sym 12797 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 12802 char_y2[9]
.sym 12807 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12809 new_y2_SB_DFFSS_Q_2_D
.sym 12811 new_y2_SB_DFFSR_Q_2_D[3]
.sym 12813 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 12815 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12816 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12817 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 12819 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12821 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12822 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12825 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 12827 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 12831 $nextpnr_ICESTORM_LC_37$I3
.sym 12833 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 12835 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 12841 $nextpnr_ICESTORM_LC_37$I3
.sym 12845 new_y2_SB_DFFSR_Q_2_D[3]
.sym 12851 new_y2_SB_DFFSS_Q_2_D
.sym 12856 char_y2[9]
.sym 12862 new_y2_SB_DFFSR_Q_4_D
.sym 12867 frame_rate_$glb_clk
.sym 12868 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 12870 new_y1_SB_DFFSS_Q_5_D_SB_CARRY_CI_I0
.sym 12881 $PACKER_VCC_NET
.sym 12884 new_x2[9]
.sym 12886 row[0]
.sym 12890 $PACKER_VCC_NET
.sym 12891 new_y2[4]
.sym 12896 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 12898 new_y2[4]
.sym 12900 new_y2[3]
.sym 12901 new_y2[1]
.sym 12903 char_y2[5]
.sym 12904 new_y2[2]
.sym 12914 new_y2_SB_DFFSR_Q_2_D[3]
.sym 12917 new_y2_SB_DFFSR_Q_1_D[2]
.sym 12922 new_y2_SB_DFFSR_Q_2_D[3]
.sym 12923 new_y2_SB_DFFSR_Q_2_D[2]
.sym 12924 new_y2_SB_DFFSS_Q_1_D[2]
.sym 12926 new_y2_SB_DFFSS_Q_D[2]
.sym 12936 new_y2_SB_DFFSR_Q_D[2]
.sym 12938 new_y2[9]
.sym 12941 $PACKER_VCC_NET
.sym 12942 $nextpnr_ICESTORM_LC_51$O
.sym 12944 new_y2_SB_DFFSR_Q_2_D[3]
.sym 12948 new_y2_SB_DFFSR_Q_2_D_SB_CARRY_I1_CO
.sym 12950 new_y2_SB_DFFSR_Q_2_D[2]
.sym 12952 new_y2_SB_DFFSR_Q_2_D[3]
.sym 12954 new_y2_SB_DFFSR_Q_1_D[3]
.sym 12956 new_y2_SB_DFFSS_Q_1_D[2]
.sym 12957 $PACKER_VCC_NET
.sym 12958 new_y2_SB_DFFSR_Q_2_D_SB_CARRY_I1_CO
.sym 12960 new_y2_SB_DFFSR_Q_1_D_SB_CARRY_I1_CO
.sym 12963 new_y2_SB_DFFSR_Q_1_D[2]
.sym 12964 new_y2_SB_DFFSR_Q_1_D[3]
.sym 12966 new_y2_SB_DFFSR_Q_D[3]
.sym 12969 new_y2_SB_DFFSS_Q_D[2]
.sym 12970 new_y2_SB_DFFSR_Q_1_D_SB_CARRY_I1_CO
.sym 12972 $nextpnr_ICESTORM_LC_52$I3
.sym 12975 new_y2_SB_DFFSR_Q_D[2]
.sym 12976 new_y2_SB_DFFSR_Q_D[3]
.sym 12982 $nextpnr_ICESTORM_LC_52$I3
.sym 12985 new_y2[9]
.sym 12990 clk_out_$glb_clk
.sym 12994 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[2]
.sym 12995 char_y2[5]
.sym 12997 char_y2[8]
.sym 13020 y_vel2[6]
.sym 13021 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 13023 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 13024 new_y2[0]
.sym 13033 new_y2[0]
.sym 13035 new_y2[6]
.sym 13037 new_y2[1]
.sym 13038 y_vel2[6]
.sym 13043 new_y2[3]
.sym 13046 new_y2[5]
.sym 13047 new_y2[2]
.sym 13048 new_y2[7]
.sym 13049 y_vel2[2]
.sym 13050 y_vel2[1]
.sym 13052 y_vel2[7]
.sym 13053 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13058 new_y2[4]
.sym 13059 y_vel2[4]
.sym 13061 y_vel2[0]
.sym 13062 y_vel2[3]
.sym 13063 y_vel2[5]
.sym 13065 new_y2_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 13067 y_vel2[0]
.sym 13068 new_y2[0]
.sym 13071 new_y2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 13073 new_y2[1]
.sym 13074 y_vel2[1]
.sym 13075 new_y2_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 13077 new_y2_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 13079 new_y2[2]
.sym 13080 y_vel2[2]
.sym 13081 new_y2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 13083 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13085 y_vel2[3]
.sym 13086 new_y2[3]
.sym 13087 new_y2_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 13089 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 13091 y_vel2[4]
.sym 13092 new_y2[4]
.sym 13093 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13095 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 13097 new_y2[5]
.sym 13098 y_vel2[5]
.sym 13099 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 13101 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 13103 y_vel2[6]
.sym 13104 new_y2[6]
.sym 13105 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 13107 new_y2_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 13109 new_y2[7]
.sym 13110 y_vel2[7]
.sym 13111 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 13113 frame_rate_$glb_clk
.sym 13114 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13118 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 13119 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13130 $PACKER_VCC_NET
.sym 13131 $PACKER_VCC_NET
.sym 13141 new_y1[1]
.sym 13150 counter[21]
.sym 13151 new_y2_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 13157 new_y2_SB_DFFSS_Q_3_D
.sym 13161 new_y2_SB_DFFSR_Q_2_D[2]
.sym 13162 new_y2_SB_DFFSS_Q_1_D[2]
.sym 13167 new_y2[8]
.sym 13171 new_y2_SB_DFFSR_Q_1_D[2]
.sym 13173 y_vel2[8]
.sym 13175 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13180 new_y2_SB_DFFSS_Q_D[2]
.sym 13181 new_y2_SB_DFFSR_Q_D[2]
.sym 13185 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13186 new_y2[9]
.sym 13188 new_y2_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 13190 y_vel2[8]
.sym 13191 new_y2[8]
.sym 13192 new_y2_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 13195 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13197 new_y2[9]
.sym 13198 new_y2_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 13203 new_y2_SB_DFFSS_Q_1_D[2]
.sym 13209 new_y2_SB_DFFSS_Q_D[2]
.sym 13214 new_y2_SB_DFFSS_Q_3_D
.sym 13221 new_y2_SB_DFFSR_Q_2_D[2]
.sym 13227 new_y2_SB_DFFSR_Q_D[2]
.sym 13234 new_y2_SB_DFFSR_Q_1_D[2]
.sym 13236 frame_rate_$glb_clk
.sym 13237 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13240 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 13241 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13242 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 13243 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13244 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3[1]
.sym 13245 new_y1[1]
.sym 13252 new_y2[5]
.sym 13256 new_y2[6]
.sym 13258 new_y2[8]
.sym 13260 new_y2[1]
.sym 13269 new_y1[1]
.sym 13273 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[2]
.sym 13281 y_vel2[6]
.sym 13282 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13283 y_vel2[2]
.sym 13284 u_controller2.buttons_SB_LUT4_I2_1_O[1]
.sym 13285 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 13287 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 13289 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[0]
.sym 13290 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13292 u_controller2.buttons_SB_LUT4_I2_O
.sym 13293 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13296 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 13297 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 13299 y_vel2[0]
.sym 13300 buttons2[3]
.sym 13301 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3[1]
.sym 13304 y_vel2[1]
.sym 13305 y_vel2[4]
.sym 13306 y_vel2[7]
.sym 13307 y_vel2[8]
.sym 13308 y_vel2[3]
.sym 13309 y_vel2[5]
.sym 13310 counter[21]
.sym 13313 buttons2[3]
.sym 13315 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13318 y_vel2[4]
.sym 13319 y_vel2[6]
.sym 13320 y_vel2[5]
.sym 13321 y_vel2[7]
.sym 13324 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 13326 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 13327 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13330 y_vel2[8]
.sym 13331 y_vel2[2]
.sym 13333 y_vel2[0]
.sym 13337 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[0]
.sym 13338 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 13339 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13342 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13343 y_vel2[3]
.sym 13344 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 13345 y_vel2[1]
.sym 13349 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 13350 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3[1]
.sym 13354 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13355 counter[21]
.sym 13356 u_controller2.buttons_SB_LUT4_I2_1_O[1]
.sym 13357 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 13358 u_controller2.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13359 frame_rate_$glb_clk
.sym 13360 u_controller2.buttons_SB_LUT4_I2_O
.sym 13373 u_controller2.buttons_SB_LUT4_I2_O
.sym 13374 $PACKER_VCC_NET
.sym 13382 $PACKER_VCC_NET
.sym 13387 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13393 u_controller1.buttons_SB_LUT4_I2_O
.sym 13394 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 13403 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 13407 u_controller2.buttons_SB_LUT4_I2_1_I3[2]
.sym 13411 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13413 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13426 buttons2[3]
.sym 13465 u_controller2.buttons_SB_LUT4_I2_1_I3[2]
.sym 13466 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13467 buttons2[3]
.sym 13479 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 13480 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13484 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13485 y_vel1[4]
.sym 13486 y_vel1[6]
.sym 13487 y_vel1[3]
.sym 13488 y_vel1[7]
.sym 13489 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
.sym 13490 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 13491 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13498 $PACKER_VCC_NET
.sym 13502 $PACKER_VCC_NET
.sym 13519 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13543 u_controller2.ctr[0]
.sym 13572 u_controller2.ctr[0]
.sym 13605 clk_in$SB_IO_IN_$glb_clk
.sym 13609 u_controller1.buttons_SB_LUT4_I2_O
.sym 13610 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
.sym 13611 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13612 u_controller1.buttons_SB_LUT4_I2_1_I3[2]
.sym 13613 u_controller1.buttons_SB_LUT4_I2_1_O[1]
.sym 13614 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13632 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[1]
.sym 13637 latch2$SB_IO_OUT
.sym 13649 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13650 u_controller2.buttons_SB_DFFE_Q_E
.sym 13651 latch2_SB_LUT4_O_I3[1]
.sym 13652 latch2_SB_LUT4_O_I3[0]
.sym 13657 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13663 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 13669 u_controller2.shift_reg[3]
.sym 13672 u_controller2.shift_reg[1]
.sym 13673 latch2_SB_LUT4_O_I3[2]
.sym 13676 u_controller2.shift_reg[0]
.sym 13678 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13684 u_controller2.shift_reg[3]
.sym 13687 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13689 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13693 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13694 latch2_SB_LUT4_O_I3[1]
.sym 13695 latch2_SB_LUT4_O_I3[0]
.sym 13696 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13700 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 13701 latch2_SB_LUT4_O_I3[1]
.sym 13702 latch2_SB_LUT4_O_I3[2]
.sym 13708 u_controller2.shift_reg[0]
.sym 13711 u_controller2.shift_reg[1]
.sym 13724 latch2_SB_LUT4_O_I3[0]
.sym 13725 latch2_SB_LUT4_O_I3[1]
.sym 13726 latch2_SB_LUT4_O_I3[2]
.sym 13727 u_controller2.buttons_SB_DFFE_Q_E
.sym 13728 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 13730 u_controller2.shift_reg[1]
.sym 13733 u_controller2.shift_reg[2]
.sym 13734 u_controller2.shift_reg[0]
.sym 13735 u_controller2.shift_reg[3]
.sym 13749 buttons1[3]
.sym 13758 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13771 u_controller2.NEScount[7]
.sym 13772 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13773 $PACKER_VCC_NET
.sym 13775 $PACKER_VCC_NET
.sym 13781 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13783 $PACKER_VCC_NET
.sym 13792 u_controller2.NEScount[4]
.sym 13793 u_controller2.NEScount[5]
.sym 13799 latch2_SB_LUT4_O_I3[0]
.sym 13802 u_controller2.NEScount[6]
.sym 13803 $nextpnr_ICESTORM_LC_30$O
.sym 13805 latch2_SB_LUT4_O_I3[0]
.sym 13809 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13811 $PACKER_VCC_NET
.sym 13812 u_controller2.NEScount[4]
.sym 13815 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13817 $PACKER_VCC_NET
.sym 13818 u_controller2.NEScount[5]
.sym 13821 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13823 u_controller2.NEScount[6]
.sym 13824 $PACKER_VCC_NET
.sym 13827 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13829 $PACKER_VCC_NET
.sym 13830 u_controller2.NEScount[7]
.sym 13833 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 13835 $PACKER_VCC_NET
.sym 13836 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13839 $nextpnr_ICESTORM_LC_31$I3
.sym 13841 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13842 $PACKER_VCC_NET
.sym 13849 $nextpnr_ICESTORM_LC_31$I3
.sym 13876 latch2$SB_IO_OUT
.sym 13993 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14011 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14134 latch2$SB_IO_OUT
.sym 14503 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14626 latch2$SB_IO_OUT
.sym 14716 ctrl_clk2$SB_IO_OUT
.sym 14859 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15077 counter[21]
.sym 15123 counter[0]
.sym 15167 counter[0]
.sym 15182 clk_out_$glb_clk
.sym 15223 counter[21]
.sym 15266 counter[1]
.sym 15278 counter[0]
.sym 15283 counter[2]
.sym 15285 counter[4]
.sym 15286 counter[5]
.sym 15287 counter[6]
.sym 15292 counter[3]
.sym 15296 counter[7]
.sym 15297 $nextpnr_ICESTORM_LC_56$O
.sym 15300 counter[0]
.sym 15303 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 15306 counter[1]
.sym 15307 counter[0]
.sym 15309 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 15312 counter[2]
.sym 15313 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 15315 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 15317 counter[3]
.sym 15319 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 15321 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 15324 counter[4]
.sym 15325 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 15327 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 15330 counter[5]
.sym 15331 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 15333 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 15336 counter[6]
.sym 15337 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 15339 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 15341 counter[7]
.sym 15343 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 15345 clk_out_$glb_clk
.sym 15383 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 15390 counter[10]
.sym 15395 counter[15]
.sym 15402 counter[14]
.sym 15404 counter[8]
.sym 15413 counter[9]
.sym 15415 counter[11]
.sym 15416 counter[12]
.sym 15417 counter[13]
.sym 15420 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 15423 counter[8]
.sym 15424 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 15426 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 15428 counter[9]
.sym 15430 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 15432 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 15435 counter[10]
.sym 15436 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 15438 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 15440 counter[11]
.sym 15442 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 15444 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 15446 counter[12]
.sym 15448 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 15450 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 15452 counter[13]
.sym 15454 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 15456 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 15458 counter[14]
.sym 15460 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 15462 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 15465 counter[15]
.sym 15466 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 15468 clk_out_$glb_clk
.sym 15496 counter[21]
.sym 15506 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 15514 counter[19]
.sym 15528 counter[17]
.sym 15529 counter[18]
.sym 15532 counter[21]
.sym 15535 counter[16]
.sym 15539 counter[20]
.sym 15543 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15545 counter[16]
.sym 15547 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 15549 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 15552 counter[17]
.sym 15553 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15555 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 15558 counter[18]
.sym 15559 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 15561 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15564 counter[19]
.sym 15565 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 15567 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 15569 counter[20]
.sym 15571 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15574 counter[21]
.sym 15577 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 15591 clk_out_$glb_clk
.sym 15610 col[6]
.sym 15612 col[5]
.sym 15614 col[7]
.sym 15617 $PACKER_VCC_NET
.sym 15619 col[5]
.sym 15620 col[7]
.sym 15627 col[6]
.sym 15636 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15642 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15651 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15653 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15656 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 15658 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 15659 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15663 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15667 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15670 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15685 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 15686 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 15691 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15694 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15703 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15706 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15709 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15712 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15716 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 15717 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15718 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15719 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15720 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15721 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15722 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15723 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15728 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15732 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15741 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15744 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 15746 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15749 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 15751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 15760 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 15764 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15766 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15770 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 15773 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15774 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15775 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15777 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15778 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15781 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15782 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15783 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15784 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15785 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15786 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15787 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15788 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15789 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15790 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15791 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 15792 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 15795 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15797 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15798 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15799 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15801 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15803 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15804 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15805 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15807 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15809 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15810 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15811 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15813 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15815 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15816 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15817 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15819 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15821 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15822 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15823 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15825 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15827 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15828 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15829 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15831 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15833 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 15834 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15835 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15839 u_marco_rom.mem.0.0_RADDR_5
.sym 15840 u_marco_rom.mem.0.0_RADDR_6
.sym 15844 u_marco_rom.mem.0.0_RADDR_2
.sym 15845 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15855 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 15862 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 15863 u_marco_rom.mem.0.0_RADDR_10
.sym 15865 u_marco_rom.mem.0.0_RADDR_9
.sym 15867 u_marco_rom.mem.0.0_RADDR_7
.sym 15868 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[3]
.sym 15872 col[4]
.sym 15873 col[8]
.sym 15875 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15883 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 15884 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 15885 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 15886 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15887 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 15888 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 15889 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 15890 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 15891 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 15893 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 15895 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 15899 facing_right2
.sym 15904 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 15905 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 15907 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15910 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15911 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15912 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15914 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15915 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15916 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 15919 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15920 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15922 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15925 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 15926 facing_right2
.sym 15927 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15928 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 15931 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 15932 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15933 facing_right2
.sym 15934 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 15937 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15938 facing_right2
.sym 15939 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 15940 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 15943 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 15944 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 15945 facing_right2
.sym 15946 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15949 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15950 facing_right2
.sym 15951 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 15952 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 15955 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 15956 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 15957 facing_right2
.sym 15958 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 15965 facing_right2
.sym 15966 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 15967 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 15969 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 15976 u_marco_rom.mem.0.0_RADDR_9
.sym 15977 u_marco_rom.mem.0.0_RADDR_1
.sym 15979 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 15980 u_marco_rom.mem.0.0_RADDR_3
.sym 15982 u_marco_rom.mem.0.0_RADDR_4
.sym 15983 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15984 u_marco_rom.mem.0.0_RADDR_10
.sym 15987 state_SB_DFFSR_Q_R
.sym 15992 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 15993 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 16006 col[6]
.sym 16007 col[0]
.sym 16008 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 16012 col[7]
.sym 16014 col[5]
.sym 16017 col[1]
.sym 16023 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16024 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 16025 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16027 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16028 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16029 col[3]
.sym 16031 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 16032 col[4]
.sym 16033 col[2]
.sym 16034 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 16035 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16037 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16038 col[0]
.sym 16041 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 16043 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16044 col[1]
.sym 16045 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16047 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16049 col[2]
.sym 16050 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 16051 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 16053 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16055 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16056 col[3]
.sym 16057 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16059 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16061 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 16062 col[4]
.sym 16063 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16065 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16067 col[5]
.sym 16068 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 16069 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16071 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16073 col[6]
.sym 16074 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16075 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16077 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16079 col[7]
.sym 16080 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 16081 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 16085 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16086 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16098 col[7]
.sym 16099 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16100 col[5]
.sym 16101 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 16102 col[6]
.sym 16109 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16110 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16111 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16112 char_x2[4]
.sym 16113 $PACKER_VCC_NET
.sym 16114 char_x2[5]
.sym 16115 u_controller2.buttons_SB_LUT4_I1_O
.sym 16116 char_x2[9]
.sym 16117 col[5]
.sym 16118 $PACKER_GND_NET
.sym 16119 col[2]
.sym 16121 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16130 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 16132 char_x2[9]
.sym 16140 $PACKER_VCC_NET
.sym 16141 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 16145 col[8]
.sym 16146 char_x2[8]
.sym 16152 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 16155 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 16156 new_x2[7]
.sym 16158 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16160 col[8]
.sym 16161 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 16162 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16164 $nextpnr_ICESTORM_LC_42$I3
.sym 16166 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 16167 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 16168 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16170 $nextpnr_ICESTORM_LC_42$COUT
.sym 16172 $PACKER_VCC_NET
.sym 16174 $nextpnr_ICESTORM_LC_42$I3
.sym 16180 $nextpnr_ICESTORM_LC_42$COUT
.sym 16185 char_x2[8]
.sym 16191 new_x2[7]
.sym 16195 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 16202 char_x2[9]
.sym 16206 clk_out_$glb_clk
.sym 16210 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16211 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 16212 char_x2[1]
.sym 16213 char_x2[0]
.sym 16214 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16215 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 16218 counter[21]
.sym 16223 col[6]
.sym 16229 col[4]
.sym 16231 col[7]
.sym 16232 char_x2[8]
.sym 16235 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 16236 char_x2[2]
.sym 16238 col[0]
.sym 16242 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 16254 new_x2[3]
.sym 16255 $PACKER_VCC_NET
.sym 16259 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 16260 new_x2[7]
.sym 16262 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 16265 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 16266 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 16267 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 16269 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16271 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16281 $nextpnr_ICESTORM_LC_58$O
.sym 16284 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 16287 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 16290 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 16291 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 16293 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 16295 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 16296 $PACKER_VCC_NET
.sym 16297 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 16299 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 16302 new_x2[3]
.sym 16303 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 16305 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16308 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16309 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 16311 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 16313 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16315 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16317 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 16320 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 16321 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 16323 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16325 new_x2[7]
.sym 16327 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 16331 char_x2[2]
.sym 16332 char_x2[4]
.sym 16333 char_x2[5]
.sym 16334 char_x2[9]
.sym 16337 char_x2[8]
.sym 16345 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 16346 col[8]
.sym 16348 row[0]
.sym 16350 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 16352 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 16354 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 16367 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16372 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16374 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16376 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 16378 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16379 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16384 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16385 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16386 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16387 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 16388 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16390 new_x2[9]
.sym 16391 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 16396 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16397 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16398 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16399 u_controller2.buttons_SB_LUT4_I1_O
.sym 16404 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16406 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16408 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16412 new_x2[9]
.sym 16414 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16418 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16419 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16420 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16423 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16424 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 16425 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 16429 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16430 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16432 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16435 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16436 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16438 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 16441 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16442 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16444 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16447 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16448 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16450 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16451 u_controller2.buttons_SB_LUT4_I1_O
.sym 16452 frame_rate_$glb_clk
.sym 16455 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 16466 $PACKER_VCC_NET
.sym 16468 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 16473 $PACKER_VCC_NET
.sym 16476 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 16479 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16481 new_x2[7]
.sym 16483 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16489 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16497 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16498 new_x2[7]
.sym 16500 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16502 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16505 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16506 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16507 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16511 $PACKER_VCC_NET
.sym 16512 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 16517 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16519 $PACKER_VCC_NET
.sym 16521 new_x2[3]
.sym 16523 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 16526 new_x2[9]
.sym 16527 $nextpnr_ICESTORM_LC_45$O
.sym 16529 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 16533 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16535 $PACKER_VCC_NET
.sym 16536 new_x2[3]
.sym 16539 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16541 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16542 $PACKER_VCC_NET
.sym 16543 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16545 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16547 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16549 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16551 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16553 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 16554 $PACKER_VCC_NET
.sym 16555 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16557 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16560 new_x2[7]
.sym 16563 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 16566 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 16567 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16569 $nextpnr_ICESTORM_LC_46$I3
.sym 16571 new_x2[9]
.sym 16572 $PACKER_VCC_NET
.sym 16578 u_controller2.buttons_SB_LUT4_I1_I2
.sym 16579 char_y2[4]
.sym 16582 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 16583 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16603 $PACKER_VCC_NET
.sym 16609 $PACKER_VCC_NET
.sym 16610 char_y1[3]
.sym 16612 u_controller2.buttons_SB_LUT4_I1_I2
.sym 16613 $nextpnr_ICESTORM_LC_46$I3
.sym 16623 new_y2[3]
.sym 16624 new_x2[9]
.sym 16625 new_y2[2]
.sym 16630 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16632 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16633 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 16638 new_y2[1]
.sym 16639 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16641 new_x2[7]
.sym 16643 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16644 char_y2[8]
.sym 16647 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 16649 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 16654 $nextpnr_ICESTORM_LC_46$I3
.sym 16657 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16658 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 16659 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16660 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 16664 new_y2[3]
.sym 16671 char_y2[8]
.sym 16675 new_y2[1]
.sym 16682 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 16684 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 16688 new_y2[2]
.sym 16693 new_x2[7]
.sym 16694 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16695 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 16696 new_x2[9]
.sym 16698 clk_out_$glb_clk
.sym 16701 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_I2_O
.sym 16702 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_I2_O
.sym 16703 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 16704 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 16705 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 16706 new_y1_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 16707 new_y1_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 16712 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 16714 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 16723 char_y2[4]
.sym 16724 char_y2[4]
.sym 16746 $PACKER_VCC_NET
.sym 16750 new_y1_SB_DFFSS_Q_5_D_SB_CARRY_CI_I0
.sym 16754 $PACKER_VCC_NET
.sym 16758 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_I2_O
.sym 16760 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 16761 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 16762 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 16763 new_y1_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 16764 new_y1_SB_DFFSS_Q_5_D
.sym 16766 new_y1_SB_DFFSS_Q_3_D[3]
.sym 16767 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_I2_O
.sym 16769 $PACKER_VCC_NET
.sym 16773 $nextpnr_ICESTORM_LC_4$O
.sym 16775 new_y1_SB_DFFSS_Q_5_D
.sym 16779 new_y1_SB_DFFSS_Q_5_D_SB_CARRY_CI_CO
.sym 16781 new_y1_SB_DFFSS_Q_5_D_SB_CARRY_CI_I0
.sym 16782 $PACKER_VCC_NET
.sym 16783 new_y1_SB_DFFSS_Q_3_D[3]
.sym 16785 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16787 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_I2_O
.sym 16791 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16794 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_I2_O
.sym 16797 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16799 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 16800 $PACKER_VCC_NET
.sym 16803 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16805 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 16806 $PACKER_VCC_NET
.sym 16809 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16811 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 16815 new_y1_SB_DFFSS_Q_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16817 new_y1_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 16823 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 16824 char_y1[4]
.sym 16825 char_y1[6]
.sym 16826 char_y1[7]
.sym 16827 char_y1[3]
.sym 16829 char_y1[2]
.sym 16845 new_y1[1]
.sym 16848 char_y1[3]
.sym 16850 new_y1_SB_DFFSS_Q_5_D
.sym 16852 new_y1_SB_DFFSS_Q_3_D[3]
.sym 16854 new_y1_SB_DFFSS_Q_3_D[2]
.sym 16856 new_y1_SB_DFFSS_Q_2_D[2]
.sym 16857 new_y2[2]
.sym 16858 new_y1_SB_DFFSR_Q_2_D[2]
.sym 16859 new_y1_SB_DFFSS_Q_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16866 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 16871 new_y1_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 16879 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 16883 new_y2[8]
.sym 16885 new_y2[5]
.sym 16886 $PACKER_VCC_NET
.sym 16888 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 16896 new_y1_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_CARRY_I0_CO
.sym 16898 new_y1_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 16899 $PACKER_VCC_NET
.sym 16902 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 16904 $PACKER_VCC_NET
.sym 16905 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 16909 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 16911 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 16912 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 16915 new_y2[5]
.sym 16929 new_y2[8]
.sym 16944 clk_out_$glb_clk
.sym 16948 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16949 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16950 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 16951 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16952 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0
.sym 16953 new_y1[7]
.sym 16959 char_y1[2]
.sym 16962 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 16964 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[2]
.sym 16966 $PACKER_VCC_NET
.sym 16969 $PACKER_VCC_NET
.sym 16970 new_y1_SB_DFFSS_Q_1_D[2]
.sym 16971 new_y1_SB_DFFSS_Q_D[2]
.sym 16972 new_y1_SB_DFFSR_Q_1_D[2]
.sym 16973 new_y1_SB_DFFSR_Q_D[2]
.sym 16975 new_y1[3]
.sym 16977 new_y1[4]
.sym 16979 y_vel1[5]
.sym 16981 new_y1[6]
.sym 16991 new_y2[4]
.sym 16992 new_y2[1]
.sym 16997 new_y2[2]
.sym 16998 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 16999 new_y2[4]
.sym 17000 new_y2[5]
.sym 17001 new_y2[3]
.sym 17007 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 17012 $PACKER_VCC_NET
.sym 17013 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17014 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17015 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17019 $nextpnr_ICESTORM_LC_21$O
.sym 17021 new_y2[1]
.sym 17025 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17027 $PACKER_VCC_NET
.sym 17028 new_y2[2]
.sym 17031 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI
.sym 17033 new_y2[3]
.sym 17037 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI
.sym 17039 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 17041 new_y2[4]
.sym 17043 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CO
.sym 17044 new_y2[5]
.sym 17045 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17046 $PACKER_VCC_NET
.sym 17047 new_y2[4]
.sym 17049 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17051 $PACKER_VCC_NET
.sym 17052 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17055 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17058 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17061 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17063 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 17069 new_y1[0]
.sym 17070 new_y1_SB_DFFSS_Q_5_D
.sym 17071 new_y1_SB_DFFSS_Q_3_D[3]
.sym 17072 new_y1_SB_DFFSS_Q_3_D[2]
.sym 17073 new_y1_SB_DFFSS_Q_2_D[2]
.sym 17074 new_y1_SB_DFFSR_Q_2_D[2]
.sym 17075 new_y1_SB_DFFSS_Q_1_D[2]
.sym 17076 new_y1_SB_DFFSR_Q_1_D[2]
.sym 17085 char_y1[5]
.sym 17087 new_y2[4]
.sym 17091 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17092 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 17094 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17095 y_vel1[4]
.sym 17097 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17099 y_vel1[3]
.sym 17101 y_vel1[7]
.sym 17102 $PACKER_VCC_NET
.sym 17105 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17112 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17114 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 17115 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17116 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 17119 new_y2[0]
.sym 17121 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17122 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17123 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17124 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0
.sym 17126 $PACKER_VCC_NET
.sym 17129 new_y2[2]
.sym 17131 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17135 new_y1_SB_DFFSS_Q_5_D
.sym 17136 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 17137 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17138 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 17142 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 17144 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17145 $PACKER_VCC_NET
.sym 17148 $nextpnr_ICESTORM_LC_22$I3
.sym 17150 $PACKER_VCC_NET
.sym 17151 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0
.sym 17158 $nextpnr_ICESTORM_LC_22$I3
.sym 17162 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17163 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17164 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17167 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17168 new_y2[2]
.sym 17170 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17174 new_y2[0]
.sym 17175 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17179 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 17180 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 17181 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 17182 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 17186 new_y1_SB_DFFSS_Q_5_D
.sym 17190 frame_rate_$glb_clk
.sym 17191 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17192 new_y1_SB_DFFSS_Q_D[2]
.sym 17193 new_y1_SB_DFFSR_Q_D[2]
.sym 17194 new_y1[3]
.sym 17195 new_y1[4]
.sym 17196 new_y1[2]
.sym 17197 new_y1[6]
.sym 17198 new_y1[5]
.sym 17199 new_y1[8]
.sym 17219 y_vel1[9]
.sym 17220 u_controller1.buttons_SB_LUT4_I2_O
.sym 17221 y_vel1[8]
.sym 17223 y_vel1[2]
.sym 17224 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 17225 y_vel1[6]
.sym 17227 y_vel1[0]
.sym 17237 y_vel1[8]
.sym 17240 $PACKER_VCC_NET
.sym 17242 y_vel1[4]
.sym 17243 y_vel1[6]
.sym 17244 y_vel1[3]
.sym 17245 y_vel1[7]
.sym 17247 y_vel1[2]
.sym 17248 $PACKER_VCC_NET
.sym 17249 y_vel1[5]
.sym 17253 y_vel1[1]
.sym 17265 $nextpnr_ICESTORM_LC_5$O
.sym 17268 y_vel1[1]
.sym 17271 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17273 $PACKER_VCC_NET
.sym 17274 y_vel1[2]
.sym 17277 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17280 y_vel1[3]
.sym 17283 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17285 y_vel1[4]
.sym 17286 $PACKER_VCC_NET
.sym 17289 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17291 $PACKER_VCC_NET
.sym 17292 y_vel1[5]
.sym 17295 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17297 $PACKER_VCC_NET
.sym 17298 y_vel1[6]
.sym 17301 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 17303 y_vel1[7]
.sym 17304 $PACKER_VCC_NET
.sym 17307 $nextpnr_ICESTORM_LC_6$I3
.sym 17309 y_vel1[8]
.sym 17310 $PACKER_VCC_NET
.sym 17317 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1[0]
.sym 17318 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17319 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 17320 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 17321 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 17322 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 17327 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[1]
.sym 17339 y_vel1[1]
.sym 17351 $nextpnr_ICESTORM_LC_6$I3
.sym 17358 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 17360 u_controller1.buttons_SB_LUT4_I2_O
.sym 17362 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17363 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17364 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17366 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[2]
.sym 17368 y_vel1[7]
.sym 17371 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17373 y_vel1[9]
.sym 17374 y_vel1[6]
.sym 17376 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 17377 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[1]
.sym 17378 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 17379 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 17381 y_vel1[4]
.sym 17383 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17384 y_vel1[5]
.sym 17386 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17387 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[0]
.sym 17392 $nextpnr_ICESTORM_LC_6$I3
.sym 17395 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17396 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17398 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 17401 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 17402 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17404 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17407 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17409 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17410 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17413 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17414 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17416 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 17419 y_vel1[7]
.sym 17420 y_vel1[6]
.sym 17421 y_vel1[5]
.sym 17422 y_vel1[4]
.sym 17426 y_vel1[9]
.sym 17427 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17428 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17431 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[2]
.sym 17432 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[0]
.sym 17433 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[1]
.sym 17435 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 17436 frame_rate_$glb_clk
.sym 17437 u_controller1.buttons_SB_LUT4_I2_O
.sym 17438 y_vel1_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 17439 y_vel1[9]
.sym 17440 y_vel1[8]
.sym 17441 y_vel1[2]
.sym 17442 y_vel1[5]
.sym 17443 y_vel1[0]
.sym 17444 y_vel1[1]
.sym 17445 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 17450 new_y1[1]
.sym 17452 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 17463 y_vel1[5]
.sym 17482 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
.sym 17484 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
.sym 17485 u_controller1.buttons_SB_LUT4_I2_1_O[1]
.sym 17486 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17487 buttons1[3]
.sym 17490 y_vel1[3]
.sym 17492 u_controller1.buttons_SB_LUT4_I2_1_I3[2]
.sym 17493 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17494 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17496 y_vel1[9]
.sym 17497 counter[21]
.sym 17498 y_vel1[2]
.sym 17501 y_vel1[1]
.sym 17505 y_vel1[8]
.sym 17508 y_vel1[0]
.sym 17524 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17527 buttons1[3]
.sym 17530 y_vel1[2]
.sym 17531 y_vel1[0]
.sym 17532 y_vel1[8]
.sym 17536 counter[21]
.sym 17537 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 17538 u_controller1.buttons_SB_LUT4_I2_1_O[1]
.sym 17539 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 17542 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
.sym 17543 y_vel1[1]
.sym 17544 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
.sym 17545 y_vel1[3]
.sym 17548 u_controller1.buttons_SB_LUT4_I2_1_I3[2]
.sym 17549 y_vel1[9]
.sym 17551 buttons1[3]
.sym 17554 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
.sym 17556 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
.sym 17579 u_controller1.buttons_SB_LUT4_I2_O
.sym 17590 $PACKER_VCC_NET
.sym 17602 u_controller2.shift_reg[1]
.sym 17606 latch2$SB_IO_OUT
.sym 17614 data2$SB_IO_IN
.sym 17621 u_controller2.shift_reg[2]
.sym 17622 u_controller2.shift_reg[0]
.sym 17629 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17635 u_controller2.shift_reg[0]
.sym 17654 u_controller2.shift_reg[1]
.sym 17660 data2$SB_IO_IN
.sym 17667 u_controller2.shift_reg[2]
.sym 17681 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17682 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 17683 latch2$SB_IO_OUT
.sym 18593 latch2$SB_IO_OUT
.sym 18596 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18599 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18631 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18632 latch2$SB_IO_OUT
.sym 18634 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 18686 ctrl_clk2$SB_IO_OUT
.sym 18926 counter[21]
.sym 19209 col[8]
.sym 19313 back_addr[10]
.sym 19319 back_addr[7]
.sym 19424 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 19448 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 19451 col[4]
.sym 19452 col[2]
.sym 19456 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 19457 col[3]
.sym 19467 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 19468 col[3]
.sym 19470 col[2]
.sym 19475 col[4]
.sym 19476 col[8]
.sym 19482 $PACKER_VCC_NET
.sym 19483 col[7]
.sym 19484 col[5]
.sym 19490 $PACKER_VCC_NET
.sym 19492 col[6]
.sym 19497 $nextpnr_ICESTORM_LC_32$O
.sym 19499 col[2]
.sym 19503 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19505 $PACKER_VCC_NET
.sym 19506 col[3]
.sym 19509 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19511 col[4]
.sym 19515 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19517 $PACKER_VCC_NET
.sym 19518 col[5]
.sym 19521 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19523 $PACKER_VCC_NET
.sym 19524 col[6]
.sym 19527 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19529 col[7]
.sym 19530 $PACKER_VCC_NET
.sym 19533 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 19535 $PACKER_VCC_NET
.sym 19536 col[8]
.sym 19539 $nextpnr_ICESTORM_LC_33$I3
.sym 19541 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 19542 $PACKER_VCC_NET
.sym 19547 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 19548 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 19549 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 19550 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 19551 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 19552 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 19553 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 19554 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 19562 col[8]
.sym 19571 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19573 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 19574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19575 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19576 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19577 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19579 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 19580 $PACKER_VCC_NET
.sym 19581 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19583 $nextpnr_ICESTORM_LC_33$I3
.sym 19588 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19589 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19590 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19599 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 19604 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19612 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19614 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19624 $nextpnr_ICESTORM_LC_33$I3
.sym 19627 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19630 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 19635 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 19636 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19640 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19645 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19652 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19653 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19657 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19663 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19665 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19696 u_marco_rom.mem.0.0_RADDR_2
.sym 19700 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 19702 u_marco_rom.mem.0.0_RADDR_5
.sym 19704 u_marco_rom.mem.0.0_RADDR_6
.sym 19714 facing_right2
.sym 19717 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 19722 facing_right2
.sym 19724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19728 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 19729 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 19731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19734 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[2]
.sym 19738 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 19739 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[3]
.sym 19741 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 19744 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 19745 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[2]
.sym 19746 facing_right2
.sym 19747 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[3]
.sym 19750 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 19751 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 19752 facing_right2
.sym 19753 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 19774 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 19775 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 19776 facing_right2
.sym 19777 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 19780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19794 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 19800 u_marco_rom.mem.0.0_RADDR
.sym 19805 u_marco_rom.mem.0.0_RADDR_5
.sym 19807 $PACKER_VCC_NET
.sym 19808 col[6]
.sym 19809 u_marco_rom.mem.0.0_RADDR_6
.sym 19810 col[5]
.sym 19812 col[2]
.sym 19816 col[7]
.sym 19823 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 19851 char_x2[5]
.sym 19852 u_controller2.buttons_SB_LUT4_I1_O
.sym 19854 char_x2[2]
.sym 19855 $PACKER_GND_NET
.sym 19857 char_x2[4]
.sym 19863 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 19887 $PACKER_GND_NET
.sym 19892 char_x2[4]
.sym 19897 char_x2[5]
.sym 19910 char_x2[2]
.sym 19913 u_controller2.buttons_SB_LUT4_I1_O
.sym 19914 frame_rate_$glb_clk
.sym 19915 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 19917 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19918 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19919 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19920 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19921 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19922 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19923 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19929 col[0]
.sym 19933 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 19937 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19940 char_x2[2]
.sym 19942 char_x2[4]
.sym 19944 char_x2[5]
.sym 19946 char_x2[9]
.sym 19948 col[3]
.sym 19957 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 19958 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 19959 col[3]
.sym 19961 char_x2[1]
.sym 19962 char_x2[0]
.sym 19963 col[6]
.sym 19967 col[4]
.sym 19969 col[7]
.sym 19972 col[1]
.sym 19974 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19975 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19976 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19981 char_x2[2]
.sym 19982 col[5]
.sym 19983 col[0]
.sym 19984 col[2]
.sym 19985 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 19986 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19989 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CI
.sym 19991 col[0]
.sym 19992 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 19993 char_x2[0]
.sym 19995 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 19997 col[1]
.sym 19998 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 19999 char_x2[1]
.sym 20001 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 20003 char_x2[2]
.sym 20004 col[2]
.sym 20007 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20009 col[3]
.sym 20010 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 20013 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20015 col[4]
.sym 20016 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 20019 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20021 col[5]
.sym 20022 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 20025 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 20027 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 20028 col[6]
.sym 20031 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20033 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20034 col[7]
.sym 20039 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 20040 state_SB_DFFSR_Q_R
.sym 20041 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 20042 state[0]
.sym 20044 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 20045 state[2]
.sym 20046 state[1]
.sym 20052 u_marco_rom.mem.0.0_RADDR_10
.sym 20056 u_marco_rom.mem.0.0_RADDR_9
.sym 20058 u_marco_rom.mem.0.0_RADDR_7
.sym 20060 col[1]
.sym 20061 col[4]
.sym 20064 char_x2[8]
.sym 20065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 20066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20067 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 20070 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20071 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20072 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20075 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20082 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20086 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20088 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 20089 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 20090 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 20094 col[8]
.sym 20095 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20098 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 20100 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 20102 new_x2[3]
.sym 20103 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 20104 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 20106 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 20112 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20114 col[8]
.sym 20115 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20118 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20120 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20121 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 20124 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 20127 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20128 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 20131 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 20132 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 20133 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 20134 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 20139 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 20146 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 20150 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 20156 new_x2[3]
.sym 20160 clk_out_$glb_clk
.sym 20174 state_SB_DFFSR_Q_R
.sym 20175 state[2]
.sym 20177 state[0]
.sym 20178 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 20179 state[1]
.sym 20182 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 20183 state_SB_DFFSR_Q_R
.sym 20188 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20189 new_x2[3]
.sym 20196 row[0]
.sym 20212 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 20222 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20225 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20226 new_x2[9]
.sym 20229 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20238 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 20242 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20251 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20254 new_x2[9]
.sym 20274 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20283 clk_out_$glb_clk
.sym 20287 inside_plt_tile_next_next
.sym 20301 u_controller2.buttons_SB_LUT4_I1_O
.sym 20302 $PACKER_VCC_NET
.sym 20307 $PACKER_GND_NET
.sym 20308 $PACKER_VCC_NET
.sym 20313 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20316 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20327 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 20328 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20329 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20332 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20337 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 20338 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 20346 $PACKER_VCC_NET
.sym 20348 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 20349 new_x2[3]
.sym 20353 new_x2[7]
.sym 20354 $PACKER_VCC_NET
.sym 20356 $PACKER_VCC_NET
.sym 20358 $nextpnr_ICESTORM_LC_40$O
.sym 20361 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 20364 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO
.sym 20366 $PACKER_VCC_NET
.sym 20367 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 20368 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 20370 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CI
.sym 20372 new_x2[3]
.sym 20373 $PACKER_VCC_NET
.sym 20376 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 20378 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20379 $PACKER_VCC_NET
.sym 20382 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 20384 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20388 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 20391 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 20394 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CI
.sym 20396 $PACKER_VCC_NET
.sym 20397 new_x2[7]
.sym 20400 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 20402 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 20403 $PACKER_VCC_NET
.sym 20409 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20432 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 20437 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20441 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20444 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 20464 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 20465 char_y1[3]
.sym 20466 $PACKER_VCC_NET
.sym 20468 new_x2[9]
.sym 20470 char_y1[2]
.sym 20473 new_y2[4]
.sym 20481 $nextpnr_ICESTORM_LC_41$I3
.sym 20483 new_x2[9]
.sym 20491 $nextpnr_ICESTORM_LC_41$I3
.sym 20495 new_y2[4]
.sym 20514 new_x2[9]
.sym 20515 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 20518 char_y1[3]
.sym 20519 char_y1[2]
.sym 20521 $PACKER_VCC_NET
.sym 20529 clk_out_$glb_clk
.sym 20533 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 20534 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20536 char_y1[1]
.sym 20537 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20538 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20544 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20545 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20546 row[0]
.sym 20547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20550 char_y1[3]
.sym 20552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20556 char_y1[2]
.sym 20558 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 20565 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20572 new_y1_SB_DFFSR_Q_1_D[2]
.sym 20574 new_y1_SB_DFFSR_Q_D[2]
.sym 20576 $PACKER_VCC_NET
.sym 20578 new_y1_SB_DFFSS_Q_1_D[2]
.sym 20580 new_y1_SB_DFFSS_Q_D[2]
.sym 20584 $PACKER_VCC_NET
.sym 20589 new_y1_SB_DFFSS_Q_3_D[3]
.sym 20591 new_y1_SB_DFFSS_Q_3_D[2]
.sym 20597 new_y1_SB_DFFSS_Q_3_D[3]
.sym 20601 new_y1_SB_DFFSS_Q_2_D[2]
.sym 20603 new_y1_SB_DFFSR_Q_2_D[2]
.sym 20604 $nextpnr_ICESTORM_LC_49$O
.sym 20606 new_y1_SB_DFFSS_Q_3_D[3]
.sym 20610 new_y1_SB_DFFSS_Q_2_D[3]
.sym 20612 $PACKER_VCC_NET
.sym 20613 new_y1_SB_DFFSS_Q_3_D[2]
.sym 20614 new_y1_SB_DFFSS_Q_3_D[3]
.sym 20616 new_y1_SB_DFFSR_Q_2_D[3]
.sym 20618 $PACKER_VCC_NET
.sym 20619 new_y1_SB_DFFSS_Q_2_D[2]
.sym 20620 new_y1_SB_DFFSS_Q_2_D[3]
.sym 20622 new_y1_SB_DFFSR_Q_2_D_SB_CARRY_I1_CO
.sym 20624 new_y1_SB_DFFSR_Q_2_D[2]
.sym 20625 $PACKER_VCC_NET
.sym 20626 new_y1_SB_DFFSR_Q_2_D[3]
.sym 20628 new_y1_SB_DFFSR_Q_1_D[3]
.sym 20631 new_y1_SB_DFFSS_Q_1_D[2]
.sym 20632 new_y1_SB_DFFSR_Q_2_D_SB_CARRY_I1_CO
.sym 20634 new_y1_SB_DFFSR_Q_1_D_SB_CARRY_I1_CO
.sym 20636 new_y1_SB_DFFSR_Q_1_D[2]
.sym 20638 new_y1_SB_DFFSR_Q_1_D[3]
.sym 20640 new_y1_SB_DFFSR_Q_D[3]
.sym 20642 new_y1_SB_DFFSS_Q_D[2]
.sym 20644 new_y1_SB_DFFSR_Q_1_D_SB_CARRY_I1_CO
.sym 20646 $nextpnr_ICESTORM_LC_50$I3
.sym 20648 new_y1_SB_DFFSR_Q_D[2]
.sym 20650 new_y1_SB_DFFSR_Q_D[3]
.sym 20656 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20657 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20666 new_y1_SB_DFFSS_Q_D[2]
.sym 20667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20669 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20670 new_y1_SB_DFFSR_Q_D[2]
.sym 20671 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20674 new_y1_SB_DFFSS_Q_1_D[2]
.sym 20676 new_y1_SB_DFFSR_Q_1_D[2]
.sym 20682 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 20690 $nextpnr_ICESTORM_LC_50$I3
.sym 20702 new_y1[7]
.sym 20714 new_y1[4]
.sym 20718 new_y1[6]
.sym 20720 new_y1[3]
.sym 20723 new_y1[2]
.sym 20731 $nextpnr_ICESTORM_LC_50$I3
.sym 20736 new_y1[4]
.sym 20743 new_y1[6]
.sym 20746 new_y1[7]
.sym 20752 new_y1[3]
.sym 20765 new_y1[2]
.sym 20775 clk_out_$glb_clk
.sym 20777 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 20779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 20780 char_y1[9]
.sym 20782 char_y1[5]
.sym 20783 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 20784 char_y1[8]
.sym 20792 $PACKER_VCC_NET
.sym 20799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20809 new_y1[2]
.sym 20812 new_y1[9]
.sym 20819 new_y2[4]
.sym 20825 new_y1_SB_DFFSR_Q_1_D[2]
.sym 20831 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20836 new_y2[5]
.sym 20838 new_y2[9]
.sym 20840 new_y2[7]
.sym 20846 new_y2[6]
.sym 20847 $PACKER_VCC_NET
.sym 20848 new_y2[8]
.sym 20850 $nextpnr_ICESTORM_LC_47$O
.sym 20852 new_y2[4]
.sym 20856 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 20858 new_y2[5]
.sym 20862 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.sym 20864 new_y2[6]
.sym 20865 $PACKER_VCC_NET
.sym 20866 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 20868 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20870 new_y2[7]
.sym 20872 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.sym 20874 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI
.sym 20876 new_y2[8]
.sym 20878 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20880 $nextpnr_ICESTORM_LC_48$I3
.sym 20882 new_y2[9]
.sym 20884 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI
.sym 20890 $nextpnr_ICESTORM_LC_48$I3
.sym 20895 new_y1_SB_DFFSR_Q_1_D[2]
.sym 20898 frame_rate_$glb_clk
.sym 20899 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20902 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 20903 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20904 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 20905 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 20906 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 20907 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 20925 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20927 new_y1[8]
.sym 20932 new_y1[0]
.sym 20947 new_y1[5]
.sym 20948 new_y1[1]
.sym 20950 y_vel1[1]
.sym 20951 new_y1[3]
.sym 20952 new_y1[4]
.sym 20953 new_y1[2]
.sym 20954 new_y1[6]
.sym 20956 new_y1[7]
.sym 20957 new_y1[0]
.sym 20958 y_vel1[7]
.sym 20960 y_vel1[4]
.sym 20962 y_vel1[6]
.sym 20964 y_vel1[0]
.sym 20968 y_vel1[2]
.sym 20969 y_vel1[5]
.sym 20970 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20972 y_vel1[3]
.sym 20973 new_y1_SB_DFFSS_Q_5_D_SB_LUT4_O_I3
.sym 20975 y_vel1[0]
.sym 20976 new_y1[0]
.sym 20979 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20981 y_vel1[1]
.sym 20982 new_y1[1]
.sym 20983 new_y1_SB_DFFSS_Q_5_D_SB_LUT4_O_I3
.sym 20985 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 20987 new_y1[2]
.sym 20988 y_vel1[2]
.sym 20989 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20991 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 20993 y_vel1[3]
.sym 20994 new_y1[3]
.sym 20995 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 20997 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 20999 y_vel1[4]
.sym 21000 new_y1[4]
.sym 21001 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 21003 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 21005 new_y1[5]
.sym 21006 y_vel1[5]
.sym 21007 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 21009 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 21011 y_vel1[6]
.sym 21012 new_y1[6]
.sym 21013 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 21015 new_y1_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 21017 new_y1[7]
.sym 21018 y_vel1[7]
.sym 21019 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 21021 frame_rate_$glb_clk
.sym 21022 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21023 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0
.sym 21025 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 21026 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21027 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[1]
.sym 21028 new_y1[9]
.sym 21030 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21036 y_vel1[1]
.sym 21045 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21047 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 21049 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21051 new_y1[5]
.sym 21053 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21055 y_vel1[5]
.sym 21057 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21059 new_y1_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 21064 new_y1_SB_DFFSS_Q_D[2]
.sym 21066 new_y1_SB_DFFSS_Q_3_D[3]
.sym 21067 new_y1_SB_DFFSS_Q_3_D[2]
.sym 21069 new_y1_SB_DFFSR_Q_2_D[2]
.sym 21071 new_y1[8]
.sym 21076 new_y1_SB_DFFSS_Q_2_D[2]
.sym 21077 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21078 new_y1_SB_DFFSS_Q_1_D[2]
.sym 21084 y_vel1[8]
.sym 21085 new_y1[9]
.sym 21090 y_vel1[9]
.sym 21096 new_y1_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 21098 new_y1[8]
.sym 21099 y_vel1[8]
.sym 21100 new_y1_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 21103 y_vel1[9]
.sym 21105 new_y1[9]
.sym 21106 new_y1_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 21112 new_y1_SB_DFFSS_Q_3_D[2]
.sym 21115 new_y1_SB_DFFSS_Q_2_D[2]
.sym 21121 new_y1_SB_DFFSS_Q_3_D[3]
.sym 21129 new_y1_SB_DFFSS_Q_1_D[2]
.sym 21134 new_y1_SB_DFFSR_Q_2_D[2]
.sym 21140 new_y1_SB_DFFSS_Q_D[2]
.sym 21144 frame_rate_$glb_clk
.sym 21145 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21147 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 21165 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21189 y_vel1[6]
.sym 21190 y_vel1[3]
.sym 21191 y_vel1[7]
.sym 21192 y_vel1[0]
.sym 21193 y_vel1[1]
.sym 21196 y_vel1[4]
.sym 21198 y_vel1[2]
.sym 21199 y_vel1[5]
.sym 21219 $nextpnr_ICESTORM_LC_20$O
.sym 21221 y_vel1[0]
.sym 21225 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21227 y_vel1[1]
.sym 21231 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21234 y_vel1[2]
.sym 21235 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21237 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21240 y_vel1[3]
.sym 21241 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21243 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21246 y_vel1[4]
.sym 21247 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21249 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21252 y_vel1[5]
.sym 21253 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21255 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21258 y_vel1[6]
.sym 21259 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21261 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21263 y_vel1[7]
.sym 21265 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21271 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[0]
.sym 21285 $PACKER_VCC_NET
.sym 21290 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21305 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21312 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1[0]
.sym 21315 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 21316 y_vel1[1]
.sym 21320 y_vel1[8]
.sym 21321 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 21323 u_controller1.buttons_SB_LUT4_I2_O
.sym 21325 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 21326 y_vel1_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 21327 y_vel1[9]
.sym 21331 y_vel1[0]
.sym 21332 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21333 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21342 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 21344 y_vel1[8]
.sym 21346 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21349 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21350 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21351 y_vel1[9]
.sym 21352 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 21355 y_vel1_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 21356 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21357 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21361 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21362 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1[0]
.sym 21364 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21367 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21368 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 21370 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21373 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21375 y_vel1[0]
.sym 21376 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21379 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 21381 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 21382 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 21386 y_vel1[1]
.sym 21387 y_vel1[0]
.sym 21389 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 21390 frame_rate_$glb_clk
.sym 21391 u_controller1.buttons_SB_LUT4_I2_O
.sym 21409 u_controller1.buttons_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 21416 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[0]
.sym 21529 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21530 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21779 $PACKER_VCC_NET
.sym 22021 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 22030 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 22726 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22854 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22861 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 22881 back_addr[10]
.sym 22898 $PACKER_GND_NET
.sym 23013 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 23036 $PACKER_VCC_NET
.sym 23038 $PACKER_VCC_NET
.sym 23041 $PACKER_VCC_NET
.sym 23043 $PACKER_VCC_NET
.sym 23136 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23147 back_addr[0]
.sym 23163 back_addr[10]
.sym 23173 $PACKER_VCC_NET
.sym 23176 col[8]
.sym 23181 $PACKER_VCC_NET
.sym 23189 col[2]
.sym 23192 col[6]
.sym 23194 col[3]
.sym 23196 col[7]
.sym 23201 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 23202 col[5]
.sym 23204 col[4]
.sym 23205 $nextpnr_ICESTORM_LC_38$O
.sym 23208 col[2]
.sym 23211 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23213 $PACKER_VCC_NET
.sym 23214 col[3]
.sym 23217 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23219 $PACKER_VCC_NET
.sym 23220 col[4]
.sym 23223 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23225 col[5]
.sym 23229 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23231 col[6]
.sym 23232 $PACKER_VCC_NET
.sym 23235 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23238 col[7]
.sym 23241 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 23243 col[8]
.sym 23247 $nextpnr_ICESTORM_LC_39$I3
.sym 23249 $PACKER_VCC_NET
.sym 23250 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 23259 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23277 $PACKER_VCC_NET
.sym 23286 $PACKER_GND_NET
.sym 23291 $nextpnr_ICESTORM_LC_39$I3
.sym 23332 $nextpnr_ICESTORM_LC_39$I3
.sym 23382 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23398 col[8]
.sym 23400 next_col[8]
.sym 23403 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23404 back_addr[1]
.sym 23407 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23421 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23422 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23424 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23425 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23428 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23431 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23434 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23442 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 23446 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 23448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23449 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23450 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23451 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 23453 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23454 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23457 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 23459 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23460 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23461 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 23463 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 23465 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23466 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23467 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 23469 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23471 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23472 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23473 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 23475 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23477 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 23478 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 23479 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 23481 $nextpnr_ICESTORM_LC_73$I3
.sym 23483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 23485 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23491 $nextpnr_ICESTORM_LC_73$I3
.sym 23494 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23497 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23505 u_marco_rom.u_palette.index[3]
.sym 23513 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 23517 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 23519 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 23521 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 23523 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 23527 $PACKER_VCC_NET
.sym 23528 $PACKER_VCC_NET
.sym 23530 $PACKER_VCC_NET
.sym 23533 $PACKER_VCC_NET
.sym 23535 back_addr[3]
.sym 23536 $PACKER_VCC_NET
.sym 23543 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23546 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23549 $PACKER_VCC_NET
.sym 23550 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23555 $PACKER_VCC_NET
.sym 23556 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23557 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23563 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23573 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 23574 $nextpnr_ICESTORM_LC_71$O
.sym 23576 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23580 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23582 $PACKER_VCC_NET
.sym 23583 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23586 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23589 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23592 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23594 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23598 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23600 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23601 $PACKER_VCC_NET
.sym 23604 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23606 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23607 $PACKER_VCC_NET
.sym 23610 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23612 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23616 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 23618 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 23628 u_marco_rom.u_palette.index[2]
.sym 23636 col[2]
.sym 23637 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 23640 col[4]
.sym 23641 col[3]
.sym 23645 u_marco_rom.mem.0.0_RADDR_2
.sym 23647 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 23648 back_addr[10]
.sym 23650 back_addr[6]
.sym 23652 u_marco_rom.mem.0.0_RADDR_1
.sym 23654 back_addr[5]
.sym 23658 back_addr[4]
.sym 23660 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 23668 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 23671 $PACKER_VCC_NET
.sym 23676 facing_right2
.sym 23688 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 23691 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 23697 $nextpnr_ICESTORM_LC_72$I3
.sym 23699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 23700 $PACKER_VCC_NET
.sym 23707 $nextpnr_ICESTORM_LC_72$I3
.sym 23740 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 23742 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 23743 facing_right2
.sym 23751 u_marco_rom.u_palette.index[1]
.sym 23759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23761 col[3]
.sym 23762 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23763 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 23764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 23765 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23767 $PACKER_VCC_NET
.sym 23769 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23770 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23772 u_marco_rom.u_palette.index[1]
.sym 23773 u_marco_rom.mem.0.0_RADDR_8
.sym 23775 u_marco_rom.u_palette.index[2]
.sym 23776 u_marco_rom.mem.0.0_RADDR_4
.sym 23778 $PACKER_GND_NET
.sym 23779 u_marco_rom.mem.0.0_RADDR_3
.sym 23798 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 23801 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 23805 char_x2[2]
.sym 23809 char_x2[5]
.sym 23810 $PACKER_VCC_NET
.sym 23811 char_x2[9]
.sym 23813 char_x2[2]
.sym 23815 char_x2[4]
.sym 23816 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 23817 char_x2[8]
.sym 23818 $PACKER_VCC_NET
.sym 23820 $nextpnr_ICESTORM_LC_54$O
.sym 23822 char_x2[2]
.sym 23826 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 23828 $PACKER_VCC_NET
.sym 23829 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 23830 char_x2[2]
.sym 23832 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 23834 $PACKER_VCC_NET
.sym 23835 char_x2[4]
.sym 23836 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 23838 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[3]
.sym 23840 $PACKER_VCC_NET
.sym 23841 char_x2[5]
.sym 23842 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 23844 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23847 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 23848 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[3]
.sym 23850 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23853 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 23854 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23856 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23859 char_x2[8]
.sym 23860 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23862 $nextpnr_ICESTORM_LC_55$I3
.sym 23865 char_x2[9]
.sym 23866 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 23874 u_marco_rom.u_palette.index[0]
.sym 23885 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23887 u_marco_rom.mem.0.0_RADDR_5
.sym 23889 u_marco_rom.mem.0.0_RADDR_6
.sym 23893 u_marco_rom.mem.0.0_RADDR_2
.sym 23894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23898 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 23900 state[1]
.sym 23901 back_addr[1]
.sym 23906 $nextpnr_ICESTORM_LC_55$I3
.sym 23914 state[0]
.sym 23917 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 23918 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 23924 state_SB_DFFSR_Q_R
.sym 23926 state[1]
.sym 23941 state[2]
.sym 23947 $nextpnr_ICESTORM_LC_55$I3
.sym 23950 state[0]
.sym 23951 state[1]
.sym 23952 state[2]
.sym 23957 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 23962 state[0]
.sym 23964 state[2]
.sym 23965 state[1]
.sym 23975 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 23981 state[2]
.sym 23982 state[1]
.sym 23983 state[0]
.sym 23986 state[2]
.sym 23987 state[1]
.sym 23988 state[0]
.sym 23991 counter[21]_$glb_clk
.sym 23992 state_SB_DFFSR_Q_R
.sym 23997 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24005 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24013 state[0]
.sym 24017 $PACKER_VCC_NET
.sym 24023 $PACKER_VCC_NET
.sym 24024 $PACKER_VCC_NET
.sym 24027 back_addr[3]
.sym 24037 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24038 $PACKER_VCC_NET
.sym 24041 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24049 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24053 row[0]
.sym 24054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24055 $PACKER_VCC_NET
.sym 24058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24066 $nextpnr_ICESTORM_LC_7$O
.sym 24068 row[0]
.sym 24072 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24078 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24080 $PACKER_VCC_NET
.sym 24081 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24084 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24086 $PACKER_VCC_NET
.sym 24087 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24090 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24093 $PACKER_VCC_NET
.sym 24096 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24102 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24105 $PACKER_VCC_NET
.sym 24108 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24120 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24137 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24140 back_addr[10]
.sym 24142 back_addr[6]
.sym 24143 back_addr[4]
.sym 24146 back_addr[5]
.sym 24147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 24151 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24152 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24157 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24160 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24168 $PACKER_VCC_NET
.sym 24170 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 24171 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 24184 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 24189 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24192 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24195 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 24197 $PACKER_VCC_NET
.sym 24198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24202 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 24203 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 24204 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 24205 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 24237 clk_out_$glb_clk
.sym 24243 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24254 $PACKER_VCC_NET
.sym 24257 inside_plt_tile_next_next
.sym 24267 $PACKER_VCC_NET
.sym 24270 $PACKER_GND_NET
.sym 24272 $PACKER_VCC_NET
.sym 24286 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24287 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24288 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 24290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24291 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24292 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24293 char_y1[1]
.sym 24294 row[0]
.sym 24295 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24296 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24298 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24301 char_y1[2]
.sym 24303 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24310 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24311 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24312 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24314 row[0]
.sym 24315 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24318 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24320 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 24321 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24322 char_y1[1]
.sym 24324 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24326 char_y1[2]
.sym 24327 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24330 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24332 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24336 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24339 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24342 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24344 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24345 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24348 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24350 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24351 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24354 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24356 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24357 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 24366 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24377 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24382 row[0]
.sym 24393 back_addr[1]
.sym 24398 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24409 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24413 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 24415 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24418 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24419 new_y1[1]
.sym 24420 char_y1[4]
.sym 24421 char_y1[6]
.sym 24422 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 24430 char_y1[7]
.sym 24435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24437 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24441 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 24443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24444 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24447 $nextpnr_ICESTORM_LC_43$I3
.sym 24449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 24451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 24457 $nextpnr_ICESTORM_LC_43$I3
.sym 24462 char_y1[6]
.sym 24469 new_y1[1]
.sym 24475 char_y1[4]
.sym 24479 char_y1[7]
.sym 24483 clk_out_$glb_clk
.sym 24489 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24507 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 24527 char_y1[4]
.sym 24529 char_y1[9]
.sym 24530 char_y1[3]
.sym 24532 $PACKER_VCC_NET
.sym 24533 char_y1[8]
.sym 24536 char_y1[6]
.sym 24537 char_y1[7]
.sym 24539 char_y1[5]
.sym 24540 char_y1[2]
.sym 24543 $PACKER_VCC_NET
.sym 24556 $PACKER_VCC_NET
.sym 24558 $nextpnr_ICESTORM_LC_66$O
.sym 24560 char_y1[2]
.sym 24564 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24566 char_y1[3]
.sym 24567 $PACKER_VCC_NET
.sym 24570 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24572 char_y1[4]
.sym 24573 $PACKER_VCC_NET
.sym 24574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24576 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24578 char_y1[5]
.sym 24579 $PACKER_VCC_NET
.sym 24580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24584 char_y1[6]
.sym 24586 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24588 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24590 char_y1[7]
.sym 24592 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24594 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24596 char_y1[8]
.sym 24598 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24600 $nextpnr_ICESTORM_LC_67$I3
.sym 24603 char_y1[9]
.sym 24604 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24612 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 24625 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24631 new_y1[0]
.sym 24635 u_koopa_rom.mem.0.0_RADDR
.sym 24641 u_koopa_rom.mem.0.0_RADDR
.sym 24644 $nextpnr_ICESTORM_LC_67$I3
.sym 24659 new_y1[5]
.sym 24660 char_y1[9]
.sym 24672 char_y1[8]
.sym 24675 new_y1[9]
.sym 24680 new_y1[8]
.sym 24685 $nextpnr_ICESTORM_LC_67$I3
.sym 24697 char_y1[8]
.sym 24702 new_y1[9]
.sym 24712 new_y1[5]
.sym 24718 char_y1[9]
.sym 24725 new_y1[8]
.sym 24729 clk_out_$glb_clk
.sym 24733 u_koopa_rom.mem.0.4_RDATA[1]
.sym 24737 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 24743 $PACKER_VCC_NET
.sym 24745 new_y1[5]
.sym 24750 $PACKER_VCC_NET
.sym 24751 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 24756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 24757 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24758 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24759 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 24760 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24761 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24762 $PACKER_GND_NET
.sym 24764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 24765 $PACKER_VCC_NET
.sym 24766 $PACKER_GND_NET
.sym 24785 new_y1[9]
.sym 24790 $PACKER_VCC_NET
.sym 24791 new_y1[4]
.sym 24792 new_y1[2]
.sym 24793 new_y1[6]
.sym 24795 new_y1[8]
.sym 24798 new_y1[3]
.sym 24802 new_y1[5]
.sym 24803 new_y1[7]
.sym 24804 $nextpnr_ICESTORM_LC_10$O
.sym 24807 new_y1[2]
.sym 24810 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24812 $PACKER_VCC_NET
.sym 24813 new_y1[3]
.sym 24816 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24818 new_y1[4]
.sym 24819 $PACKER_VCC_NET
.sym 24820 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24822 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 24824 $PACKER_VCC_NET
.sym 24825 new_y1[5]
.sym 24826 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24828 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24830 new_y1[6]
.sym 24832 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 24834 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24836 new_y1[7]
.sym 24838 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24840 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI
.sym 24842 new_y1[8]
.sym 24844 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 24846 $nextpnr_ICESTORM_LC_11$I3
.sym 24848 new_y1[9]
.sym 24850 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI
.sym 24856 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 24860 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 24868 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 24873 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24876 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24879 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24881 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24883 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 24885 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24886 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0
.sym 24887 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24890 $nextpnr_ICESTORM_LC_11$I3
.sym 24896 new_y1_SB_DFFSR_Q_D[2]
.sym 24899 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 24900 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 24902 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 24905 new_y1[3]
.sym 24906 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 24907 new_y1[2]
.sym 24908 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24910 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24911 new_y1[0]
.sym 24922 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24926 $PACKER_VCC_NET
.sym 24931 $nextpnr_ICESTORM_LC_11$I3
.sym 24941 new_y1[3]
.sym 24942 $PACKER_VCC_NET
.sym 24943 new_y1[2]
.sym 24946 new_y1[2]
.sym 24947 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 24949 new_y1[0]
.sym 24952 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24954 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24960 new_y1_SB_DFFSR_Q_D[2]
.sym 24970 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 24972 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 24973 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 24975 frame_rate_$glb_clk
.sym 24976 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24979 u_koopa_rom.mem.0.0_RDATA[2]
.sym 24983 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 24990 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 25002 $PACKER_VCC_NET
.sym 25008 $PACKER_VCC_NET
.sym 25020 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 25024 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25025 $PACKER_VCC_NET
.sym 25027 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 25028 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 25030 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 25031 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 25038 new_y1[2]
.sym 25042 new_y1[1]
.sym 25043 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25050 $nextpnr_ICESTORM_LC_15$O
.sym 25052 new_y1[1]
.sym 25056 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25058 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 25059 $PACKER_VCC_NET
.sym 25060 new_y1[2]
.sym 25062 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI
.sym 25064 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 25068 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI
.sym 25071 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 25074 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CO
.sym 25076 $PACKER_VCC_NET
.sym 25077 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25080 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CO_SB_CARRY_CI_CO
.sym 25082 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 25083 $PACKER_VCC_NET
.sym 25086 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25089 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 25092 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25094 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 25102 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 25106 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 25112 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25115 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25123 u_koopa_rom.mem.0.0_RADDR
.sym 25125 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25127 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25129 $PACKER_VCC_NET
.sym 25131 $PACKER_VCC_NET
.sym 25132 $PACKER_VCC_NET
.sym 25133 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25134 u_koopa_rom.mem.0.0_RADDR
.sym 25136 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25152 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 25158 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0
.sym 25162 $PACKER_VCC_NET
.sym 25168 $PACKER_VCC_NET
.sym 25173 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI
.sym 25175 $PACKER_VCC_NET
.sym 25176 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 25179 $nextpnr_ICESTORM_LC_16$I3
.sym 25181 $PACKER_VCC_NET
.sym 25182 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0
.sym 25189 $nextpnr_ICESTORM_LC_16$I3
.sym 25225 u_koopa_rom.mem.0.0_RDATA[3]
.sym 25229 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 25243 latch2$SB_IO_OUT
.sym 25248 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25251 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25253 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25254 $PACKER_GND_NET
.sym 25257 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25348 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 25352 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 25364 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25368 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25372 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25378 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25379 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25381 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25471 u_koopa_rom.mem.0.2_RDATA[2]
.sym 25475 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 25502 $PACKER_VCC_NET
.sym 25594 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 25598 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 25609 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25611 u_koopa_rom.mem.0.0_RADDR
.sym 25617 $PACKER_VCC_NET
.sym 25619 u_koopa_rom.mem.0.0_RADDR
.sym 25620 $PACKER_VCC_NET
.sym 25622 $PACKER_VCC_NET
.sym 25624 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25625 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 25626 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25717 u_koopa_rom.mem.0.2_RDATA[3]
.sym 25721 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 25748 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25840 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 25844 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 25857 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25867 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25872 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26118 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 26527 counter[21]
.sym 26540 counter[21]
.sym 26595 $PACKER_VCC_NET
.sym 26597 $PACKER_VCC_NET
.sym 26601 back_addr[3]
.sym 26606 back_addr[1]
.sym 26608 back_addr[10]
.sym 26610 back_addr[0]
.sym 26612 back_addr[2]
.sym 26615 back_addr[4]
.sym 26616 back_addr[5]
.sym 26617 back_addr[9]
.sym 26618 back_addr[6]
.sym 26621 back_addr[7]
.sym 26622 back_addr[8]
.sym 26645 back_addr[3]
.sym 26646 back_addr[4]
.sym 26647 back_addr[0]
.sym 26648 back_addr[5]
.sym 26649 back_addr[6]
.sym 26650 back_addr[7]
.sym 26651 back_addr[8]
.sym 26652 back_addr[9]
.sym 26653 back_addr[10]
.sym 26654 back_addr[2]
.sym 26655 back_addr[1]
.sym 26656 clk_out_$glb_clk
.sym 26657 $PACKER_VCC_NET
.sym 26658 $PACKER_VCC_NET
.sym 26675 $PACKER_VCC_NET
.sym 26677 $PACKER_VCC_NET
.sym 26683 back_addr[3]
.sym 26686 back_addr[2]
.sym 26689 back_addr[4]
.sym 26690 back_addr[5]
.sym 26692 back_addr[6]
.sym 26696 back_addr[7]
.sym 26697 back_addr[8]
.sym 26705 back_addr[4]
.sym 26710 back_addr[0]
.sym 26718 back_addr[9]
.sym 26719 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 26726 back_addr[1]
.sym 26746 $PACKER_GND_NET
.sym 26755 $PACKER_VCC_NET
.sym 26767 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 26768 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26794 $PACKER_GND_NET_$glb_clk
.sym 26795 $PACKER_GND_NET
.sym 26804 $PACKER_VCC_NET
.sym 26822 back_addr[3]
.sym 26828 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26829 back_addr[1]
.sym 26830 back_addr[2]
.sym 26840 back_addr[2]
.sym 26845 back_addr[3]
.sym 26850 back_addr[4]
.sym 26851 back_addr[0]
.sym 26853 back_addr[10]
.sym 26855 back_addr[1]
.sym 26857 $PACKER_VCC_NET
.sym 26860 back_addr[5]
.sym 26861 back_addr[9]
.sym 26862 back_addr[6]
.sym 26864 $PACKER_VCC_NET
.sym 26865 back_addr[7]
.sym 26866 back_addr[8]
.sym 26871 back_addr[1]
.sym 26885 back_addr[3]
.sym 26886 back_addr[4]
.sym 26887 back_addr[0]
.sym 26888 back_addr[5]
.sym 26889 back_addr[6]
.sym 26890 back_addr[7]
.sym 26891 back_addr[8]
.sym 26892 back_addr[9]
.sym 26893 back_addr[10]
.sym 26894 back_addr[2]
.sym 26895 back_addr[1]
.sym 26896 clk_out_$glb_clk
.sym 26897 $PACKER_VCC_NET
.sym 26898 $PACKER_VCC_NET
.sym 26924 back_addr[4]
.sym 26925 col[8]
.sym 26926 back_addr[5]
.sym 26928 back_addr[6]
.sym 26930 back_addr[7]
.sym 26931 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26932 back_addr[8]
.sym 26952 $PACKER_VCC_NET
.sym 26966 $PACKER_GND_NET
.sym 26971 back_addr[3]
.sym 26974 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26975 back_addr[2]
.sym 26978 col[8]
.sym 26998 $PACKER_GND_NET_$glb_clk
.sym 26999 $PACKER_GND_NET
.sym 27008 $PACKER_VCC_NET
.sym 27024 back_addr[1]
.sym 27025 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27028 back_addr[0]
.sym 27029 back_addr[4]
.sym 27032 col[8]
.sym 27033 back_addr[0]
.sym 27034 back_addr[3]
.sym 27036 col[4]
.sym 27043 back_addr[1]
.sym 27045 $PACKER_VCC_NET
.sym 27051 back_addr[0]
.sym 27052 $PACKER_VCC_NET
.sym 27057 back_addr[4]
.sym 27058 back_addr[5]
.sym 27059 back_addr[6]
.sym 27060 back_addr[7]
.sym 27061 back_addr[8]
.sym 27062 back_addr[9]
.sym 27063 back_addr[10]
.sym 27065 back_addr[3]
.sym 27069 back_addr[2]
.sym 27073 back_addr[4]
.sym 27074 back_addr[5]
.sym 27075 back_addr[6]
.sym 27076 back_addr[7]
.sym 27077 back_addr[8]
.sym 27078 back_addr[9]
.sym 27079 back_addr[10]
.sym 27080 back_addr[11]
.sym 27089 back_addr[3]
.sym 27090 back_addr[4]
.sym 27091 back_addr[0]
.sym 27092 back_addr[5]
.sym 27093 back_addr[6]
.sym 27094 back_addr[7]
.sym 27095 back_addr[8]
.sym 27096 back_addr[9]
.sym 27097 back_addr[10]
.sym 27098 back_addr[2]
.sym 27099 back_addr[1]
.sym 27100 clk_out_$glb_clk
.sym 27101 $PACKER_VCC_NET
.sym 27102 $PACKER_VCC_NET
.sym 27118 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 27120 $PACKER_VCC_NET
.sym 27121 $PACKER_VCC_NET
.sym 27122 back_addr[3]
.sym 27126 $PACKER_VCC_NET
.sym 27127 col[7]
.sym 27128 back_addr[8]
.sym 27129 col[6]
.sym 27130 back_addr[9]
.sym 27131 back_addr[2]
.sym 27132 back_addr[10]
.sym 27136 back_addr[4]
.sym 27137 col[5]
.sym 27138 back_addr[5]
.sym 27154 $PACKER_GND_NET
.sym 27163 $PACKER_VCC_NET
.sym 27175 back_addr[12]
.sym 27176 back_addr[13]
.sym 27177 back_addr_SB_DFF_Q_D
.sym 27178 col[5]
.sym 27179 col[2]
.sym 27180 col[4]
.sym 27181 col[7]
.sym 27182 col[6]
.sym 27202 $PACKER_GND_NET_$glb_clk
.sym 27203 $PACKER_GND_NET
.sym 27212 $PACKER_VCC_NET
.sym 27218 back_addr[10]
.sym 27224 back_addr[4]
.sym 27226 back_addr[5]
.sym 27228 back_addr[6]
.sym 27229 back_addr[6]
.sym 27230 back_addr[1]
.sym 27231 back_addr[7]
.sym 27232 col[4]
.sym 27233 back_addr[8]
.sym 27234 col[7]
.sym 27235 next_row[1]
.sym 27236 col[6]
.sym 27237 back_addr[10]
.sym 27238 back_addr[2]
.sym 27249 u_marco_rom.mem.0.0_RADDR_7
.sym 27255 u_marco_rom.mem.0.0_RADDR_2
.sym 27259 u_marco_rom.mem.0.0_RADDR_8
.sym 27261 u_marco_rom.mem.0.0_RADDR_5
.sym 27263 $PACKER_VCC_NET
.sym 27264 u_marco_rom.mem.0.0_RADDR_4
.sym 27265 $PACKER_VCC_NET
.sym 27266 u_marco_rom.mem.0.0_RADDR_10
.sym 27267 u_marco_rom.mem.0.0_RADDR_1
.sym 27268 u_marco_rom.mem.0.0_RADDR
.sym 27270 u_marco_rom.mem.0.0_RADDR_3
.sym 27271 u_marco_rom.mem.0.0_RADDR_6
.sym 27276 u_marco_rom.mem.0.0_RADDR_9
.sym 27277 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27278 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27279 col[0]
.sym 27280 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27281 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27282 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27283 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27284 col[1]
.sym 27293 u_marco_rom.mem.0.0_RADDR_10
.sym 27294 u_marco_rom.mem.0.0_RADDR_9
.sym 27295 u_marco_rom.mem.0.0_RADDR
.sym 27296 u_marco_rom.mem.0.0_RADDR_8
.sym 27297 u_marco_rom.mem.0.0_RADDR_7
.sym 27298 u_marco_rom.mem.0.0_RADDR_6
.sym 27299 u_marco_rom.mem.0.0_RADDR_5
.sym 27300 u_marco_rom.mem.0.0_RADDR_4
.sym 27301 u_marco_rom.mem.0.0_RADDR_3
.sym 27302 u_marco_rom.mem.0.0_RADDR_2
.sym 27303 u_marco_rom.mem.0.0_RADDR_1
.sym 27304 clk_out_$glb_clk
.sym 27305 $PACKER_VCC_NET
.sym 27306 $PACKER_VCC_NET
.sym 27319 u_vga.col_count_SB_DFFSR_Q_R
.sym 27320 next_col[2]
.sym 27323 next_col[7]
.sym 27325 u_marco_rom.mem.0.0_RADDR_7
.sym 27326 next_col[6]
.sym 27327 u_marco_rom.mem.0.0_RADDR_8
.sym 27329 u_marco_rom.u_palette.index[3]
.sym 27332 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27333 col[5]
.sym 27334 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27335 col[2]
.sym 27336 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27337 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 27338 next_col[4]
.sym 27339 col[7]
.sym 27340 next_col[5]
.sym 27341 col[8]
.sym 27342 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27351 $PACKER_VCC_NET
.sym 27374 $PACKER_GND_NET
.sym 27379 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27380 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 27381 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 27382 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 27383 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 27384 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27385 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27386 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27406 $PACKER_GND_NET_$glb_clk
.sym 27407 $PACKER_GND_NET
.sym 27416 $PACKER_VCC_NET
.sym 27421 state[1]
.sym 27422 next_col[0]
.sym 27424 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27426 col[1]
.sym 27427 next_col[1]
.sym 27428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27430 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27431 u_marco_rom.u_palette.index[2]
.sym 27432 col[0]
.sym 27433 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27434 $PACKER_VCC_NET
.sym 27435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27436 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27437 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27438 back_addr[3]
.sym 27439 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27440 col[8]
.sym 27441 back_addr[0]
.sym 27442 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27443 col[3]
.sym 27444 col[4]
.sym 27449 u_marco_rom.mem.0.0_RADDR_1
.sym 27453 $PACKER_VCC_NET
.sym 27455 u_marco_rom.mem.0.0_RADDR_5
.sym 27457 u_marco_rom.mem.0.0_RADDR_6
.sym 27460 $PACKER_VCC_NET
.sym 27461 u_marco_rom.mem.0.0_RADDR_2
.sym 27466 u_marco_rom.mem.0.0_RADDR_10
.sym 27468 u_marco_rom.mem.0.0_RADDR_8
.sym 27472 u_marco_rom.mem.0.0_RADDR
.sym 27474 u_marco_rom.mem.0.0_RADDR_3
.sym 27476 u_marco_rom.mem.0.0_RADDR_9
.sym 27477 u_marco_rom.mem.0.0_RADDR_4
.sym 27478 u_marco_rom.mem.0.0_RADDR_7
.sym 27481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27482 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 27484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 27485 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 27486 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 27487 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 27488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27497 u_marco_rom.mem.0.0_RADDR_10
.sym 27498 u_marco_rom.mem.0.0_RADDR_9
.sym 27499 u_marco_rom.mem.0.0_RADDR
.sym 27500 u_marco_rom.mem.0.0_RADDR_8
.sym 27501 u_marco_rom.mem.0.0_RADDR_7
.sym 27502 u_marco_rom.mem.0.0_RADDR_6
.sym 27503 u_marco_rom.mem.0.0_RADDR_5
.sym 27504 u_marco_rom.mem.0.0_RADDR_4
.sym 27505 u_marco_rom.mem.0.0_RADDR_3
.sym 27506 u_marco_rom.mem.0.0_RADDR_2
.sym 27507 u_marco_rom.mem.0.0_RADDR_1
.sym 27508 clk_out_$glb_clk
.sym 27509 $PACKER_VCC_NET
.sym 27510 $PACKER_VCC_NET
.sym 27523 $PACKER_VCC_NET
.sym 27526 $PACKER_VCC_NET
.sym 27535 col[7]
.sym 27536 back_addr[10]
.sym 27537 back_addr[8]
.sym 27538 back_addr[9]
.sym 27539 back_addr[2]
.sym 27540 back_addr[4]
.sym 27541 col[5]
.sym 27542 back_addr[5]
.sym 27543 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27544 back_addr[2]
.sym 27545 col[6]
.sym 27546 char_x1[0]
.sym 27562 $PACKER_GND_NET
.sym 27571 $PACKER_VCC_NET
.sym 27584 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27610 $PACKER_GND_NET_$glb_clk
.sym 27611 $PACKER_GND_NET
.sym 27620 $PACKER_VCC_NET
.sym 27635 u_marco_rom.u_palette.index[0]
.sym 27637 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 27638 back_addr[10]
.sym 27639 back_addr[1]
.sym 27641 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 27642 back_addr[2]
.sym 27644 new_x1[0]
.sym 27645 back_addr[6]
.sym 27646 back_addr[8]
.sym 27647 back_addr[7]
.sym 27653 back_addr[10]
.sym 27655 back_addr[6]
.sym 27664 back_addr[1]
.sym 27665 back_addr[3]
.sym 27670 back_addr[0]
.sym 27672 back_addr[7]
.sym 27675 back_addr[8]
.sym 27676 back_addr[9]
.sym 27677 back_addr[2]
.sym 27678 back_addr[4]
.sym 27679 back_addr[5]
.sym 27680 $PACKER_VCC_NET
.sym 27682 $PACKER_VCC_NET
.sym 27687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 27689 inside_char_tile_next_next1
.sym 27690 char_x1[0]
.sym 27691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 27692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 27701 back_addr[3]
.sym 27702 back_addr[4]
.sym 27703 back_addr[0]
.sym 27704 back_addr[5]
.sym 27705 back_addr[6]
.sym 27706 back_addr[7]
.sym 27707 back_addr[8]
.sym 27708 back_addr[9]
.sym 27709 back_addr[10]
.sym 27710 back_addr[2]
.sym 27711 back_addr[1]
.sym 27712 clk_out_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27727 u_marco_rom.u_palette.index[1]
.sym 27728 $PACKER_GND_NET
.sym 27730 u_marco_rom.u_palette.index[2]
.sym 27741 row[0]
.sym 27744 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27746 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27759 $PACKER_VCC_NET
.sym 27782 $PACKER_GND_NET
.sym 27787 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 27788 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 27789 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 27792 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 27794 row[0]
.sym 27814 $PACKER_GND_NET_$glb_clk
.sym 27815 $PACKER_GND_NET
.sym 27824 $PACKER_VCC_NET
.sym 27841 char_y1[2]
.sym 27842 back_addr[0]
.sym 27844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 27846 back_addr[3]
.sym 27847 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 27849 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27850 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 27859 $PACKER_VCC_NET
.sym 27860 back_addr[3]
.sym 27861 back_addr[10]
.sym 27863 back_addr[6]
.sym 27865 back_addr[0]
.sym 27867 back_addr[5]
.sym 27868 back_addr[1]
.sym 27869 back_addr[2]
.sym 27872 back_addr[4]
.sym 27873 back_addr[8]
.sym 27876 back_addr[7]
.sym 27881 back_addr[9]
.sym 27886 $PACKER_VCC_NET
.sym 27889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27890 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 27891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27893 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 27896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27905 back_addr[3]
.sym 27906 back_addr[4]
.sym 27907 back_addr[0]
.sym 27908 back_addr[5]
.sym 27909 back_addr[6]
.sym 27910 back_addr[7]
.sym 27911 back_addr[8]
.sym 27912 back_addr[9]
.sym 27913 back_addr[10]
.sym 27914 back_addr[2]
.sym 27915 back_addr[1]
.sym 27916 clk_out_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27933 $PACKER_VCC_NET
.sym 27936 row[0]
.sym 27944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27945 back_addr[10]
.sym 27946 back_addr[5]
.sym 27947 back_addr[9]
.sym 27948 back_addr[4]
.sym 27950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27951 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27952 char_y1[5]
.sym 27953 back_addr[2]
.sym 27970 $PACKER_GND_NET
.sym 27972 $PACKER_VCC_NET
.sym 27991 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 27992 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 27993 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 27994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 27995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 27996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 27997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 27998 char_y1[0]
.sym 28018 $PACKER_GND_NET_$glb_clk
.sym 28019 $PACKER_GND_NET
.sym 28028 $PACKER_VCC_NET
.sym 28040 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28041 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28043 u_koopa_rom.mem.0.0_RADDR
.sym 28047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28049 back_addr[6]
.sym 28050 new_x1[3]
.sym 28051 back_addr[7]
.sym 28052 new_x1[0]
.sym 28053 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 28055 back_addr[8]
.sym 28061 back_addr[8]
.sym 28068 back_addr[7]
.sym 28069 back_addr[0]
.sym 28072 back_addr[1]
.sym 28073 back_addr[3]
.sym 28074 back_addr[6]
.sym 28081 $PACKER_VCC_NET
.sym 28083 back_addr[10]
.sym 28084 back_addr[5]
.sym 28085 back_addr[9]
.sym 28086 back_addr[4]
.sym 28088 $PACKER_VCC_NET
.sym 28091 back_addr[2]
.sym 28093 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28094 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 28095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 28097 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 28099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 28100 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 28109 back_addr[3]
.sym 28110 back_addr[4]
.sym 28111 back_addr[0]
.sym 28112 back_addr[5]
.sym 28113 back_addr[6]
.sym 28114 back_addr[7]
.sym 28115 back_addr[8]
.sym 28116 back_addr[9]
.sym 28117 back_addr[10]
.sym 28118 back_addr[2]
.sym 28119 back_addr[1]
.sym 28120 clk_out_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28131 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28134 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 28137 $PACKER_GND_NET
.sym 28139 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28141 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28142 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28143 $PACKER_GND_NET
.sym 28144 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28146 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28153 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 28156 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28158 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 28176 $PACKER_VCC_NET
.sym 28190 $PACKER_GND_NET
.sym 28195 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 28196 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 28197 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 28199 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28201 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 28202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28222 $PACKER_GND_NET_$glb_clk
.sym 28223 $PACKER_GND_NET
.sym 28232 $PACKER_VCC_NET
.sym 28237 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28241 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28245 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28247 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28249 u_koopa_rom.mem.0.0_RDATA[0]
.sym 28250 u_koopa_rom.mem.0.4_RDATA[0]
.sym 28252 $PACKER_VCC_NET
.sym 28255 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 28256 u_koopa_rom.mem.0.0_RDATA[1]
.sym 28257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 28259 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 28267 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28269 $PACKER_VCC_NET
.sym 28273 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28276 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28278 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28280 u_koopa_rom.mem.0.0_RADDR
.sym 28286 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28288 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28289 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28291 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28292 $PACKER_VCC_NET
.sym 28294 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28297 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 28298 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28299 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 28301 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28302 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28303 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28304 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28313 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28314 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28316 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28317 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28318 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28319 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28320 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28321 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28322 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28323 u_koopa_rom.mem.0.0_RADDR
.sym 28324 clk_out_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28339 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 28341 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28344 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28345 $PACKER_VCC_NET
.sym 28348 $PACKER_VCC_NET
.sym 28352 u_koopa_rom.mem.0.4_RDATA[1]
.sym 28360 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 28371 $PACKER_VCC_NET
.sym 28378 $PACKER_GND_NET
.sym 28399 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 28400 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 28401 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28402 char_rgb1_SB_DFFSR_Q_D[0]
.sym 28403 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 28404 u_koopa_rom.mem.0.4_RDATA[3]
.sym 28405 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 28406 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 28426 $PACKER_GND_NET_$glb_clk
.sym 28427 $PACKER_GND_NET
.sym 28436 $PACKER_VCC_NET
.sym 28441 $PACKER_VCC_NET
.sym 28443 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28447 $PACKER_VCC_NET
.sym 28449 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28451 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28454 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 28456 u_koopa_rom.mem.0.0_RDATA[0]
.sym 28457 u_koopa_rom.mem.0.0_RDATA[3]
.sym 28463 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 28472 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28473 u_koopa_rom.mem.0.0_RADDR
.sym 28474 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28475 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28476 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28479 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28480 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28481 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28482 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28484 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28487 $PACKER_VCC_NET
.sym 28489 $PACKER_VCC_NET
.sym 28503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28504 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 28505 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 28507 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 28517 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28518 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28520 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28521 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28522 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28523 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28524 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28525 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28526 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28527 u_koopa_rom.mem.0.0_RADDR
.sym 28528 clk_out_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28544 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 28546 char_rgb1_SB_DFFSR_Q_D[0]
.sym 28549 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 28550 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 28551 u_controller1.buttons_SB_DFFE_Q_E
.sym 28559 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 28584 $PACKER_VCC_NET
.sym 28598 $PACKER_GND_NET
.sym 28630 $PACKER_GND_NET_$glb_clk
.sym 28631 $PACKER_GND_NET
.sym 28640 $PACKER_VCC_NET
.sym 28649 buttons1[3]
.sym 28657 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 28659 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 28664 u_koopa_rom.mem.0.0_RDATA[1]
.sym 28665 u_koopa_rom.mem.0.0_RDATA[0]
.sym 28668 $PACKER_VCC_NET
.sym 28677 $PACKER_VCC_NET
.sym 28678 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28679 u_koopa_rom.mem.0.0_RADDR
.sym 28682 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28684 $PACKER_VCC_NET
.sym 28686 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28688 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28692 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28694 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28699 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28702 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28703 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28705 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 28709 u_koopa_rom.mem.0.4_RDATA[2]
.sym 28710 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 28711 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 28721 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28722 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28724 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28725 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28726 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28727 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28728 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28729 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28730 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28731 u_koopa_rom.mem.0.0_RADDR
.sym 28732 clk_out_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28763 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 28779 $PACKER_VCC_NET
.sym 28786 $PACKER_GND_NET
.sym 28834 $PACKER_GND_NET_$glb_clk
.sym 28835 $PACKER_GND_NET
.sym 28844 $PACKER_VCC_NET
.sym 28860 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28862 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 28865 u_koopa_rom.mem.0.2_RDATA[3]
.sym 28870 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 28877 u_koopa_rom.mem.0.0_RADDR
.sym 28882 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28883 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28884 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28885 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28888 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28889 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28890 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28891 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28892 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28895 $PACKER_VCC_NET
.sym 28897 $PACKER_VCC_NET
.sym 28925 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28926 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28928 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28929 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28930 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28931 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28932 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28933 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28934 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28935 u_koopa_rom.mem.0.0_RADDR
.sym 28936 clk_out_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28964 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 28965 $PACKER_GND_NET
.sym 28967 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 28990 $PACKER_GND_NET
.sym 28992 $PACKER_VCC_NET
.sym 29038 $PACKER_GND_NET_$glb_clk
.sym 29039 $PACKER_GND_NET
.sym 29048 $PACKER_VCC_NET
.sym 29066 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 29081 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29083 $PACKER_VCC_NET
.sym 29085 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29087 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29094 $PACKER_VCC_NET
.sym 29096 u_koopa_rom.mem.0.0_RADDR
.sym 29098 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29105 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29106 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29107 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29109 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29111 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29129 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29130 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29132 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29133 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29134 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29135 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29136 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29137 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29138 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29139 u_koopa_rom.mem.0.0_RADDR
.sym 29140 clk_out_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29194 $PACKER_GND_NET
.sym 29196 $PACKER_VCC_NET
.sym 29242 $PACKER_GND_NET_$glb_clk
.sym 29243 $PACKER_GND_NET
.sym 29252 $PACKER_VCC_NET
.sym 29691 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29697 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29717 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29774 col[2]
.sym 30051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30073 back_addr[1]
.sym 30082 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30093 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30101 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30103 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30109 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30115 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30116 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30117 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30121 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30122 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30123 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30175 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30179 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 30187 back_addr[4]
.sym 30193 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30198 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30235 col[4]
.sym 30251 col[4]
.sym 30284 clk_out_$glb_clk
.sym 30287 next_row[1]
.sym 30288 next_row[2]
.sym 30289 next_row[3]
.sym 30290 next_row[4]
.sym 30291 next_row[5]
.sym 30292 next_row[6]
.sym 30293 next_row[7]
.sym 30296 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30297 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30304 back_addr[1]
.sym 30311 back_addr[10]
.sym 30315 back_addr[4]
.sym 30317 back_addr[5]
.sym 30320 u_vga.col_count_SB_DFFSR_Q_R
.sym 30321 back_addr[7]
.sym 30334 back_addr[11]
.sym 30349 col[5]
.sym 30351 next_col[8]
.sym 30357 col[6]
.sym 30363 col[6]
.sym 30380 back_addr[11]
.sym 30384 col[5]
.sym 30402 next_col[8]
.sym 30407 clk_out_$glb_clk
.sym 30409 next_row[8]
.sym 30410 next_row[9]
.sym 30411 next_row[0]
.sym 30413 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 30414 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30416 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 30421 back_addr[3]
.sym 30422 next_row[6]
.sym 30426 next_row[7]
.sym 30429 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30430 next_row[1]
.sym 30431 back_addr[2]
.sym 30432 next_row[2]
.sym 30433 next_row[2]
.sym 30435 next_row[3]
.sym 30437 next_row[4]
.sym 30439 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 30441 next_row[6]
.sym 30442 next_row[8]
.sym 30443 next_row[7]
.sym 30444 col[8]
.sym 30457 col[8]
.sym 30464 col[7]
.sym 30465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30466 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 30470 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 30472 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 30474 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 30475 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30476 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 30478 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 30480 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 30482 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 30484 col[7]
.sym 30485 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30488 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 30490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30491 col[8]
.sym 30492 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 30494 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 30496 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 30497 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 30498 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 30500 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 30503 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 30504 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 30506 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 30508 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 30510 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 30512 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 30515 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 30516 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 30518 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 30521 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 30522 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 30524 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 30526 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 30528 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 30530 clk_out_$glb_clk
.sym 30533 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 30534 back_addr[0]
.sym 30535 col[3]
.sym 30536 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 30537 back_addr[14]
.sym 30538 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 30540 back_addr[8]
.sym 30544 next_col[4]
.sym 30546 back_addr[9]
.sym 30548 next_col[5]
.sym 30550 back_addr[6]
.sym 30551 next_row[8]
.sym 30552 back_addr[7]
.sym 30553 next_row[9]
.sym 30554 back_addr[8]
.sym 30556 next_row[0]
.sym 30557 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30558 col[4]
.sym 30559 col[1]
.sym 30561 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30563 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30564 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 30565 back_addr[10]
.sym 30567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30568 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 30580 next_col[7]
.sym 30581 next_col[6]
.sym 30585 next_col[2]
.sym 30591 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 30592 next_col[4]
.sym 30598 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 30602 next_col[5]
.sym 30605 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 30608 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 30609 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 30611 $nextpnr_ICESTORM_LC_74$I3
.sym 30613 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 30615 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 30621 $nextpnr_ICESTORM_LC_74$I3
.sym 30625 next_col[5]
.sym 30633 next_col[2]
.sym 30636 next_col[4]
.sym 30645 next_col[7]
.sym 30650 next_col[6]
.sym 30653 clk_out_$glb_clk
.sym 30655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30656 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 30658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 30659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 30661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30669 col[4]
.sym 30670 col[3]
.sym 30674 $PACKER_VCC_NET
.sym 30678 back_addr[0]
.sym 30679 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30680 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 30681 col[3]
.sym 30682 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 30683 state[0]
.sym 30684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30685 state[2]
.sym 30686 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30687 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 30689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30690 col[6]
.sym 30697 next_col[1]
.sym 30698 next_row[1]
.sym 30700 next_col[0]
.sym 30705 next_row[2]
.sym 30709 next_row[4]
.sym 30712 next_row[8]
.sym 30713 next_row[6]
.sym 30715 next_row[7]
.sym 30729 next_row[4]
.sym 30738 next_row[2]
.sym 30741 next_col[0]
.sym 30749 next_row[6]
.sym 30756 next_row[7]
.sym 30762 next_row[8]
.sym 30767 next_row[1]
.sym 30773 next_col[1]
.sym 30776 clk_out_$glb_clk
.sym 30778 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 30780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30781 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 30783 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30784 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30785 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30792 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30794 tile_rgb_SB_DFFSR_Q_R
.sym 30796 back_addr[5]
.sym 30800 back_addr[4]
.sym 30803 col[0]
.sym 30804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 30805 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30806 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30808 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 30809 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30810 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30812 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 30813 col[1]
.sym 30825 col[5]
.sym 30826 col[1]
.sym 30827 col[2]
.sym 30829 col[0]
.sym 30830 col[4]
.sym 30831 col[7]
.sym 30834 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 30836 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 30838 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30840 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30841 col[3]
.sym 30842 char_x1[0]
.sym 30846 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 30848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30849 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30850 col[6]
.sym 30851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30853 col[0]
.sym 30854 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 30855 char_x1[0]
.sym 30857 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 30859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30860 col[1]
.sym 30861 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30863 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30865 col[2]
.sym 30866 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 30867 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 30869 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30871 col[3]
.sym 30872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 30873 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 30875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30877 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30878 col[4]
.sym 30879 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30881 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30883 col[5]
.sym 30884 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30885 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30890 col[6]
.sym 30891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30893 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30896 col[7]
.sym 30897 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30901 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 30903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 30904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 30905 tile_rgb[4]
.sym 30906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30907 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30908 tile_rgb[5]
.sym 30911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 30934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30936 col[8]
.sym 30937 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30945 col[8]
.sym 30946 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30950 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30954 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30955 $PACKER_VCC_NET
.sym 30956 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30957 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30962 char_x1[7]
.sym 30963 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 30964 state[0]
.sym 30967 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30970 state[2]
.sym 30972 state[1]
.sym 30973 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 30974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 30976 col[8]
.sym 30977 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 30978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30980 $nextpnr_ICESTORM_LC_23$I3
.sym 30982 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 30983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 30984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 30986 $nextpnr_ICESTORM_LC_23$COUT
.sym 30989 $PACKER_VCC_NET
.sym 30990 $nextpnr_ICESTORM_LC_23$I3
.sym 30996 $nextpnr_ICESTORM_LC_23$COUT
.sym 30999 state[0]
.sym 31000 state[2]
.sym 31002 state[1]
.sym 31005 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31007 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31008 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31011 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31012 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31014 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31018 char_x1[7]
.sym 31025 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31026 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 31027 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31028 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31029 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31030 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31031 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31042 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31048 char_x1[7]
.sym 31049 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 31050 new_x1[7]
.sym 31051 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31053 next_row[0]
.sym 31054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 31056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 31057 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31058 new_x1[6]
.sym 31059 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31067 col[5]
.sym 31069 col[7]
.sym 31073 col[0]
.sym 31075 col[4]
.sym 31076 col[3]
.sym 31079 col[6]
.sym 31083 col[1]
.sym 31085 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31089 col[2]
.sym 31090 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31091 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 31092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31093 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31094 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31097 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 31099 col[0]
.sym 31100 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31103 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 31105 col[1]
.sym 31106 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31107 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31109 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 31111 col[2]
.sym 31112 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31115 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31117 col[3]
.sym 31118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 31121 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31123 col[4]
.sym 31124 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31129 col[5]
.sym 31130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31135 col[6]
.sym 31136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31139 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31141 col[7]
.sym 31142 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31148 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 31149 char_x1[9]
.sym 31150 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 31151 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31152 char_x1[6]
.sym 31153 char_x1[7]
.sym 31154 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 31163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31172 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 31173 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31174 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31175 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 31176 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 31178 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 31179 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 31183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31190 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31192 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 31195 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31196 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 31199 new_x1[0]
.sym 31200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 31201 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 31204 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31205 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 31206 col[8]
.sym 31207 $PACKER_VCC_NET
.sym 31212 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 31214 char_x1[9]
.sym 31220 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31223 col[8]
.sym 31226 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31229 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 31232 $nextpnr_ICESTORM_LC_26$I3
.sym 31235 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31236 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 31238 $nextpnr_ICESTORM_LC_26$COUT
.sym 31241 $PACKER_VCC_NET
.sym 31242 $nextpnr_ICESTORM_LC_26$I3
.sym 31245 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 31246 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 31247 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 31248 $nextpnr_ICESTORM_LC_26$COUT
.sym 31252 new_x1[0]
.sym 31260 char_x1[9]
.sym 31263 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 31268 clk_out_$glb_clk
.sym 31270 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31271 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 31272 char_x1[5]
.sym 31273 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 31274 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 31275 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 31276 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 31277 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 31292 inside_char_tile_next_next1
.sym 31294 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31295 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31296 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31297 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31298 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 31300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 31301 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31302 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31303 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 31304 $PACKER_VCC_NET
.sym 31305 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31312 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 31315 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31320 new_x1[3]
.sym 31322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 31323 next_row[0]
.sym 31324 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 31327 char_y1[3]
.sym 31328 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31331 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31333 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31336 char_y1[2]
.sym 31339 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31341 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 31344 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31346 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31347 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31351 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31352 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31353 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31358 char_y1[3]
.sym 31365 char_y1[2]
.sym 31368 new_x1[3]
.sym 31374 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 31375 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 31376 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 31377 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 31388 next_row[0]
.sym 31391 clk_out_$glb_clk
.sym 31393 u_koopa_rom.mem.0.0_RADDR
.sym 31394 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31395 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31396 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31397 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31398 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31399 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31400 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31416 new_x1[3]
.sym 31417 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31419 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31421 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31422 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 31423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31424 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31428 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31436 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31437 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31440 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31441 char_y1[0]
.sym 31442 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31445 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31449 row[0]
.sym 31450 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31454 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31462 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31466 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31468 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31469 row[0]
.sym 31470 char_y1[0]
.sym 31472 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31474 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31475 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31476 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31478 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31480 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31482 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31486 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31492 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31493 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31494 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31496 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31498 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31499 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31500 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31502 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31505 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31506 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31508 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31510 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31511 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 31512 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31516 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31517 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31518 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 31519 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 31520 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 31521 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31522 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31523 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31540 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31541 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31542 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31543 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 31544 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31545 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31546 new_x1[7]
.sym 31547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31548 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 31549 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 31550 new_x1[6]
.sym 31551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31557 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31558 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31561 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 31562 char_y1[5]
.sym 31564 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31565 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31566 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31571 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31578 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31582 new_y1[0]
.sym 31587 $PACKER_VCC_NET
.sym 31589 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 31591 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31592 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31593 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31595 $nextpnr_ICESTORM_LC_27$I3
.sym 31597 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 31598 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31599 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 31601 $nextpnr_ICESTORM_LC_27$COUT
.sym 31603 $PACKER_VCC_NET
.sym 31605 $nextpnr_ICESTORM_LC_27$I3
.sym 31611 $nextpnr_ICESTORM_LC_27$COUT
.sym 31617 char_y1[5]
.sym 31620 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31621 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31622 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31626 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31627 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31629 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31633 new_y1[0]
.sym 31637 clk_out_$glb_clk
.sym 31639 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31640 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31641 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31642 facing_right1
.sym 31643 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31644 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31645 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 31646 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31648 $PACKER_GND_NET
.sym 31649 $PACKER_GND_NET
.sym 31651 u_koopa_rom.mem.0.0_RDATA[1]
.sym 31655 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 31659 u_koopa_rom.mem.0.4_RDATA[0]
.sym 31660 u_koopa_rom.mem.0.0_RDATA[0]
.sym 31661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31662 $PACKER_VCC_NET
.sym 31663 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31665 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31667 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 31671 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31673 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31674 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31680 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31685 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 31686 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31693 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 31694 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31701 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31714 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 31718 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31720 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 31721 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 31722 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 31727 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 31732 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31733 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 31734 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31739 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 31742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 31745 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31746 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31750 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 31752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 31754 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31758 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31766 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 31775 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 31777 facing_right1
.sym 31787 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31788 $PACKER_GND_NET
.sym 31789 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31793 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31796 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31805 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31806 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31807 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31808 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31809 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31826 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 31837 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31845 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 31848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31849 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31850 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31855 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31857 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31861 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31862 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31863 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31866 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31867 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31868 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31869 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31873 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31874 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31879 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31881 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31886 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 31887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 31889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 31890 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 31891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31897 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31901 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 31902 new_x1[2]
.sym 31903 new_x1[3]
.sym 31905 new_x1[0]
.sym 31907 u_koopa_rom.mem.0.0_RDATA[0]
.sym 31908 new_x1[8]
.sym 31909 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31913 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31914 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 31915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31927 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31929 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 31933 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31937 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31941 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31945 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31949 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31953 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31960 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31962 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31965 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31966 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31973 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 31980 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31989 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31990 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 31991 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 31992 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 31995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32001 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32002 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32003 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32004 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 32008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32009 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 32014 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 32015 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32023 new_x1[9]
.sym 32029 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 32032 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 32036 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32039 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 32049 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32050 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32051 u_koopa_rom.mem.0.0_RDATA[2]
.sym 32052 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 32053 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 32054 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 32055 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32057 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32058 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 32060 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 32061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32062 u_koopa_rom.mem.0.4_RDATA[1]
.sym 32063 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32064 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 32065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32069 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 32070 u_koopa_rom.mem.0.0_RDATA[3]
.sym 32071 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 32075 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 32076 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 32077 u_koopa_rom.mem.0.4_RDATA[2]
.sym 32078 u_koopa_rom.mem.0.4_RDATA[3]
.sym 32082 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 32083 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32084 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 32085 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 32089 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 32090 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32094 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 32095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32100 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32101 u_koopa_rom.mem.0.4_RDATA[1]
.sym 32102 u_koopa_rom.mem.0.4_RDATA[2]
.sym 32103 u_koopa_rom.mem.0.4_RDATA[3]
.sym 32106 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 32107 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 32108 u_koopa_rom.mem.0.4_RDATA[0]
.sym 32109 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 32112 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32113 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32114 u_koopa_rom.mem.0.0_RDATA[3]
.sym 32115 u_koopa_rom.mem.0.0_RDATA[2]
.sym 32118 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 32119 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32120 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 32121 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32124 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32125 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 32126 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 32132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 32134 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 32135 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32136 buttons1[3]
.sym 32137 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 32138 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 32144 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 32153 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 32155 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 32163 u_koopa_rom.mem.0.4_RDATA[2]
.sym 32165 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 32179 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32182 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 32185 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32187 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32191 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32194 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 32198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32199 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32201 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 32202 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 32203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 32217 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32218 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32223 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 32224 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32225 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32226 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 32229 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 32230 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32231 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32232 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 32241 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 32242 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32243 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 32244 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32263 latch1$SB_IO_OUT
.sym 32270 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 32409 data1$SB_IO_IN
.sym 32424 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 32426 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 32428 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 32429 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32430 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32436 u_koopa_rom.mem.0.2_RDATA[2]
.sym 32439 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 32440 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 32442 u_koopa_rom.mem.0.2_RDATA[3]
.sym 32447 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 32451 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32452 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32453 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 32454 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 32475 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32476 u_koopa_rom.mem.0.2_RDATA[3]
.sym 32477 u_koopa_rom.mem.0.2_RDATA[2]
.sym 32478 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32481 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 32482 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 32483 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32484 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32487 u_koopa_rom.mem.0.0_RDATA[1]
.sym 32488 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 32489 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 32490 u_koopa_rom.mem.0.0_RDATA[0]
.sym 32512 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 32514 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 32528 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32532 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32631 clk_in$SB_IO_IN
.sym 32649 ctrl_clk1$SB_IO_OUT
.sym 32893 data1$SB_IO_IN
.sym 33149 ctrl_clk1$SB_IO_OUT
.sym 33382 ctrl_clk2$SB_IO_OUT
.sym 33389 data1$SB_IO_IN
.sym 33484 data1$SB_IO_IN
.sym 33881 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 33903 next_row[4]
.sym 34005 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 34006 back_addr[10]
.sym 34009 back_addr[5]
.sym 34017 back_addr[4]
.sym 34027 next_row[2]
.sym 34029 next_row[3]
.sym 34118 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 34122 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 34145 back_addr[0]
.sym 34159 next_row[1]
.sym 34160 next_row[0]
.sym 34161 next_row[3]
.sym 34171 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34172 next_row[6]
.sym 34176 next_row[2]
.sym 34181 next_row[7]
.sym 34185 u_vga.col_count_SB_DFFSR_Q_R
.sym 34186 next_row[4]
.sym 34187 next_row[5]
.sym 34190 $nextpnr_ICESTORM_LC_57$O
.sym 34193 next_row[0]
.sym 34196 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 34199 next_row[1]
.sym 34200 next_row[0]
.sym 34202 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 34205 next_row[2]
.sym 34206 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 34208 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 34211 next_row[3]
.sym 34212 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 34214 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 34216 next_row[4]
.sym 34218 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 34220 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 34222 next_row[5]
.sym 34224 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 34226 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 34228 next_row[6]
.sym 34230 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 34232 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 34235 next_row[7]
.sym 34236 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 34237 u_vga.col_count_SB_DFFSR_Q_R
.sym 34238 clk_out_$glb_clk
.sym 34239 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34241 next_col[1]
.sym 34242 next_col[2]
.sym 34243 next_col[3]
.sym 34244 next_col[4]
.sym 34245 next_col[5]
.sym 34246 next_col[6]
.sym 34247 next_col[7]
.sym 34253 back_addr[10]
.sym 34254 next_row[5]
.sym 34258 next_row[2]
.sym 34260 next_row[3]
.sym 34262 back_addr[1]
.sym 34267 next_row[3]
.sym 34271 next_row[5]
.sym 34272 next_row[8]
.sym 34273 next_row[6]
.sym 34274 next_row[9]
.sym 34275 col[3]
.sym 34276 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 34281 next_row[8]
.sym 34283 next_row[0]
.sym 34286 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 34290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34291 next_row[2]
.sym 34292 next_row[3]
.sym 34294 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34296 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 34298 next_row[9]
.sym 34304 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34308 u_vga.col_count_SB_DFFSR_Q_R
.sym 34313 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 34316 next_row[8]
.sym 34317 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 34320 next_row[9]
.sym 34323 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 34326 next_row[0]
.sym 34338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34341 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34344 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 34345 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 34356 next_row[9]
.sym 34357 next_row[8]
.sym 34358 next_row[2]
.sym 34359 next_row[3]
.sym 34360 u_vga.col_count_SB_DFFSR_Q_R
.sym 34361 clk_out_$glb_clk
.sym 34362 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34363 next_col[8]
.sym 34364 next_col[9]
.sym 34365 next_col[0]
.sym 34366 u_vga.col_count_SB_DFFSR_Q_R
.sym 34367 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 34368 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 34375 next_row[8]
.sym 34376 next_col[6]
.sym 34379 next_row[9]
.sym 34380 next_col[7]
.sym 34384 back_addr[4]
.sym 34386 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34390 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34395 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 34396 next_col[8]
.sym 34398 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 34406 back_addr_SB_DFF_Q_D
.sym 34407 next_col[3]
.sym 34409 back_addr[14]
.sym 34412 back_addr[12]
.sym 34413 back_addr[13]
.sym 34415 col[3]
.sym 34429 next_col[9]
.sym 34445 back_addr[14]
.sym 34446 back_addr[13]
.sym 34451 col[3]
.sym 34457 next_col[3]
.sym 34462 back_addr[12]
.sym 34468 back_addr_SB_DFF_Q_D
.sym 34473 next_col[9]
.sym 34484 clk_out_$glb_clk
.sym 34490 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 34491 tile_rgb_SB_DFFSR_Q_R
.sym 34496 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 34497 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 34498 back_addr[5]
.sym 34499 $PACKER_VCC_NET
.sym 34500 back_addr[4]
.sym 34501 u_vga.col_count_SB_DFFSR_Q_R
.sym 34504 back_addr[0]
.sym 34505 next_col[8]
.sym 34506 back_addr[10]
.sym 34507 next_col[9]
.sym 34508 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 34513 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 34514 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34515 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 34516 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 34517 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 34519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 34521 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 34527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34538 next_row[3]
.sym 34539 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34541 next_row[5]
.sym 34546 next_row[9]
.sym 34548 state[0]
.sym 34551 state[1]
.sym 34558 state[2]
.sym 34561 state[1]
.sym 34562 state[2]
.sym 34563 state[0]
.sym 34567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34568 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34580 next_row[9]
.sym 34585 state[1]
.sym 34586 state[2]
.sym 34587 state[0]
.sym 34596 next_row[3]
.sym 34604 next_row[5]
.sym 34607 clk_out_$glb_clk
.sym 34619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34620 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34622 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 34624 next_row[4]
.sym 34633 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 34636 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 34638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 34640 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 34642 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 34643 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 34651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34653 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 34654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34657 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 34660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 34661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 34664 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34682 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 34684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34685 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 34690 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 34691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 34692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 34694 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 34696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 34697 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 34698 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 34700 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34702 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 34704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 34706 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34709 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34714 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 34715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34718 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34720 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34722 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34732 char_rgb2[1]
.sym 34733 inside_char_tile2
.sym 34734 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 34735 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 34737 char_rgb2[0]
.sym 34739 inside_char_tile_next_next2
.sym 34744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 34748 back_addr[10]
.sym 34760 $PACKER_VCC_NET
.sym 34761 tile_rgb_SB_DFFSR_Q_R
.sym 34765 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 34766 char_x1[6]
.sym 34768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34773 char_x1[6]
.sym 34774 state[2]
.sym 34775 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 34776 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 34777 tile_rgb_SB_DFFSR_Q_R
.sym 34781 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 34782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34784 state[1]
.sym 34785 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 34786 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 34787 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 34792 state[0]
.sym 34797 char_x1[5]
.sym 34805 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 34808 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 34809 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 34811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 34814 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 34815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 34819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 34821 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 34824 state[2]
.sym 34826 state[0]
.sym 34827 state[1]
.sym 34831 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 34832 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 34833 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 34836 char_x1[5]
.sym 34844 char_x1[6]
.sym 34848 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 34850 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 34851 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 34853 clk_out_$glb_clk
.sym 34854 tile_rgb_SB_DFFSR_Q_R
.sym 34855 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 34856 char_rgb2[5]
.sym 34857 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 34858 char_rgb2[3]
.sym 34859 char_rgb2[2]
.sym 34860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 34861 char_rgb2[4]
.sym 34862 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 34870 state[1]
.sym 34875 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 34878 state[2]
.sym 34880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 34881 new_x1[9]
.sym 34883 char_x1[5]
.sym 34885 new_x1[2]
.sym 34886 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 34889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34899 $PACKER_VCC_NET
.sym 34901 char_x1[6]
.sym 34902 char_x1[7]
.sym 34905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34907 $PACKER_VCC_NET
.sym 34909 char_x1[5]
.sym 34911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 34913 char_x1[8]
.sym 34919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 34927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 34928 $nextpnr_ICESTORM_LC_61$O
.sym 34931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO
.sym 34936 $PACKER_VCC_NET
.sym 34937 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 34938 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 34942 $PACKER_VCC_NET
.sym 34943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 34944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO
.sym 34946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 34950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 34952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34954 $PACKER_VCC_NET
.sym 34955 char_x1[5]
.sym 34956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34961 char_x1[6]
.sym 34962 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34964 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34967 char_x1[7]
.sym 34968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34970 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 34973 char_x1[8]
.sym 34974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34978 inside_char_tile1
.sym 34979 char_x1[8]
.sym 34981 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34982 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 34990 $PACKER_GND_NET
.sym 34993 $PACKER_VCC_NET
.sym 34999 rgb[2]$SB_IO_OUT
.sym 35002 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35003 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35005 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 35006 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35014 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35025 new_x1[6]
.sym 35027 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35033 new_x1[7]
.sym 35037 char_x1[9]
.sym 35038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35041 new_x1[9]
.sym 35045 new_x1[2]
.sym 35051 $nextpnr_ICESTORM_LC_62$I3
.sym 35054 char_x1[9]
.sym 35055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35061 $nextpnr_ICESTORM_LC_62$I3
.sym 35064 new_x1[9]
.sym 35072 new_x1[2]
.sym 35077 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35085 new_x1[6]
.sym 35089 new_x1[7]
.sym 35096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35099 clk_out_$glb_clk
.sym 35102 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 35103 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 35104 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 35105 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 35106 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 35107 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 35108 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 35124 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 35125 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35129 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35130 u_koopa_rom.mem.0.0_RADDR
.sym 35131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 35133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35134 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 35135 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 35136 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35142 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35154 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35156 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 35160 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35162 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35164 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35167 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35168 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35170 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35172 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35175 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 35181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35184 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35187 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35193 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35195 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35199 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35205 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35208 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35212 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35214 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35219 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35220 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35222 clk_out_$glb_clk
.sym 35224 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35225 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35226 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35227 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35228 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35229 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35230 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35231 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35242 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35246 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35251 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35252 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35257 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35259 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35266 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35269 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35270 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35272 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35274 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35275 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35278 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 35280 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35281 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35284 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35285 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35287 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35293 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35294 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35295 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 35297 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35298 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35299 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 35303 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35305 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35306 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 35307 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35309 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35311 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35312 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35313 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35315 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35317 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35318 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35319 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35321 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35323 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35324 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 35325 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35327 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35329 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 35330 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35331 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35333 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35335 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35336 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35337 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35339 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35341 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35342 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35343 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35347 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35348 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 35349 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 35350 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 35351 u_koopa_rom.mem.0.0_RDATA[1]
.sym 35352 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35353 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35354 u_koopa_rom.mem.0.4_RDATA[0]
.sym 35363 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35371 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35372 new_x1[9]
.sym 35373 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35374 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35375 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35376 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35380 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35381 new_x1[2]
.sym 35382 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35383 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35388 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35389 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35391 facing_right1
.sym 35394 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 35395 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35399 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35401 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35402 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35403 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 35404 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 35405 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35406 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35407 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 35410 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 35412 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35415 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35417 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35418 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35420 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 35422 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35424 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35426 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 35428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 35429 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35430 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 35432 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 35434 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 35435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 35436 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 35438 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 35440 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35441 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 35442 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 35445 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 35446 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35448 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 35451 facing_right1
.sym 35452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35453 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35454 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35458 facing_right1
.sym 35459 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35460 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35466 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 35471 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35472 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 35473 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 35474 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35475 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35476 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35477 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 35485 $PACKER_VCC_NET
.sym 35487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35490 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 35492 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35493 $PACKER_GND_NET
.sym 35499 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35502 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35504 u_koopa_rom.mem.0.4_RDATA[0]
.sym 35511 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35512 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35513 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35514 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35515 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 35517 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35521 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35522 facing_right1
.sym 35523 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35525 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35529 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35530 facing_right1
.sym 35531 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35533 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35534 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35536 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35537 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35538 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 35539 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 35540 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35541 $PACKER_GND_NET
.sym 35542 new_x1[0]
.sym 35544 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35545 facing_right1
.sym 35546 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35550 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 35552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35553 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35556 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35557 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35558 facing_right1
.sym 35559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35564 $PACKER_GND_NET
.sym 35568 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35569 facing_right1
.sym 35570 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 35571 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35574 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35575 facing_right1
.sym 35576 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35577 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35581 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35582 new_x1[0]
.sym 35583 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 35586 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 35587 facing_right1
.sym 35588 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 35589 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 35590 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 35591 frame_rate_$glb_clk
.sym 35592 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35593 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 35594 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35595 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 35596 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 35597 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 35598 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1[1]
.sym 35599 new_x1[3]
.sym 35600 new_x1[0]
.sym 35606 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35617 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35618 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35621 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35622 u_koopa_rom.mem.0.0_RADDR
.sym 35623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35624 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35625 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35626 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 35627 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 35636 new_x1[7]
.sym 35640 new_x1[2]
.sym 35641 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35643 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35646 new_x1[8]
.sym 35648 new_x1[6]
.sym 35653 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 35654 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35656 new_x1[3]
.sym 35657 $PACKER_VCC_NET
.sym 35662 $PACKER_VCC_NET
.sym 35665 $PACKER_VCC_NET
.sym 35666 $nextpnr_ICESTORM_LC_34$O
.sym 35669 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35672 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35674 new_x1[2]
.sym 35675 $PACKER_VCC_NET
.sym 35678 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35680 $PACKER_VCC_NET
.sym 35681 new_x1[3]
.sym 35684 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35686 $PACKER_VCC_NET
.sym 35687 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35690 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35693 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35694 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 35696 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35699 new_x1[6]
.sym 35702 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35704 $PACKER_VCC_NET
.sym 35705 new_x1[7]
.sym 35708 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35710 $PACKER_VCC_NET
.sym 35711 new_x1[8]
.sym 35717 u_controller1.ctr[0]
.sym 35721 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 35723 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 35729 new_x1[3]
.sym 35732 new_x1[7]
.sym 35736 new_x1[6]
.sym 35738 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35741 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 35743 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35744 $PACKER_VCC_NET
.sym 35747 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 35751 u_controller1.buttons_SB_DFFE_Q_E
.sym 35752 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35763 new_x1[9]
.sym 35766 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35770 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35771 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35772 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35777 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35778 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 35780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35787 buttons1[0]
.sym 35788 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35789 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 35792 new_x1[9]
.sym 35798 buttons1[0]
.sym 35799 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 35802 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35805 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 35808 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35809 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35810 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35814 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 35815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 35816 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35817 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35820 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35821 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35826 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35833 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 35835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35841 buttons1[1]
.sym 35845 buttons1[0]
.sym 35854 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 35855 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 35865 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35868 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35869 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35872 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35881 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35882 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35883 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35885 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35886 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 35889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 35890 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35891 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 35892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35893 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35901 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 35905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35908 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 35915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35921 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35924 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35933 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 35938 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 35939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 35940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 35942 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 35944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 35945 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 35946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 35948 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35950 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35951 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 35952 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 35955 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35957 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35958 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35962 u_controller1.shift_reg[2]
.sym 35963 u_controller1.shift_reg[0]
.sym 35964 u_controller1.shift_reg[1]
.sym 35967 u_controller1.buttons_SB_DFFE_Q_E
.sym 35969 u_controller1.shift_reg[3]
.sym 35981 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35987 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35995 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36005 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36006 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36007 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36008 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36009 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 36010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 36012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36015 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 36021 u_controller1.buttons_SB_DFFE_Q_E
.sym 36025 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36026 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36033 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 36034 u_controller1.shift_reg[3]
.sym 36037 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 36038 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 36039 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 36042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36044 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36045 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36054 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 36055 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36056 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 36057 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 36061 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 36069 u_controller1.shift_reg[3]
.sym 36072 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 36078 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36082 u_controller1.buttons_SB_DFFE_Q_E
.sym 36083 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 36101 data1$SB_IO_IN
.sym 36110 u_koopa_rom.mem.0.0_RADDR
.sym 36111 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36113 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 36210 ctrl_clk1$SB_IO_OUT
.sym 36242 latch2$SB_IO_OUT
.sym 36354 ctrl_clk1$SB_IO_OUT
.sym 36356 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36734 latch2$SB_IO_OUT
.sym 37226 latch2$SB_IO_OUT
.sym 37317 data2$SB_IO_IN
.sym 37353 ctrl_clk1$SB_IO_OUT
.sym 37363 ctrl_clk1$SB_IO_OUT
.sym 37379 ctrl_clk1$SB_IO_OUT
.sym 37853 u_vga.col_count_SB_DFFSR_Q_R
.sym 37973 next_col[6]
.sym 37975 next_col[7]
.sym 37978 u_vga.col_count_SB_DFFSR_Q_R
.sym 37981 next_col[2]
.sym 37983 tile_rgb[2]
.sym 37993 next_row[4]
.sym 37994 next_row[5]
.sym 37998 next_row[1]
.sym 38003 next_row[6]
.sym 38004 next_row[7]
.sym 38014 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 38015 next_row[0]
.sym 38028 next_row[6]
.sym 38029 next_row[4]
.sym 38030 next_row[5]
.sym 38031 next_row[7]
.sym 38053 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 38054 next_row[0]
.sym 38055 next_row[1]
.sym 38071 vsync_SB_LUT4_O_I2
.sym 38072 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38073 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 38077 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 38078 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 38085 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 38088 next_row[4]
.sym 38095 tile_rgb[3]
.sym 38104 next_col[0]
.sym 38105 next_col[1]
.sym 38114 next_col[0]
.sym 38115 next_col[3]
.sym 38118 next_col[6]
.sym 38125 u_vga.col_count_SB_DFFSR_Q_R
.sym 38127 next_col[7]
.sym 38132 next_col[4]
.sym 38133 next_col[5]
.sym 38137 next_col[1]
.sym 38138 next_col[2]
.sym 38144 $nextpnr_ICESTORM_LC_53$O
.sym 38147 next_col[0]
.sym 38150 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 38152 next_col[1]
.sym 38154 next_col[0]
.sym 38156 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 38158 next_col[2]
.sym 38160 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 38162 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 38165 next_col[3]
.sym 38166 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 38168 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 38171 next_col[4]
.sym 38172 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 38174 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 38177 next_col[5]
.sym 38178 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 38180 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 38183 next_col[6]
.sym 38184 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 38186 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 38188 next_col[7]
.sym 38190 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 38192 clk_out_$glb_clk
.sym 38193 u_vga.col_count_SB_DFFSR_Q_R
.sym 38197 rgb_SB_LUT4_O_I2
.sym 38199 tile_rgb[2]
.sym 38200 tile_rgb[3]
.sym 38208 next_col[5]
.sym 38212 next_row[3]
.sym 38216 next_row[2]
.sym 38230 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 38237 next_col[2]
.sym 38238 next_col[3]
.sym 38239 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 38241 next_col[6]
.sym 38242 next_col[7]
.sym 38243 next_col[8]
.sym 38244 next_col[1]
.sym 38247 next_col[4]
.sym 38248 next_col[5]
.sym 38256 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 38260 next_col[9]
.sym 38261 next_col[0]
.sym 38264 u_vga.col_count_SB_DFFSR_Q_R
.sym 38267 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 38269 next_col[8]
.sym 38271 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 38275 next_col[9]
.sym 38277 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 38281 next_col[0]
.sym 38286 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 38287 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 38288 next_col[7]
.sym 38289 next_col[6]
.sym 38292 next_col[2]
.sym 38293 next_col[0]
.sym 38294 next_col[1]
.sym 38295 next_col[3]
.sym 38298 next_col[4]
.sym 38299 next_col[5]
.sym 38300 next_col[8]
.sym 38301 next_col[9]
.sym 38315 clk_out_$glb_clk
.sym 38316 u_vga.col_count_SB_DFFSR_Q_R
.sym 38329 next_col[8]
.sym 38333 next_col[9]
.sym 38344 u_vga.col_count_SB_DFFSR_Q_R
.sym 38348 vsync_SB_LUT4_O_I2
.sym 38362 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 38363 $PACKER_VCC_NET
.sym 38386 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 38418 $PACKER_VCC_NET
.sym 38423 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 38438 clk_out_$glb_clk
.sym 38439 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 38441 vsync$SB_IO_OUT
.sym 38454 tile_rgb_SB_DFFSR_Q_R
.sym 38456 next_row[6]
.sym 38457 next_row[8]
.sym 38458 rgb[5]$SB_IO_OUT
.sym 38459 $PACKER_VCC_NET
.sym 38460 next_row[5]
.sym 38462 next_row[3]
.sym 38464 u_marco_rom.u_palette.index[3]
.sym 38465 u_marco_rom.u_palette.index[1]
.sym 38471 tile_rgb[2]
.sym 38473 u_marco_rom.u_palette.index[3]
.sym 38475 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 38563 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 38565 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 38566 inside_char_tile1_SB_LUT4_I2_1_O[2]
.sym 38570 tile_rgb[1]
.sym 38592 tile_rgb[3]
.sym 38595 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 38596 u_marco_rom.u_palette.index[2]
.sym 38604 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 38605 inside_char_tile2
.sym 38607 u_marco_rom.u_palette.index[2]
.sym 38615 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 38616 tile_rgb[4]
.sym 38617 char_rgb2[0]
.sym 38620 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 38624 u_marco_rom.u_palette.index[3]
.sym 38625 u_marco_rom.u_palette.index[1]
.sym 38628 char_rgb2[1]
.sym 38633 u_marco_rom.u_palette.index[0]
.sym 38635 inside_char_tile_next_next2
.sym 38637 u_marco_rom.u_palette.index[0]
.sym 38638 u_marco_rom.u_palette.index[2]
.sym 38639 u_marco_rom.u_palette.index[3]
.sym 38640 u_marco_rom.u_palette.index[1]
.sym 38646 inside_char_tile_next_next2
.sym 38650 tile_rgb[4]
.sym 38651 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 38655 char_rgb2[1]
.sym 38656 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 38657 inside_char_tile2
.sym 38658 char_rgb2[0]
.sym 38667 u_marco_rom.u_palette.index[1]
.sym 38668 u_marco_rom.u_palette.index[3]
.sym 38669 u_marco_rom.u_palette.index[2]
.sym 38670 u_marco_rom.u_palette.index[0]
.sym 38680 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 38684 clk_out_$glb_clk
.sym 38686 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 38688 final_rgb[4]
.sym 38689 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 38690 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 38691 final_rgb[0]
.sym 38692 final_rgb[5]
.sym 38693 final_rgb[2]
.sym 38704 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 38713 char_rgb1[5]
.sym 38719 char_rgb1[4]
.sym 38720 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38730 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 38733 char_rgb2[4]
.sym 38736 char_x1[8]
.sym 38739 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 38743 u_marco_rom.u_palette.index[3]
.sym 38746 char_rgb2[3]
.sym 38747 u_marco_rom.u_palette.index[0]
.sym 38748 u_marco_rom.u_palette.index[1]
.sym 38752 char_rgb2[5]
.sym 38754 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 38755 char_rgb2[2]
.sym 38756 u_marco_rom.u_palette.index[2]
.sym 38757 u_marco_rom.u_palette.index[2]
.sym 38758 tile_rgb[5]
.sym 38760 char_rgb2[5]
.sym 38761 char_rgb2[2]
.sym 38762 char_rgb2[4]
.sym 38763 char_rgb2[3]
.sym 38767 u_marco_rom.u_palette.index[2]
.sym 38768 u_marco_rom.u_palette.index[1]
.sym 38769 u_marco_rom.u_palette.index[3]
.sym 38772 char_rgb2[5]
.sym 38773 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 38774 tile_rgb[5]
.sym 38775 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 38778 u_marco_rom.u_palette.index[1]
.sym 38779 u_marco_rom.u_palette.index[3]
.sym 38780 u_marco_rom.u_palette.index[2]
.sym 38781 u_marco_rom.u_palette.index[0]
.sym 38784 u_marco_rom.u_palette.index[0]
.sym 38785 u_marco_rom.u_palette.index[1]
.sym 38786 u_marco_rom.u_palette.index[3]
.sym 38787 u_marco_rom.u_palette.index[2]
.sym 38791 char_x1[8]
.sym 38796 u_marco_rom.u_palette.index[0]
.sym 38797 u_marco_rom.u_palette.index[2]
.sym 38798 u_marco_rom.u_palette.index[3]
.sym 38799 u_marco_rom.u_palette.index[1]
.sym 38805 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 38807 clk_out_$glb_clk
.sym 38809 inside_char_tile1_SB_LUT4_I2_1_I3[3]
.sym 38811 char_rgb1[2]
.sym 38813 char_rgb1[0]
.sym 38815 char_rgb1[1]
.sym 38816 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 38833 u_marco_rom.u_palette.index[0]
.sym 38841 new_x1[8]
.sym 38843 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 38854 inside_plt_tile_next_next
.sym 38867 new_x1[8]
.sym 38874 inside_char_tile_next_next1
.sym 38880 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38884 inside_char_tile_next_next1
.sym 38891 new_x1[8]
.sym 38901 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38909 inside_plt_tile_next_next
.sym 38930 clk_out_$glb_clk
.sym 38933 char_rgb1[5]
.sym 38934 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 38936 char_rgb1[4]
.sym 38937 char_rgb1_SB_DFFSR_Q_D[2]
.sym 38938 char_rgb1[3]
.sym 38939 char_rgb1_SB_DFFSR_Q_D[1]
.sym 38950 inside_plt_tile_next_next
.sym 38956 char_rgb1_SB_DFFSR_Q_D[0]
.sym 38966 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 38974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 38978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 38980 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 38981 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 38982 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 38985 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 38986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39004 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39012 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39019 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39020 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39024 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39027 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39032 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39033 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39037 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 39043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 39050 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 39058 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39061 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39100 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39101 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39102 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39103 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39104 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 39105 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39106 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39107 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 39111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 39112 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39115 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39116 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39118 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39119 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39123 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39124 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39126 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39128 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39129 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 39130 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 39131 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39132 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 39134 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39136 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39137 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39138 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39140 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39142 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39143 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39144 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39146 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39148 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39149 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39150 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39152 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39154 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39155 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39156 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39158 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39160 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39161 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39162 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39164 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39166 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39167 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39168 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39170 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39172 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39173 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 39174 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39178 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39179 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39180 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 39181 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39182 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 39183 u_koopa_rom.mem.0.0_RDATA[0]
.sym 39184 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39185 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 39191 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 39193 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 39200 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 39203 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39204 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39206 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39208 $PACKER_VCC_NET
.sym 39211 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39214 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39220 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 39221 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 39223 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 39225 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39227 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 39230 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 39231 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 39232 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39233 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 39236 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39237 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 39238 facing_right1
.sym 39241 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39242 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 39243 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39244 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39245 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39246 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39248 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 39250 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 39251 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 39253 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 39254 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 39255 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39257 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 39259 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39260 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39261 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 39263 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 39265 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39266 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39267 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 39270 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39271 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39272 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 39273 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 39276 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 39277 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 39279 facing_right1
.sym 39282 facing_right1
.sym 39283 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39284 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 39285 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 39288 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 39289 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 39290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39291 facing_right1
.sym 39294 facing_right1
.sym 39295 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 39297 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 39299 clk_out_$glb_clk
.sym 39300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39303 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 39304 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 39305 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 39306 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39307 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39308 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 39313 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 39316 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 39317 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 39321 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 39322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 39324 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 39325 new_x1[8]
.sym 39330 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39332 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39334 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39335 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 39344 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 39348 new_x1[3]
.sym 39349 new_x1[0]
.sym 39350 $PACKER_VCC_NET
.sym 39351 $PACKER_VCC_NET
.sym 39354 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39359 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39362 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39368 $PACKER_VCC_NET
.sym 39369 new_x1[2]
.sym 39371 new_x1[7]
.sym 39373 new_x1[6]
.sym 39374 $nextpnr_ICESTORM_LC_28$O
.sym 39376 new_x1[0]
.sym 39380 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39382 $PACKER_VCC_NET
.sym 39383 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39384 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 39386 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39389 new_x1[2]
.sym 39390 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39392 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39394 new_x1[3]
.sym 39395 $PACKER_VCC_NET
.sym 39396 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39398 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39400 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39401 $PACKER_VCC_NET
.sym 39402 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 39404 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39406 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39407 $PACKER_VCC_NET
.sym 39408 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39410 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39412 $PACKER_VCC_NET
.sym 39413 new_x1[6]
.sym 39414 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39416 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39418 new_x1[7]
.sym 39419 $PACKER_VCC_NET
.sym 39420 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39424 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39425 new_x1[9]
.sym 39427 new_x1[2]
.sym 39428 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39429 new_x1[7]
.sym 39430 new_x1[8]
.sym 39431 new_x1[6]
.sym 39437 $PACKER_VCC_NET
.sym 39446 $PACKER_VCC_NET
.sym 39451 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39452 char_rgb1_SB_DFFSR_Q_D[0]
.sym 39454 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 39458 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 39459 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39460 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39467 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39468 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 39470 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39474 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39476 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 39478 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39479 new_x1[3]
.sym 39482 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39484 new_x1[2]
.sym 39485 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39486 new_x1[7]
.sym 39487 new_x1[8]
.sym 39488 new_x1[6]
.sym 39490 new_x1[9]
.sym 39491 $PACKER_VCC_NET
.sym 39492 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 39496 new_x1[0]
.sym 39497 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39499 $PACKER_VCC_NET
.sym 39500 new_x1[8]
.sym 39501 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39504 $PACKER_VCC_NET
.sym 39505 new_x1[9]
.sym 39507 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39510 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39511 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39512 new_x1[0]
.sym 39513 $PACKER_VCC_NET
.sym 39516 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39518 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 39519 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 39522 new_x1[9]
.sym 39523 new_x1[3]
.sym 39524 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39525 new_x1[6]
.sym 39528 new_x1[2]
.sym 39529 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 39530 new_x1[7]
.sym 39531 new_x1[8]
.sym 39534 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 39535 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39537 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 39543 new_x1[0]
.sym 39544 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39545 frame_rate_$glb_clk
.sym 39548 u_controller1.ctr[1]
.sym 39549 u_controller1.ctr[2]
.sym 39550 u_controller1.ctr[3]
.sym 39551 u_controller1.ctr[4]
.sym 39552 u_controller1.ctr[5]
.sym 39553 u_controller1.ctr[6]
.sym 39554 u_controller1.ctr[7]
.sym 39562 new_x1[2]
.sym 39568 new_x1[9]
.sym 39589 u_controller1.ctr[0]
.sym 39591 u_koopa_rom.mem.0.4_RDATA[0]
.sym 39592 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 39593 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1[1]
.sym 39594 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 39597 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39598 buttons1[1]
.sym 39601 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 39614 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 39629 u_controller1.ctr[0]
.sym 39651 u_koopa_rom.mem.0.4_RDATA[0]
.sym 39652 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 39653 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 39654 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 39663 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1[1]
.sym 39664 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 39665 buttons1[1]
.sym 39666 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 39668 clk_in$SB_IO_IN_$glb_clk
.sym 39670 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 39671 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39672 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39673 latch1_SB_LUT4_O_I3[0]
.sym 39674 u_controller1.NEScount[3]
.sym 39675 u_controller1.NEScount[4]
.sym 39676 u_controller1.NEScount[5]
.sym 39677 u_controller1.NEScount[6]
.sym 39688 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 39712 u_controller1.shift_reg[0]
.sym 39721 u_controller1.shift_reg[1]
.sym 39738 u_controller1.buttons_SB_DFFE_Q_E
.sym 39759 u_controller1.shift_reg[1]
.sym 39781 u_controller1.shift_reg[0]
.sym 39790 u_controller1.buttons_SB_DFFE_Q_E
.sym 39791 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 39793 u_controller1.NEScount[7]
.sym 39794 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39795 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39796 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39797 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39798 latch1_SB_LUT4_O_I3[2]
.sym 39799 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39800 latch1$SB_IO_OUT
.sym 39812 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 39818 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39825 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39836 u_controller1.shift_reg[1]
.sym 39843 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39845 latch1_SB_LUT4_O_I3[0]
.sym 39846 u_controller1.NEScount[3]
.sym 39847 latch1$SB_IO_OUT
.sym 39849 data1$SB_IO_IN
.sym 39852 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39853 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39858 u_controller1.shift_reg[2]
.sym 39859 u_controller1.shift_reg[0]
.sym 39867 u_controller1.shift_reg[1]
.sym 39874 data1$SB_IO_IN
.sym 39881 u_controller1.shift_reg[0]
.sym 39897 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39898 latch1_SB_LUT4_O_I3[0]
.sym 39899 u_controller1.NEScount[3]
.sym 39900 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39909 u_controller1.shift_reg[2]
.sym 39913 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39914 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]_$glb_clk
.sym 39915 latch1$SB_IO_OUT
.sym 39931 $PACKER_VCC_NET
.sym 39933 latch1$SB_IO_OUT
.sym 39947 u_controller1.buttons_SB_DFFE_Q_E
.sym 39950 latch1$SB_IO_OUT
.sym 40050 data2$SB_IO_IN
.sym 40080 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40088 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40110 latch1$SB_IO_OUT
.sym 40125 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40126 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40128 latch1$SB_IO_OUT
.sym 40436 clk_in$SB_IO_IN
.sym 40924 clk_in$SB_IO_IN
.sym 41191 latch2$SB_IO_OUT
.sym 41206 latch2$SB_IO_OUT
.sym 41684 next_row[8]
.sym 41686 next_row[9]
.sym 41785 frame_rate
.sym 41804 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 41806 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 41813 $PACKER_VCC_NET
.sym 41826 next_row[4]
.sym 41828 $PACKER_VCC_NET
.sym 41831 $PACKER_VCC_NET
.sym 41838 next_row[5]
.sym 41840 next_row[2]
.sym 41842 next_row[3]
.sym 41844 next_row[8]
.sym 41846 next_row[9]
.sym 41848 next_row[6]
.sym 41850 next_row[7]
.sym 41852 $nextpnr_ICESTORM_LC_8$O
.sym 41855 next_row[2]
.sym 41858 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 41860 next_row[3]
.sym 41864 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 41866 $PACKER_VCC_NET
.sym 41867 next_row[4]
.sym 41870 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 41872 next_row[5]
.sym 41876 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 41878 next_row[6]
.sym 41882 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 41885 next_row[7]
.sym 41888 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 41890 next_row[8]
.sym 41894 $nextpnr_ICESTORM_LC_9$I3
.sym 41896 $PACKER_VCC_NET
.sym 41897 next_row[9]
.sym 41908 hsync_SB_LUT4_O_I2
.sym 41914 $PACKER_VCC_NET
.sym 41917 $PACKER_VCC_NET
.sym 41923 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 41937 rgb_SB_LUT4_O_I2
.sym 41938 $nextpnr_ICESTORM_LC_9$I3
.sym 41944 next_row[3]
.sym 41947 next_col[4]
.sym 41948 next_col[5]
.sym 41949 next_col[6]
.sym 41950 next_col[7]
.sym 41952 next_col[1]
.sym 41953 next_col[2]
.sym 41954 next_col[3]
.sym 41956 next_row[2]
.sym 41957 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 41959 next_col[8]
.sym 41960 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41961 next_col[0]
.sym 41967 next_row[8]
.sym 41968 next_col[9]
.sym 41969 next_row[9]
.sym 41979 $nextpnr_ICESTORM_LC_9$I3
.sym 41982 next_col[2]
.sym 41983 next_col[6]
.sym 41984 next_col[7]
.sym 41985 next_col[0]
.sym 41988 next_col[1]
.sym 41989 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41990 next_row[2]
.sym 41991 next_col[5]
.sym 42012 next_col[8]
.sym 42013 next_row[8]
.sym 42014 next_col[9]
.sym 42015 next_row[9]
.sym 42018 next_row[3]
.sym 42019 next_col[4]
.sym 42020 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 42021 next_col[3]
.sym 42031 hsync$SB_IO_OUT
.sym 42037 vsync_SB_LUT4_O_I2
.sym 42049 next_row[6]
.sym 42051 next_row[7]
.sym 42055 next_row[1]
.sym 42057 next_row[2]
.sym 42066 next_col[8]
.sym 42067 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42074 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 42075 next_col[9]
.sym 42076 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 42079 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 42082 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42083 $PACKER_VCC_NET
.sym 42095 tile_rgb_SB_DFFSR_Q_R
.sym 42097 next_col[7]
.sym 42098 $nextpnr_ICESTORM_LC_0$O
.sym 42101 next_col[7]
.sym 42104 rgb_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 42106 next_col[8]
.sym 42107 $PACKER_VCC_NET
.sym 42110 $nextpnr_ICESTORM_LC_1$I3
.sym 42113 next_col[9]
.sym 42120 $nextpnr_ICESTORM_LC_1$I3
.sym 42129 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42131 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 42132 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42135 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42137 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 42138 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 42146 clk_out_$glb_clk
.sym 42147 tile_rgb_SB_DFFSR_Q_R
.sym 42153 rgb_SB_LUT4_O_I3
.sym 42154 rgb[5]$SB_IO_OUT
.sym 42167 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 42168 next_col[6]
.sym 42170 next_col[7]
.sym 42171 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42173 next_row[9]
.sym 42175 next_col[5]
.sym 42176 next_col[4]
.sym 42180 hsync$SB_IO_OUT
.sym 42189 $PACKER_VCC_NET
.sym 42194 next_row[3]
.sym 42195 next_row[8]
.sym 42196 next_row[6]
.sym 42200 next_row[5]
.sym 42208 next_row[4]
.sym 42211 next_row[7]
.sym 42215 next_row[1]
.sym 42217 next_row[2]
.sym 42221 $nextpnr_ICESTORM_LC_35$O
.sym 42223 next_row[1]
.sym 42227 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42229 $PACKER_VCC_NET
.sym 42230 next_row[2]
.sym 42233 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42235 next_row[3]
.sym 42239 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42241 $PACKER_VCC_NET
.sym 42242 next_row[4]
.sym 42245 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42248 next_row[5]
.sym 42251 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42254 next_row[6]
.sym 42257 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42260 next_row[7]
.sym 42263 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 42265 next_row[8]
.sym 42297 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 42301 rgb_SB_LUT4_O_I3
.sym 42305 vsync$SB_IO_OUT
.sym 42307 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 42312 $PACKER_VCC_NET
.sym 42323 vsync_SB_LUT4_O_I2
.sym 42333 next_row[9]
.sym 42344 vsync_SB_LUT4_O_I3
.sym 42346 next_row[9]
.sym 42347 $PACKER_VCC_NET
.sym 42352 vsync_SB_LUT4_O_I2
.sym 42354 vsync_SB_LUT4_O_I3
.sym 42406 $PACKER_VCC_NET
.sym 42419 final_rgb[5]
.sym 42422 tile_rgb_SB_DFFSR_Q_R
.sym 42425 rgb_SB_LUT4_O_I2
.sym 42426 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 42437 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42440 char_rgb2[0]
.sym 42442 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 42443 char_rgb2[1]
.sym 42444 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42446 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42448 tile_rgb_SB_DFFSR_Q_R
.sym 42450 tile_rgb[1]
.sym 42452 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 42453 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 42457 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 42463 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 42468 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42469 char_rgb2[1]
.sym 42470 tile_rgb[1]
.sym 42471 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 42480 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 42482 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42483 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 42486 char_rgb2[0]
.sym 42487 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 42488 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 42489 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42511 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 42512 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 42513 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42515 clk_out_$glb_clk
.sym 42516 tile_rgb_SB_DFFSR_Q_R
.sym 42518 rgb[4]$SB_IO_OUT
.sym 42522 rgb[2]$SB_IO_OUT
.sym 42533 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42549 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 42560 char_rgb1[2]
.sym 42561 char_rgb2[3]
.sym 42562 char_rgb2[2]
.sym 42564 char_rgb2[4]
.sym 42567 tile_rgb[3]
.sym 42568 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 42569 inside_char_tile1_SB_LUT4_I2_1_O[2]
.sym 42570 char_rgb1[0]
.sym 42572 tile_rgb[2]
.sym 42573 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 42574 char_rgb1[4]
.sym 42576 char_rgb1[5]
.sym 42577 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42578 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 42582 inside_char_tile1
.sym 42584 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 42585 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 42586 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 42591 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 42592 char_rgb2[3]
.sym 42593 tile_rgb[3]
.sym 42594 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42603 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 42604 inside_char_tile1
.sym 42605 char_rgb1[4]
.sym 42609 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 42610 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 42611 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42612 char_rgb2[4]
.sym 42615 char_rgb2[2]
.sym 42616 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 42617 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 42618 tile_rgb[2]
.sym 42622 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 42623 char_rgb1[0]
.sym 42624 inside_char_tile1_SB_LUT4_I2_1_O[2]
.sym 42627 char_rgb1[5]
.sym 42629 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 42630 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 42633 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 42634 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 42636 char_rgb1[2]
.sym 42638 clk_out_$glb_clk
.sym 42640 rgb[1]$SB_IO_OUT
.sym 42642 rgb[0]$SB_IO_OUT
.sym 42644 final_rgb[3]
.sym 42645 final_rgb[1]
.sym 42646 rgb[3]$SB_IO_OUT
.sym 42653 $PACKER_GND_NET
.sym 42659 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 42681 inside_char_tile1
.sym 42685 char_rgb1[0]
.sym 42686 char_rgb1_SB_DFFSR_Q_D[2]
.sym 42690 char_rgb1[5]
.sym 42691 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 42693 char_rgb1[4]
.sym 42695 char_rgb1[3]
.sym 42698 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42699 char_rgb1[2]
.sym 42701 char_rgb1_SB_DFFSR_Q_D[0]
.sym 42705 inside_char_tile1_SB_LUT4_I2_1_I3[3]
.sym 42711 char_rgb1[1]
.sym 42714 char_rgb1[5]
.sym 42715 char_rgb1[3]
.sym 42716 char_rgb1[2]
.sym 42717 char_rgb1[4]
.sym 42729 char_rgb1_SB_DFFSR_Q_D[2]
.sym 42739 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42741 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 42751 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 42756 char_rgb1[1]
.sym 42757 inside_char_tile1
.sym 42758 inside_char_tile1_SB_LUT4_I2_1_I3[3]
.sym 42759 char_rgb1[0]
.sym 42761 clk_out_$glb_clk
.sym 42762 char_rgb1_SB_DFFSR_Q_D[0]
.sym 42782 rgb[1]$SB_IO_OUT
.sym 42786 rgb[0]$SB_IO_OUT
.sym 42791 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 42817 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 42818 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 42819 char_rgb1_SB_DFFSR_Q_D[1]
.sym 42821 char_rgb1_SB_DFFSR_Q_D[0]
.sym 42823 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42827 char_rgb1_SB_DFFSR_Q_D[1]
.sym 42831 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42833 char_rgb1_SB_DFFSR_Q_D[2]
.sym 42843 char_rgb1_SB_DFFSR_Q_D[1]
.sym 42845 char_rgb1_SB_DFFSR_Q_D[0]
.sym 42846 char_rgb1_SB_DFFSR_Q_D[2]
.sym 42849 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 42850 char_rgb1_SB_DFFSR_Q_D[1]
.sym 42852 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 42861 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42862 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 42863 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 42864 char_rgb1_SB_DFFSR_Q_D[0]
.sym 42867 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42869 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 42870 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 42873 char_rgb1_SB_DFFSR_Q_D[1]
.sym 42874 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 42875 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42876 char_rgb1_SB_DFFSR_Q_D[0]
.sym 42879 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 42880 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 42884 clk_out_$glb_clk
.sym 42914 facing_right1
.sym 42931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42941 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42980 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42999 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43035 u_koopa_rom.mem.0.0_RDATA[0]
.sym 43041 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43052 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 43053 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43056 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 43057 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 43060 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43061 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 43062 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 43063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43074 facing_right1
.sym 43079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43080 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 43083 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 43084 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 43089 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 43090 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 43096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 43102 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 43103 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 43109 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43113 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 43115 facing_right1
.sym 43116 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 43120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43122 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 43125 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43126 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43130 clk_out_$glb_clk
.sym 43131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43134 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43146 $PACKER_GND_NET
.sym 43149 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 43156 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43163 new_x1[9]
.sym 43178 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43180 new_x1[6]
.sym 43182 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 43184 new_x1[2]
.sym 43185 $PACKER_VCC_NET
.sym 43186 new_x1[7]
.sym 43191 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43195 new_x1[3]
.sym 43204 new_x1[0]
.sym 43205 $nextpnr_ICESTORM_LC_29$O
.sym 43208 new_x1[0]
.sym 43211 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43213 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 43217 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43219 $PACKER_VCC_NET
.sym 43220 new_x1[2]
.sym 43221 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43223 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 43225 new_x1[3]
.sym 43227 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43229 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43232 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43233 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 43235 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 43238 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43239 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43241 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43243 new_x1[6]
.sym 43245 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 43247 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43249 new_x1[7]
.sym 43251 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43255 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 43282 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 43288 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 43291 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43296 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 43297 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43304 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 43305 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43306 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 43308 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 43310 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 43311 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 43313 new_x1[9]
.sym 43314 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43316 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43318 new_x1[8]
.sym 43319 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 43322 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 43324 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 43326 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 43328 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 43331 new_x1[8]
.sym 43332 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43335 new_x1[9]
.sym 43336 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 43337 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43338 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 43347 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 43348 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43349 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 43354 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 43355 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43356 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 43360 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 43361 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 43362 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43365 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 43366 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 43367 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43371 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 43373 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 43374 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 43375 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43376 frame_rate_$glb_clk
.sym 43410 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43422 u_controller1.ctr[3]
.sym 43423 u_controller1.ctr[4]
.sym 43426 u_controller1.ctr[7]
.sym 43428 u_controller1.ctr[0]
.sym 43432 u_controller1.ctr[5]
.sym 43437 u_controller1.ctr[2]
.sym 43441 u_controller1.ctr[6]
.sym 43444 u_controller1.ctr[1]
.sym 43451 $nextpnr_ICESTORM_LC_70$O
.sym 43454 u_controller1.ctr[0]
.sym 43457 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 43459 u_controller1.ctr[1]
.sym 43461 u_controller1.ctr[0]
.sym 43463 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 43466 u_controller1.ctr[2]
.sym 43467 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 43469 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 43472 u_controller1.ctr[3]
.sym 43473 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 43475 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 43478 u_controller1.ctr[4]
.sym 43479 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 43481 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 43483 u_controller1.ctr[5]
.sym 43485 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 43487 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 43490 u_controller1.ctr[6]
.sym 43491 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 43493 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43496 u_controller1.ctr[7]
.sym 43497 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 43499 clk_in$SB_IO_IN_$glb_clk
.sym 43537 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43545 latch1_SB_LUT4_O_I3[0]
.sym 43547 u_controller1.NEScount[4]
.sym 43551 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43554 u_controller1.NEScount[3]
.sym 43558 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 43560 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43565 u_controller1.NEScount[6]
.sym 43572 u_controller1.NEScount[5]
.sym 43574 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 43577 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 43578 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43580 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 43582 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43584 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 43586 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 43589 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43590 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 43592 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 43595 latch1_SB_LUT4_O_I3[0]
.sym 43596 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 43598 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 43600 u_controller1.NEScount[3]
.sym 43602 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 43604 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 43607 u_controller1.NEScount[4]
.sym 43608 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 43610 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 43612 u_controller1.NEScount[5]
.sym 43614 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 43616 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 43619 u_controller1.NEScount[6]
.sym 43620 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 43622 clk_in$SB_IO_IN_$glb_clk
.sym 43631 latch1_SB_LUT4_O_I3[1]
.sym 43660 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 43666 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43667 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43668 latch1_SB_LUT4_O_I3[0]
.sym 43670 u_controller1.NEScount[4]
.sym 43671 u_controller1.NEScount[5]
.sym 43673 u_controller1.NEScount[7]
.sym 43674 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43676 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43677 u_controller1.NEScount[3]
.sym 43679 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43680 u_controller1.NEScount[6]
.sym 43683 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43694 latch1_SB_LUT4_O_I3[2]
.sym 43696 latch1_SB_LUT4_O_I3[1]
.sym 43697 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 43699 u_controller1.NEScount[7]
.sym 43701 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 43703 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43706 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43707 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 43712 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43713 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43716 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43717 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43718 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43719 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43722 latch1_SB_LUT4_O_I3[2]
.sym 43724 latch1_SB_LUT4_O_I3[1]
.sym 43725 latch1_SB_LUT4_O_I3[0]
.sym 43729 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43731 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43734 u_controller1.NEScount[6]
.sym 43735 u_controller1.NEScount[7]
.sym 43736 u_controller1.NEScount[5]
.sym 43737 u_controller1.NEScount[4]
.sym 43740 u_controller1.NEScount[3]
.sym 43742 latch1_SB_LUT4_O_I3[0]
.sym 43743 latch1_SB_LUT4_O_I3[2]
.sym 43745 clk_in$SB_IO_IN_$glb_clk
.sym 44135 clk_in$SB_IO_IN
.sym 45003 ctrl_clk2$SB_IO_OUT
.sym 45021 clk_in$SB_IO_IN
.sym 45032 clk_in$SB_IO_IN
.sym 45215 rgb_SB_LUT4_O_I3
.sym 45234 frame_rate
.sym 45512 frame_rate
.sym 45622 back_addr[1]
.sym 45634 $PACKER_VCC_NET
.sym 45638 next_col[8]
.sym 45640 next_col[9]
.sym 45669 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 45674 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 45677 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 45721 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 45722 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 45723 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 45731 clk_out_$glb_clk
.sym 45748 back_addr[2]
.sym 45755 back_addr[3]
.sym 45756 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 45782 next_col[4]
.sym 45788 $PACKER_VCC_NET
.sym 45792 next_col[5]
.sym 45794 $PACKER_VCC_NET
.sym 45798 next_col[8]
.sym 45800 next_col[9]
.sym 45802 next_col[6]
.sym 45804 next_col[7]
.sym 45806 $nextpnr_ICESTORM_LC_12$O
.sym 45808 next_col[4]
.sym 45812 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 45814 next_col[5]
.sym 45815 $PACKER_VCC_NET
.sym 45818 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 45820 next_col[6]
.sym 45821 $PACKER_VCC_NET
.sym 45824 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 45827 next_col[7]
.sym 45830 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 45832 next_col[8]
.sym 45833 $PACKER_VCC_NET
.sym 45836 $nextpnr_ICESTORM_LC_13$I3
.sym 45839 next_col[9]
.sym 45846 $nextpnr_ICESTORM_LC_13$I3
.sym 45868 next_col[4]
.sym 45869 back_addr[9]
.sym 45874 back_addr[6]
.sym 45876 back_addr[7]
.sym 45878 back_addr[8]
.sym 45891 next_row[5]
.sym 45900 next_col[6]
.sym 45902 next_col[7]
.sym 45911 hsync_SB_LUT4_O_I2
.sym 45913 next_col[8]
.sym 45915 next_col[9]
.sym 45920 next_col[5]
.sym 45921 next_col[4]
.sym 45925 $PACKER_VCC_NET
.sym 45929 $nextpnr_ICESTORM_LC_14$O
.sym 45931 next_col[4]
.sym 45935 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 45938 next_col[5]
.sym 45941 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 45943 next_col[6]
.sym 45947 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 45950 next_col[7]
.sym 45953 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 45955 $PACKER_VCC_NET
.sym 45956 next_col[8]
.sym 45959 hsync_SB_LUT4_O_I3
.sym 45961 next_col[9]
.sym 45967 hsync_SB_LUT4_O_I2
.sym 45969 hsync_SB_LUT4_O_I3
.sym 45998 back_addr[0]
.sym 46028 final_rgb[5]
.sym 46032 next_row[6]
.sym 46034 next_row[7]
.sym 46036 next_row[9]
.sym 46039 next_row[8]
.sym 46041 $PACKER_VCC_NET
.sym 46047 rgb_SB_LUT4_O_I2
.sym 46051 next_row[5]
.sym 46052 $nextpnr_ICESTORM_LC_2$O
.sym 46055 next_row[5]
.sym 46058 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46061 next_row[6]
.sym 46064 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46066 next_row[7]
.sym 46070 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 46073 next_row[8]
.sym 46076 $nextpnr_ICESTORM_LC_3$I3
.sym 46078 $PACKER_VCC_NET
.sym 46079 next_row[9]
.sym 46082 $nextpnr_ICESTORM_LC_3$COUT
.sym 46085 $PACKER_VCC_NET
.sym 46086 $nextpnr_ICESTORM_LC_3$I3
.sym 46090 final_rgb[5]
.sym 46091 rgb_SB_LUT4_O_I2
.sym 46092 $nextpnr_ICESTORM_LC_3$COUT
.sym 46114 final_rgb[5]
.sym 46117 back_addr[4]
.sym 46120 back_addr[5]
.sym 46121 tile_rgb_SB_DFFSR_Q_R
.sym 46242 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 46371 hsync$SB_IO_OUT
.sym 46382 rgb[4]$SB_IO_OUT
.sym 46391 final_rgb[4]
.sym 46392 rgb_SB_LUT4_O_I2
.sym 46396 rgb_SB_LUT4_O_I3
.sym 46404 final_rgb[2]
.sym 46428 rgb_SB_LUT4_O_I2
.sym 46429 final_rgb[4]
.sym 46430 rgb_SB_LUT4_O_I3
.sym 46452 rgb_SB_LUT4_O_I3
.sym 46454 rgb_SB_LUT4_O_I2
.sym 46455 final_rgb[2]
.sym 46485 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 46490 vsync$SB_IO_OUT
.sym 46518 rgb_SB_LUT4_O_I2
.sym 46521 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 46524 final_rgb[3]
.sym 46525 final_rgb[1]
.sym 46526 char_rgb1[1]
.sym 46527 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 46536 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 46538 rgb_SB_LUT4_O_I3
.sym 46541 final_rgb[0]
.sym 46542 char_rgb1[3]
.sym 46545 final_rgb[1]
.sym 46546 rgb_SB_LUT4_O_I3
.sym 46547 rgb_SB_LUT4_O_I2
.sym 46557 rgb_SB_LUT4_O_I2
.sym 46558 rgb_SB_LUT4_O_I3
.sym 46559 final_rgb[0]
.sym 46569 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 46570 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 46572 char_rgb1[3]
.sym 46576 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 46577 char_rgb1[1]
.sym 46578 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 46582 rgb_SB_LUT4_O_I3
.sym 46583 rgb_SB_LUT4_O_I2
.sym 46584 final_rgb[3]
.sym 46592 clk_out_$glb_clk
.sym 46622 $PACKER_VCC_NET
.sym 46627 rgb[3]$SB_IO_OUT
.sym 46870 new_x1[3]
.sym 46873 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 46986 $PACKER_VCC_NET
.sym 47014 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47020 $PACKER_VCC_NET
.sym 47021 new_x1[9]
.sym 47025 new_x1[7]
.sym 47026 new_x1[8]
.sym 47027 new_x1[6]
.sym 47029 $PACKER_VCC_NET
.sym 47030 new_x1[3]
.sym 47031 new_x1[2]
.sym 47032 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47033 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47036 $nextpnr_ICESTORM_LC_24$O
.sym 47039 new_x1[2]
.sym 47042 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47044 $PACKER_VCC_NET
.sym 47045 new_x1[3]
.sym 47048 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47050 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47051 $PACKER_VCC_NET
.sym 47052 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47054 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47056 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47060 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47062 new_x1[6]
.sym 47063 $PACKER_VCC_NET
.sym 47066 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47069 new_x1[7]
.sym 47072 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_CARRY_CO_CI
.sym 47075 new_x1[8]
.sym 47078 $nextpnr_ICESTORM_LC_25$I3
.sym 47080 $PACKER_VCC_NET
.sym 47081 new_x1[9]
.sym 47120 rgb[3]$SB_IO_OUT
.sym 47122 $nextpnr_ICESTORM_LC_25$I3
.sym 47163 $nextpnr_ICESTORM_LC_25$I3
.sym 47496 u_controller1.NEScount[7]
.sym 47505 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 47506 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47515 $PACKER_VCC_NET
.sym 47516 u_controller1.NEScount[3]
.sym 47517 u_controller1.NEScount[4]
.sym 47523 $PACKER_VCC_NET
.sym 47526 u_controller1.NEScount[5]
.sym 47527 u_controller1.NEScount[6]
.sym 47528 $nextpnr_ICESTORM_LC_17$O
.sym 47531 u_controller1.NEScount[3]
.sym 47534 latch1_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47536 $PACKER_VCC_NET
.sym 47537 u_controller1.NEScount[4]
.sym 47540 latch1_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47542 u_controller1.NEScount[5]
.sym 47543 $PACKER_VCC_NET
.sym 47546 latch1_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47548 u_controller1.NEScount[6]
.sym 47549 $PACKER_VCC_NET
.sym 47552 latch1_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47554 $PACKER_VCC_NET
.sym 47555 u_controller1.NEScount[7]
.sym 47558 latch1_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 47560 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 47561 $PACKER_VCC_NET
.sym 47564 $nextpnr_ICESTORM_LC_18$I3
.sym 47566 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47567 $PACKER_VCC_NET
.sym 47574 $nextpnr_ICESTORM_LC_18$I3
.sym 47612 rgb[3]$SB_IO_OUT
.sym 48104 rgb[3]$SB_IO_OUT
.sym 48592 rgb[3]$SB_IO_OUT
.sym 48810 clk_out
.sym 48879 ctrl_clk2$SB_IO_OUT
.sym 48880 clk_out
.sym 48882 frame_rate
.sym 48897 frame_rate
.sym 48942 clk_in$SB_IO_IN
.sym 49339 back_addr[5]
.sym 49340 back_addr[10]
.sym 49341 back_addr[4]
.sym 49577 back_addr[10]
.sym 49579 back_addr[1]
.sym 49598 $PACKER_VCC_NET
.sym 49701 back_addr[4]
.sym 49822 back_addr[0]
.sym 49824 back_addr[4]
.sym 49827 back_addr[5]
.sym 49830 back_addr[10]
.sym 49833 back_addr[10]
.sym 50072 back_addr[10]
.sym 50085 rgb[5]$SB_IO_OUT
.sym 50316 $PACKER_VCC_NET
.sym 50320 $PACKER_GND_NET
.sym 50321 $PACKER_VCC_NET
.sym 50323 rgb[2]$SB_IO_OUT
.sym 50563 rgb[4]$SB_IO_OUT
.sym 50578 rgb[5]$SB_IO_OUT
.sym 50807 $PACKER_GND_NET
.sym 50809 $PACKER_VCC_NET
.sym 51075 rgb[5]$SB_IO_OUT
.sym 51444 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51556 rgb[5]$SB_IO_OUT
.sym 51925 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52056 rgb[5]$SB_IO_OUT
.sym 52422 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52548 rgb[5]$SB_IO_OUT
.sym 52683 clk_out
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52700 rgb[3]$SB_IO_OUT
.sym 52707 clk_out
.sym 52713 clk_in$SB_IO_IN
.sym 52737 clk_in$SB_IO_IN
.sym 53290 $PACKER_VCC_NET
.sym 54286 $PACKER_GND_NET
.sym 55260 latch1$SB_IO_OUT
.sym 56514 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56518 ctrl_clk2$SB_IO_OUT
.sym 56525 ctrl_clk2$SB_IO_OUT
.sym 56528 rgb[5]$SB_IO_OUT
.sym 56536 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 57242 $PACKER_VCC_NET
.sym 57246 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 57487 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 57494 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 57729 $PACKER_VCC_NET
.sym 57860 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 57982 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 58105 rgb[0]$SB_IO_OUT
.sym 58108 rgb[1]$SB_IO_OUT
.sym 58471 $PACKER_GND_NET
.sym 60370 $PACKER_GND_NET
.sym 60944 back_addr[1]
.sym 60962 $PACKER_VCC_NET
.sym 60963 back_addr[0]
.sym 61067 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61071 back_addr[2]
.sym 61073 back_addr[3]
.sym 61191 back_addr[9]
.sym 61193 back_addr[8]
.sym 61194 back_addr[7]
.sym 61196 back_addr[6]
.sym 61200 back_addr[8]
.sym 61314 back_addr[0]
.sym 61436 back_addr[5]
.sym 61440 back_addr[4]
.sym 61454 $PACKER_VCC_NET
.sym 61457 $PACKER_VCC_NET
.sym 61568 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 61689 hsync$SB_IO_OUT
.sym 61814 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 61815 vsync$SB_IO_OUT
.sym 61941 rgb[2]$SB_IO_OUT
.sym 61944 $PACKER_VCC_NET
.sym 61950 $PACKER_VCC_NET
.sym 61951 $PACKER_GND_NET
.sym 62167 $PACKER_GND_NET
.sym 62191 rgb[4]$SB_IO_OUT
.sym 62304 $PACKER_VCC_NET
.sym 62441 rgb[2]$SB_IO_OUT
.sym 62442 $PACKER_VCC_NET
.sym 62679 rgb[4]$SB_IO_OUT
.sym 62927 $PACKER_VCC_NET
.sym 62929 rgb[2]$SB_IO_OUT
.sym 63179 rgb[4]$SB_IO_OUT
.sym 63420 $PACKER_VCC_NET
.sym 63422 rgb[2]$SB_IO_OUT
.sym 63667 rgb[4]$SB_IO_OUT
.sym 63910 rgb[2]$SB_IO_OUT
.sym 63917 $PACKER_VCC_NET
.sym 64155 rgb[4]$SB_IO_OUT
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64264 clk_in$SB_IO_IN
.sym 64652 $PACKER_VCC_NET
.sym 64655 back_addr[10]
.sym 64657 back_addr[5]
.sym 64660 back_addr[0]
.sym 64661 $PACKER_VCC_NET
.sym 64663 back_addr[4]
.sym 64899 back_addr[10]
.sym 64907 back_addr[1]
.sym 65022 back_addr[4]
.sym 65029 back_addr[4]
.sym 65144 back_addr[0]
.sym 65147 back_addr[5]
.sym 65148 back_addr[10]
.sym 65151 back_addr[10]
.sym 65152 back_addr[4]
.sym 65153 $PACKER_VCC_NET
.sym 65154 $PACKER_VCC_NET
.sym 65397 back_addr[10]
.sym 65641 $PACKER_GND_NET
.sym 65644 $PACKER_VCC_NET
.sym 65646 $PACKER_VCC_NET
.sym 66130 $PACKER_GND_NET
.sym 66132 $PACKER_VCC_NET
.sym 66147 $PACKER_GND_NET
.sym 66885 latch1$SB_IO_OUT
.sym 67378 latch1$SB_IO_OUT
.sym 67863 latch1$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68023 $PACKER_VCC_NET
.sym 68026 rgb[2]$SB_IO_OUT
.sym 68027 rgb[4]$SB_IO_OUT
.sym 68599 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 68600 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 68612 $PACKER_VCC_NET
.sym 68621 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 68623 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 68865 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 68987 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 69091 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 69092 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 69333 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 69337 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 69357 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 69725 rgb[1]$SB_IO_OUT
.sym 69729 rgb[0]$SB_IO_OUT
.sym 69839 $PACKER_GND_NET
.sym 70100 $PACKER_GND_NET
.sym 70221 rgb[0]$SB_IO_OUT
.sym 70222 rgb[1]$SB_IO_OUT
.sym 70592 $PACKER_GND_NET
.sym 70710 rgb[1]$SB_IO_OUT
.sym 70713 rgb[0]$SB_IO_OUT
.sym 71084 $PACKER_GND_NET
.sym 71203 rgb[1]$SB_IO_OUT
.sym 71210 rgb[0]$SB_IO_OUT
.sym 71576 $PACKER_GND_NET
.sym 71700 rgb[1]$SB_IO_OUT
.sym 71702 rgb[0]$SB_IO_OUT
.sym 71837 latch1$SB_IO_OUT
.sym 71859 latch1$SB_IO_OUT
.sym 72018 clk_in$SB_IO_IN
.sym 72075 back_addr[1]
.sym 72183 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72204 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72212 back_addr[2]
.sym 72214 back_addr[3]
.sym 72306 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 72326 back_addr[9]
.sym 72329 back_addr[7]
.sym 72330 back_addr[8]
.sym 72335 back_addr[8]
.sym 72337 back_addr[6]
.sym 72429 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 72453 $PACKER_VCC_NET
.sym 72455 back_addr[0]
.sym 72470 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 72474 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72486 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 72494 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72495 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 72529 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72530 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 72532 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 72535 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 72537 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 72538 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72552 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 72568 $PACKER_VCC_NET
.sym 72576 back_addr[1]
.sym 72675 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 72696 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 72701 back_addr[2]
.sym 72703 back_addr[3]
.sym 72798 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 72818 back_addr[8]
.sym 72822 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 72823 back_addr[6]
.sym 72824 back_addr[7]
.sym 72825 back_addr[9]
.sym 72921 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 72941 $PACKER_VCC_NET
.sym 72945 $PACKER_VCC_NET
.sym 72948 back_addr[0]
.sym 72951 $PACKER_VCC_NET
.sym 72962 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 72966 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 72978 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 72982 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 72986 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 73021 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 73022 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 73023 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73028 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 73029 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73030 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73044 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 73062 $PACKER_VCC_NET
.sym 73065 back_addr[5]
.sym 73070 back_addr[4]
.sym 73073 back_addr[1]
.sym 73167 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 73193 back_addr[2]
.sym 73195 back_addr[3]
.sym 73196 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 73207 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 73220 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73224 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 73232 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 73233 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73243 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 73244 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 73246 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73268 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73269 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 73270 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73290 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 73302 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 73310 back_addr[8]
.sym 73311 back_addr[6]
.sym 73312 back_addr[7]
.sym 73316 back_addr[6]
.sym 73318 back_addr[9]
.sym 73319 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73321 hsync$SB_IO_OUT
.sym 73413 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 73433 vsync$SB_IO_OUT
.sym 73437 $PACKER_VCC_NET
.sym 73440 back_addr[0]
.sym 73443 $PACKER_VCC_NET
.sym 73536 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73565 back_addr[5]
.sym 73813 hsync$SB_IO_OUT
.sym 73933 vsync$SB_IO_OUT
.sym 74305 hsync$SB_IO_OUT
.sym 74425 vsync$SB_IO_OUT
.sym 74797 hsync$SB_IO_OUT
.sym 74910 vsync$SB_IO_OUT
.sym 75285 hsync$SB_IO_OUT
.sym 75402 vsync$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75680 rgb[1]$SB_IO_OUT
.sym 75690 rgb[0]$SB_IO_OUT
.sym 75694 $PACKER_GND_NET
.sym 75744 clk_in$SB_IO_IN
.sym 76020 back_addr[1]
.sym 76023 back_addr[8]
.sym 76025 $PACKER_VCC_NET
.sym 76026 back_addr[0]
.sym 76027 back_addr[4]
.sym 76029 back_addr[10]
.sym 76030 back_addr[7]
.sym 76031 back_addr[2]
.sym 76033 back_addr[3]
.sym 76035 back_addr[9]
.sym 76036 $PACKER_VCC_NET
.sym 76037 back_addr[5]
.sym 76038 back_addr[6]
.sym 76055 back_addr[3]
.sym 76056 back_addr[4]
.sym 76057 back_addr[0]
.sym 76058 back_addr[5]
.sym 76059 back_addr[6]
.sym 76060 back_addr[7]
.sym 76061 back_addr[8]
.sym 76062 back_addr[9]
.sym 76063 back_addr[10]
.sym 76064 back_addr[2]
.sym 76065 back_addr[1]
.sym 76066 clk_out_$glb_clk
.sym 76067 $PACKER_VCC_NET
.sym 76068 $PACKER_VCC_NET
.sym 76100 back_addr[4]
.sym 76129 $PACKER_VCC_NET
.sym 76136 $PACKER_GND_NET
.sym 76168 $PACKER_GND_NET_$glb_clk
.sym 76169 $PACKER_GND_NET
.sym 76178 $PACKER_VCC_NET
.sym 76202 $PACKER_GND_NET
.sym 76204 $PACKER_VCC_NET
.sym 76205 back_addr[5]
.sym 76218 back_addr[7]
.sym 76219 back_addr[3]
.sym 76221 back_addr[2]
.sym 76222 $PACKER_VCC_NET
.sym 76223 back_addr[9]
.sym 76224 back_addr[8]
.sym 76226 back_addr[6]
.sym 76227 back_addr[1]
.sym 76230 back_addr[5]
.sym 76231 back_addr[10]
.sym 76234 back_addr[0]
.sym 76238 back_addr[4]
.sym 76240 $PACKER_VCC_NET
.sym 76259 back_addr[3]
.sym 76260 back_addr[4]
.sym 76261 back_addr[0]
.sym 76262 back_addr[5]
.sym 76263 back_addr[6]
.sym 76264 back_addr[7]
.sym 76265 back_addr[8]
.sym 76266 back_addr[9]
.sym 76267 back_addr[10]
.sym 76268 back_addr[2]
.sym 76269 back_addr[1]
.sym 76270 clk_out_$glb_clk
.sym 76271 $PACKER_VCC_NET
.sym 76272 $PACKER_VCC_NET
.sym 76285 back_addr[3]
.sym 76287 back_addr[2]
.sym 76340 $PACKER_GND_NET
.sym 76342 $PACKER_VCC_NET
.sym 76372 $PACKER_GND_NET_$glb_clk
.sym 76373 $PACKER_GND_NET
.sym 76382 $PACKER_VCC_NET
.sym 76386 back_addr[8]
.sym 76405 back_addr[1]
.sym 76415 back_addr[1]
.sym 76431 back_addr[10]
.sym 76432 back_addr[3]
.sym 76433 $PACKER_VCC_NET
.sym 76434 back_addr[9]
.sym 76435 back_addr[8]
.sym 76436 back_addr[0]
.sym 76438 back_addr[2]
.sym 76440 back_addr[6]
.sym 76441 back_addr[7]
.sym 76442 back_addr[4]
.sym 76444 $PACKER_VCC_NET
.sym 76445 back_addr[5]
.sym 76463 back_addr[3]
.sym 76464 back_addr[4]
.sym 76465 back_addr[0]
.sym 76466 back_addr[5]
.sym 76467 back_addr[6]
.sym 76468 back_addr[7]
.sym 76469 back_addr[8]
.sym 76470 back_addr[9]
.sym 76471 back_addr[10]
.sym 76472 back_addr[2]
.sym 76473 back_addr[1]
.sym 76474 clk_out_$glb_clk
.sym 76475 $PACKER_VCC_NET
.sym 76476 $PACKER_VCC_NET
.sym 76501 back_addr[4]
.sym 76537 $PACKER_VCC_NET
.sym 76544 $PACKER_GND_NET
.sym 76576 $PACKER_GND_NET_$glb_clk
.sym 76577 $PACKER_GND_NET
.sym 76586 $PACKER_VCC_NET
.sym 76604 back_addr[0]
.sym 76605 $PACKER_GND_NET
.sym 76609 back_addr[10]
.sym 76610 $PACKER_GND_NET
.sym 76612 $PACKER_VCC_NET
.sym 76620 back_addr[3]
.sym 76622 back_addr[9]
.sym 76623 back_addr[8]
.sym 76626 back_addr[2]
.sym 76628 back_addr[6]
.sym 76629 back_addr[7]
.sym 76632 $PACKER_VCC_NET
.sym 76635 back_addr[10]
.sym 76639 back_addr[4]
.sym 76640 back_addr[5]
.sym 76646 $PACKER_VCC_NET
.sym 76648 back_addr[1]
.sym 76649 back_addr[0]
.sym 76667 back_addr[3]
.sym 76668 back_addr[4]
.sym 76669 back_addr[0]
.sym 76670 back_addr[5]
.sym 76671 back_addr[6]
.sym 76672 back_addr[7]
.sym 76673 back_addr[8]
.sym 76674 back_addr[9]
.sym 76675 back_addr[10]
.sym 76676 back_addr[2]
.sym 76677 back_addr[1]
.sym 76678 clk_out_$glb_clk
.sym 76679 $PACKER_VCC_NET
.sym 76680 $PACKER_VCC_NET
.sym 76748 $PACKER_GND_NET
.sym 76750 $PACKER_VCC_NET
.sym 76780 $PACKER_GND_NET_$glb_clk
.sym 76781 $PACKER_GND_NET
.sym 76790 $PACKER_VCC_NET
.sym 76809 back_addr[1]
.sym 76818 back_addr[10]
.sym 76825 back_addr[4]
.sym 76828 back_addr[5]
.sym 76831 back_addr[0]
.sym 76836 back_addr[1]
.sym 76838 back_addr[10]
.sym 76840 back_addr[3]
.sym 76841 back_addr[6]
.sym 76846 back_addr[2]
.sym 76850 $PACKER_VCC_NET
.sym 76851 back_addr[9]
.sym 76852 $PACKER_VCC_NET
.sym 76853 back_addr[7]
.sym 76854 back_addr[8]
.sym 76871 back_addr[3]
.sym 76872 back_addr[4]
.sym 76873 back_addr[0]
.sym 76874 back_addr[5]
.sym 76875 back_addr[6]
.sym 76876 back_addr[7]
.sym 76877 back_addr[8]
.sym 76878 back_addr[9]
.sym 76879 back_addr[10]
.sym 76880 back_addr[2]
.sym 76881 back_addr[1]
.sym 76882 clk_out_$glb_clk
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76896 clk_in$SB_IO_IN
.sym 76909 back_addr[4]
.sym 76952 $PACKER_GND_NET
.sym 76954 $PACKER_VCC_NET
.sym 76984 $PACKER_GND_NET_$glb_clk
.sym 76985 $PACKER_GND_NET
.sym 76994 $PACKER_VCC_NET
.sym 77014 $PACKER_VCC_NET
.sym 77018 $PACKER_GND_NET
.sym 77020 $PACKER_VCC_NET
.sym 77022 $PACKER_GND_NET
.sym 77028 back_addr[3]
.sym 77029 $PACKER_VCC_NET
.sym 77031 back_addr[8]
.sym 77034 back_addr[2]
.sym 77038 back_addr[1]
.sym 77039 back_addr[9]
.sym 77040 back_addr[6]
.sym 77041 back_addr[7]
.sym 77045 back_addr[10]
.sym 77047 back_addr[4]
.sym 77048 back_addr[5]
.sym 77056 $PACKER_VCC_NET
.sym 77057 back_addr[0]
.sym 77075 back_addr[3]
.sym 77076 back_addr[4]
.sym 77077 back_addr[0]
.sym 77078 back_addr[5]
.sym 77079 back_addr[6]
.sym 77080 back_addr[7]
.sym 77081 back_addr[8]
.sym 77082 back_addr[9]
.sym 77083 back_addr[10]
.sym 77084 back_addr[2]
.sym 77085 back_addr[1]
.sym 77086 clk_out_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77156 $PACKER_GND_NET
.sym 77158 $PACKER_VCC_NET
.sym 77188 $PACKER_GND_NET_$glb_clk
.sym 77189 $PACKER_GND_NET
.sym 77198 $PACKER_VCC_NET
.sym 78863 hsync$SB_IO_OUT
.sym 78867 $PACKER_GND_NET
.sym 78868 vsync$SB_IO_OUT
.sym 78871 hsync$SB_IO_OUT
.sym 78877 vsync$SB_IO_OUT
.sym 78882 $PACKER_GND_NET
.sym 78889 hsync$SB_IO_OUT
.sym 80829 $PACKER_GND_NET
.sym 103563 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 103564 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 103567 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 103568 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 103571 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 103572 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 103618 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103619 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103620 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103623 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 103624 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103631 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 103632 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103633 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103634 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103635 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 103636 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 103638 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103639 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 103640 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[2]
.sym 103646 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 103647 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103648 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 103653 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103654 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103655 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103656 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 103661 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 103662 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 103663 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103664 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103665 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 103666 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 103667 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103668 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103673 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 103674 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103675 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103676 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 103682 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 103685 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 103686 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 103687 $PACKER_VCC_NET
.sym 103688 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 103690 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 103692 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103694 new_x2[3]
.sym 103695 $PACKER_VCC_NET
.sym 103696 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103698 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 103699 $PACKER_VCC_NET
.sym 103700 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 103702 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 103703 $PACKER_VCC_NET
.sym 103704 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 103706 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 103707 $PACKER_VCC_NET
.sym 103708 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103710 new_x2[7]
.sym 103711 $PACKER_VCC_NET
.sym 103712 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103714 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 103715 $PACKER_VCC_NET
.sym 103716 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103717 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 103718 new_x2[9]
.sym 103719 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 103720 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 103724 char_y2[6]
.sym 103728 char_y2[4]
.sym 103729 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 103734 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 103735 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 103736 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 103737 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 103738 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 103739 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 103740 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 103744 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 103746 char_y2[4]
.sym 103751 char_y2[5]
.sym 103754 $PACKER_VCC_NET
.sym 103755 char_y2[6]
.sym 103756 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 103759 char_y2[7]
.sym 103760 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 103763 char_y2[8]
.sym 103764 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 103767 char_y2[9]
.sym 103768 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103772 $nextpnr_ICESTORM_LC_65$I3
.sym 103776 char_y2[7]
.sym 103778 new_y2_SB_DFFSS_Q_3_D
.sym 103782 new_y2_SB_DFFSR_Q_4_D
.sym 103783 $PACKER_VCC_NET
.sym 103786 new_y2_SB_DFFSS_Q_2_D
.sym 103790 new_y2_SB_DFFSS_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CI_I0
.sym 103792 new_y2_SB_DFFSR_Q_2_D[3]
.sym 103794 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103795 $PACKER_VCC_NET
.sym 103798 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 103799 $PACKER_VCC_NET
.sym 103802 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 103806 new_y2_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 103810 new_y2_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 103811 $PACKER_VCC_NET
.sym 103814 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 103815 $PACKER_VCC_NET
.sym 103820 $nextpnr_ICESTORM_LC_60$I3
.sym 103825 new_y2[6]
.sym 103833 new_y2[7]
.sym 103842 y_vel2[1]
.sym 103846 y_vel2[2]
.sym 103847 $PACKER_VCC_NET
.sym 103850 y_vel2[3]
.sym 103854 y_vel2[4]
.sym 103855 $PACKER_VCC_NET
.sym 103858 y_vel2[5]
.sym 103859 $PACKER_VCC_NET
.sym 103862 y_vel2[6]
.sym 103863 $PACKER_VCC_NET
.sym 103866 y_vel2[7]
.sym 103867 $PACKER_VCC_NET
.sym 103870 y_vel2[8]
.sym 103871 $PACKER_VCC_NET
.sym 103876 $nextpnr_ICESTORM_LC_69$I3
.sym 103878 y_vel2_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 103879 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103880 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103882 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 103883 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103884 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103886 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 103887 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103888 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103890 y_vel2[0]
.sym 103891 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103892 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103894 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 103895 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103896 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103898 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 103899 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103900 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103903 y_vel2[1]
.sym 103904 y_vel2[0]
.sym 103906 y_vel2[0]
.sym 103911 y_vel2[1]
.sym 103915 y_vel2[2]
.sym 103916 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103919 y_vel2[3]
.sym 103920 y_vel2_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103923 y_vel2[4]
.sym 103924 y_vel2_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103927 y_vel2[5]
.sym 103928 y_vel2_SB_DFFESS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103931 y_vel2[6]
.sym 103932 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103935 y_vel2[7]
.sym 103936 y_vel2_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103939 y_vel2[8]
.sym 103940 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103941 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103942 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103943 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 103944 y_vel2_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 103946 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 103947 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.sym 103948 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 103954 y_vel2_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 103955 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 103956 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 103970 u_controller2.ctr[0]
.sym 103975 u_controller2.ctr[1]
.sym 103976 u_controller2.ctr[0]
.sym 103979 u_controller2.ctr[2]
.sym 103980 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 103983 u_controller2.ctr[3]
.sym 103984 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 103987 u_controller2.ctr[4]
.sym 103988 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 103991 u_controller2.ctr[5]
.sym 103992 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 103995 u_controller2.ctr[6]
.sym 103996 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 103999 u_controller2.ctr[7]
.sym 104000 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 104003 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 104004 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104007 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104008 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 104011 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104012 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 104015 latch2_SB_LUT4_O_I3[1]
.sym 104016 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 104019 latch2_SB_LUT4_O_I3[0]
.sym 104020 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 104023 u_controller2.NEScount[4]
.sym 104024 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 104027 u_controller2.NEScount[5]
.sym 104028 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 104031 u_controller2.NEScount[6]
.sym 104032 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 104035 u_controller2.NEScount[7]
.sym 104036 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 104039 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104040 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 104043 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104044 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104045 u_controller2.NEScount[7]
.sym 104046 u_controller2.NEScount[6]
.sym 104047 u_controller2.NEScount[5]
.sym 104048 u_controller2.NEScount[4]
.sym 104057 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104058 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104059 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104060 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 104324 u_mypll.locked
.sym 104481 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104482 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 104483 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 104484 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104486 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104487 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104488 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104490 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104491 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104492 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104494 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104495 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104496 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104498 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104499 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104500 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104502 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104503 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104504 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104506 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104507 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104508 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104510 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 104511 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 104512 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 104513 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 104514 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104515 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104516 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 104519 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104520 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104523 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104524 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104527 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 104528 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104531 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104532 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104535 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 104536 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104539 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 104540 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 104543 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 104544 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104546 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 104547 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 104550 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 104551 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 104552 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 104554 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 104555 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 104556 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104558 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 104559 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 104560 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104562 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 104563 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 104564 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104566 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 104567 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 104568 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104570 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 104571 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 104572 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104573 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 104574 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 104575 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 104576 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 104579 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 104580 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 104583 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104584 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_2_O[1]
.sym 104586 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 104587 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104588 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104591 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104592 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 104594 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104595 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 104596 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 104599 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104600 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104603 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104604 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104607 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104608 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104609 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104610 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 104611 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 104612 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 104613 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104614 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104615 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104616 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104618 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 104619 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 104620 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 104621 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104622 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104623 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104624 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 104627 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104628 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104629 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104630 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104631 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104632 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104633 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104634 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104635 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104636 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 104639 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 104640 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 104642 row[0]
.sym 104643 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104644 char_y2[0]
.sym 104646 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104647 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104648 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104650 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104651 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104652 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104655 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104656 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104659 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 104660 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 104662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104663 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 104664 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 104666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104667 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104668 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104670 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104671 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104672 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104674 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104675 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104676 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 104679 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 104680 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 104684 $nextpnr_ICESTORM_LC_36$I3
.sym 104685 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 104686 new_x2[3]
.sym 104687 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 104688 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3
.sym 104691 buttons2[1]
.sym 104692 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 104694 buttons2[0]
.sym 104695 u_controller2.buttons_SB_LUT4_I1_I2
.sym 104696 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 104697 new_y2[0]
.sym 104704 char_y2[5]
.sym 104706 row[0]
.sym 104707 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104711 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104712 char_y2[1]
.sym 104714 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104715 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104716 char_y2[2]
.sym 104718 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104719 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104720 char_y2[3]
.sym 104722 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104723 char_y2[4]
.sym 104725 char_y2[5]
.sym 104726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104727 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104728 char_y2[4]
.sym 104730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104731 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104734 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104735 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104738 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104739 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 104743 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104747 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 104748 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 104752 $nextpnr_ICESTORM_LC_37$I3
.sym 104753 new_y2_SB_DFFSR_Q_2_D[3]
.sym 104757 new_y2_SB_DFFSS_Q_2_D
.sym 104764 char_y2[9]
.sym 104765 new_y2_SB_DFFSR_Q_4_D
.sym 104770 new_y2_SB_DFFSR_Q_2_D[3]
.sym 104775 new_y2_SB_DFFSR_Q_2_D[2]
.sym 104776 new_y2_SB_DFFSR_Q_2_D[3]
.sym 104778 $PACKER_VCC_NET
.sym 104779 new_y2_SB_DFFSS_Q_1_D[2]
.sym 104780 new_y2_SB_DFFSR_Q_2_D_SB_CARRY_I1_CO
.sym 104783 new_y2_SB_DFFSR_Q_1_D[2]
.sym 104784 new_y2_SB_DFFSR_Q_1_D[3]
.sym 104787 new_y2_SB_DFFSS_Q_D[2]
.sym 104788 new_y2_SB_DFFSR_Q_1_D_SB_CARRY_I1_CO
.sym 104791 new_y2_SB_DFFSR_Q_D[2]
.sym 104792 new_y2_SB_DFFSR_Q_D[3]
.sym 104796 $nextpnr_ICESTORM_LC_52$I3
.sym 104797 new_y2[9]
.sym 104802 new_y2[0]
.sym 104803 y_vel2[0]
.sym 104806 new_y2[1]
.sym 104807 y_vel2[1]
.sym 104808 new_y2_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 104810 new_y2[2]
.sym 104811 y_vel2[2]
.sym 104812 new_y2_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 104814 new_y2[3]
.sym 104815 y_vel2[3]
.sym 104816 new_y2_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 104818 new_y2[4]
.sym 104819 y_vel2[4]
.sym 104820 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104822 new_y2[5]
.sym 104823 y_vel2[5]
.sym 104824 new_y2_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 104826 new_y2[6]
.sym 104827 y_vel2[6]
.sym 104828 new_y2_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 104830 new_y2[7]
.sym 104831 y_vel2[7]
.sym 104832 new_y2_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 104834 new_y2[8]
.sym 104835 y_vel2[8]
.sym 104836 new_y2_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 104838 new_y2[9]
.sym 104839 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 104840 new_y2_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104841 new_y2_SB_DFFSS_Q_1_D[2]
.sym 104845 new_y2_SB_DFFSS_Q_D[2]
.sym 104849 new_y2_SB_DFFSS_Q_3_D
.sym 104853 new_y2_SB_DFFSR_Q_2_D[2]
.sym 104857 new_y2_SB_DFFSR_Q_D[2]
.sym 104861 new_y2_SB_DFFSR_Q_1_D[2]
.sym 104867 buttons2[3]
.sym 104868 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 104869 y_vel2[7]
.sym 104870 y_vel2[6]
.sym 104871 y_vel2[5]
.sym 104872 y_vel2[4]
.sym 104874 y_vel2_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 104875 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 104876 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 104878 y_vel2[8]
.sym 104879 y_vel2[2]
.sym 104880 y_vel2[0]
.sym 104882 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[0]
.sym 104883 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 104884 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 104885 y_vel2[3]
.sym 104886 y_vel2[1]
.sym 104887 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 104888 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 104891 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 104892 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3[1]
.sym 104893 counter[21]
.sym 104894 u_controller2.buttons_SB_LUT4_I2_1_O[1]
.sym 104895 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[1]
.sym 104896 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O[2]
.sym 104918 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 104919 buttons2[3]
.sym 104920 u_controller2.buttons_SB_LUT4_I2_1_I3[2]
.sym 104927 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 104928 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 104940 u_controller2.ctr[0]
.sym 104961 u_controller2.shift_reg[3]
.sym 104967 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104968 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104969 latch2_SB_LUT4_O_I3[0]
.sym 104970 latch2_SB_LUT4_O_I3[1]
.sym 104971 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104972 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104974 latch2_SB_LUT4_O_I3[1]
.sym 104975 latch2_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 104976 latch2_SB_LUT4_O_I3[2]
.sym 104977 u_controller2.shift_reg[0]
.sym 104981 u_controller2.shift_reg[1]
.sym 104990 latch2_SB_LUT4_O_I3[0]
.sym 104991 latch2_SB_LUT4_O_I3[1]
.sym 104992 latch2_SB_LUT4_O_I3[2]
.sym 104994 latch2_SB_LUT4_O_I3[0]
.sym 104998 u_controller2.NEScount[4]
.sym 104999 $PACKER_VCC_NET
.sym 105002 u_controller2.NEScount[5]
.sym 105003 $PACKER_VCC_NET
.sym 105006 u_controller2.NEScount[6]
.sym 105007 $PACKER_VCC_NET
.sym 105010 u_controller2.NEScount[7]
.sym 105011 $PACKER_VCC_NET
.sym 105014 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105015 $PACKER_VCC_NET
.sym 105018 latch2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105019 $PACKER_VCC_NET
.sym 105024 $nextpnr_ICESTORM_LC_31$I3
.sym 105336 counter[0]
.sym 105346 counter[0]
.sym 105351 counter[1]
.sym 105352 counter[0]
.sym 105355 counter[2]
.sym 105356 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 105359 counter[3]
.sym 105360 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 105363 counter[4]
.sym 105364 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 105367 counter[5]
.sym 105368 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 105371 counter[6]
.sym 105372 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 105375 counter[7]
.sym 105376 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 105379 counter[8]
.sym 105380 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 105383 counter[9]
.sym 105384 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 105387 counter[10]
.sym 105388 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 105391 counter[11]
.sym 105392 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 105395 counter[12]
.sym 105396 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 105399 counter[13]
.sym 105400 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 105403 counter[14]
.sym 105404 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 105407 counter[15]
.sym 105408 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 105411 counter[16]
.sym 105412 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 105415 counter[17]
.sym 105416 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 105419 counter[18]
.sym 105420 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 105423 counter[19]
.sym 105424 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105427 counter[20]
.sym 105428 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 105431 counter[21]
.sym 105432 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 105443 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105444 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105455 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105456 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 105459 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105460 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105467 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105468 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105471 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105472 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105473 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105474 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105475 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 105478 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105479 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105480 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105482 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105483 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105484 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105486 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105487 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105488 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105490 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105491 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 105492 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105494 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105495 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105496 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105498 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105499 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105500 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105502 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105503 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105504 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105506 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105507 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105508 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 105510 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105511 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105512 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105513 facing_right2
.sym 105514 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105515 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 105516 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 105517 facing_right2
.sym 105518 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105519 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 105520 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 105521 facing_right2
.sym 105522 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105523 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 105524 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 105525 facing_right2
.sym 105526 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105527 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 105528 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 105529 facing_right2
.sym 105530 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105531 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 105532 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 105533 facing_right2
.sym 105534 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 105535 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 105536 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 105538 col[0]
.sym 105539 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105542 col[1]
.sym 105543 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105544 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105546 col[2]
.sym 105547 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 105548 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 105550 col[3]
.sym 105551 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 105552 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105554 col[4]
.sym 105555 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 105556 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105558 col[5]
.sym 105559 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 105560 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105562 col[6]
.sym 105563 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 105564 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105566 col[7]
.sym 105567 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 105568 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 105570 col[8]
.sym 105571 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 105572 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 105574 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 105575 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 105576 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 105578 $PACKER_VCC_NET
.sym 105580 $nextpnr_ICESTORM_LC_42$I3
.sym 105584 $nextpnr_ICESTORM_LC_42$COUT
.sym 105588 char_x2[8]
.sym 105592 new_x2[7]
.sym 105596 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 105600 char_x2[9]
.sym 105602 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 105607 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 105608 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2
.sym 105610 $PACKER_VCC_NET
.sym 105611 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 105612 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 105615 new_x2[3]
.sym 105616 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105619 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 105620 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 105623 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 105624 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105627 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 105628 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 105631 new_x2[7]
.sym 105632 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 105635 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 105636 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 105639 new_x2[9]
.sym 105640 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105642 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105643 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105644 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105646 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 105647 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 105648 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105650 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105651 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105652 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105654 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105655 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105656 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105658 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105659 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105660 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105662 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105663 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105664 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 105666 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 105670 new_x2[3]
.sym 105671 $PACKER_VCC_NET
.sym 105674 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 105675 $PACKER_VCC_NET
.sym 105676 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105678 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 105680 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105682 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 105683 $PACKER_VCC_NET
.sym 105684 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105686 new_x2[7]
.sym 105690 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 105692 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105694 new_x2[9]
.sym 105695 $PACKER_VCC_NET
.sym 105700 $nextpnr_ICESTORM_LC_46$I3
.sym 105701 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105702 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105703 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 105704 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 105705 new_y2[3]
.sym 105712 char_y2[8]
.sym 105713 new_y2[1]
.sym 105719 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 105720 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 105721 new_y2[2]
.sym 105725 new_x2[9]
.sym 105726 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105727 new_x2[7]
.sym 105728 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 105730 new_y1_SB_DFFSS_Q_5_D
.sym 105734 new_y1_SB_DFFSS_Q_5_D_SB_CARRY_CI_I0
.sym 105735 $PACKER_VCC_NET
.sym 105736 new_y1_SB_DFFSS_Q_3_D[3]
.sym 105738 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_I2_O
.sym 105742 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_I2_O
.sym 105746 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 105747 $PACKER_VCC_NET
.sym 105750 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_I2_O
.sym 105751 $PACKER_VCC_NET
.sym 105754 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 105758 new_y1_SB_DFFSS_Q_D_SB_LUT4_I2_O
.sym 105762 new_y1_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 105763 $PACKER_VCC_NET
.sym 105766 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO
.sym 105767 $PACKER_VCC_NET
.sym 105770 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I1
.sym 105771 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 105772 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO
.sym 105773 new_y2[5]
.sym 105781 new_y2[8]
.sym 105794 new_y2[1]
.sym 105798 new_y2[2]
.sym 105799 $PACKER_VCC_NET
.sym 105802 new_y2[3]
.sym 105806 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 105808 new_y2[4]
.sym 105809 new_y2[5]
.sym 105810 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105811 $PACKER_VCC_NET
.sym 105812 new_y2[4]
.sym 105814 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105815 $PACKER_VCC_NET
.sym 105818 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105822 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 105826 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105827 $PACKER_VCC_NET
.sym 105830 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0
.sym 105831 $PACKER_VCC_NET
.sym 105836 $nextpnr_ICESTORM_LC_22$I3
.sym 105838 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105839 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105840 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105842 new_y2[2]
.sym 105843 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105844 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105847 new_y2[0]
.sym 105848 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105849 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 105850 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 105851 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 105852 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 105853 new_y1_SB_DFFSS_Q_5_D
.sym 105858 y_vel1[1]
.sym 105862 y_vel1[2]
.sym 105863 $PACKER_VCC_NET
.sym 105866 y_vel1[3]
.sym 105870 y_vel1[4]
.sym 105871 $PACKER_VCC_NET
.sym 105874 y_vel1[5]
.sym 105875 $PACKER_VCC_NET
.sym 105878 y_vel1[6]
.sym 105879 $PACKER_VCC_NET
.sym 105882 y_vel1[7]
.sym 105883 $PACKER_VCC_NET
.sym 105886 y_vel1[8]
.sym 105887 $PACKER_VCC_NET
.sym 105892 $nextpnr_ICESTORM_LC_6$I3
.sym 105894 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 105895 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 105896 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105898 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 105899 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 105900 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105902 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 105903 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 105904 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105906 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 105907 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 105908 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105909 y_vel1[7]
.sym 105910 y_vel1[6]
.sym 105911 y_vel1[5]
.sym 105912 y_vel1[4]
.sym 105914 y_vel1[9]
.sym 105915 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105916 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105918 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[0]
.sym 105919 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[1]
.sym 105920 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O[2]
.sym 105931 buttons1[3]
.sym 105932 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105934 y_vel1[8]
.sym 105935 y_vel1[2]
.sym 105936 y_vel1[0]
.sym 105937 counter[21]
.sym 105938 u_controller1.buttons_SB_LUT4_I2_1_O[1]
.sym 105939 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 105940 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105941 y_vel1[3]
.sym 105942 y_vel1[1]
.sym 105943 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
.sym 105944 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
.sym 105946 y_vel1[9]
.sym 105947 buttons1[3]
.sym 105948 u_controller1.buttons_SB_LUT4_I2_1_I3[2]
.sym 105951 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
.sym 105952 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
.sym 105953 u_controller2.shift_reg[0]
.sym 105965 u_controller2.shift_reg[1]
.sym 105969 data2$SB_IO_IN
.sym 105973 u_controller2.shift_reg[2]
.sym 106218 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 106219 latch2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 106220 latch2$SB_IO_OUT
.sym 106402 col[2]
.sym 106406 col[3]
.sym 106407 $PACKER_VCC_NET
.sym 106410 col[4]
.sym 106414 col[5]
.sym 106415 $PACKER_VCC_NET
.sym 106418 col[6]
.sym 106419 $PACKER_VCC_NET
.sym 106422 col[7]
.sym 106423 $PACKER_VCC_NET
.sym 106426 col[8]
.sym 106427 $PACKER_VCC_NET
.sym 106430 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 106431 $PACKER_VCC_NET
.sym 106436 $nextpnr_ICESTORM_LC_33$I3
.sym 106439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 106440 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 106444 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106447 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106451 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106460 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106465 facing_right2
.sym 106466 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106467 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[2]
.sym 106468 u_marco_rom.mem.0.0_RADDR_5_SB_LUT4_O_I2[3]
.sym 106469 facing_right2
.sym 106470 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106471 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 106472 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 106485 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 106486 facing_right2
.sym 106487 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 106488 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106491 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106492 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106509 $PACKER_GND_NET
.sym 106516 char_x2[4]
.sym 106520 char_x2[5]
.sym 106528 char_x2[2]
.sym 106530 col[0]
.sym 106531 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106532 char_x2[0]
.sym 106534 col[1]
.sym 106535 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106536 char_x2[1]
.sym 106538 col[2]
.sym 106539 char_x2[2]
.sym 106542 col[3]
.sym 106543 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106546 col[4]
.sym 106547 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106550 col[5]
.sym 106551 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106554 col[6]
.sym 106555 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106558 col[7]
.sym 106559 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106562 col[8]
.sym 106563 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106566 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 106567 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106571 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106572 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 106573 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 106574 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 106575 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 106576 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 106577 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 106581 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 106585 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106592 new_x2[3]
.sym 106593 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 106597 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106601 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106605 new_x2[9]
.sym 106617 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106626 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I0_I2_SB_LUT4_I3_O
.sym 106630 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 106631 $PACKER_VCC_NET
.sym 106632 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106634 new_x2[3]
.sym 106635 $PACKER_VCC_NET
.sym 106638 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106639 $PACKER_VCC_NET
.sym 106642 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106646 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 106650 new_x2[7]
.sym 106651 $PACKER_VCC_NET
.sym 106654 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106655 $PACKER_VCC_NET
.sym 106658 new_x2[9]
.sym 106664 $nextpnr_ICESTORM_LC_41$I3
.sym 106665 new_y2[4]
.sym 106679 new_x2[9]
.sym 106680 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106682 $PACKER_VCC_NET
.sym 106683 char_y1[3]
.sym 106684 char_y1[2]
.sym 106690 new_y1_SB_DFFSS_Q_3_D[3]
.sym 106694 $PACKER_VCC_NET
.sym 106695 new_y1_SB_DFFSS_Q_3_D[2]
.sym 106696 new_y1_SB_DFFSS_Q_3_D[3]
.sym 106698 $PACKER_VCC_NET
.sym 106699 new_y1_SB_DFFSS_Q_2_D[2]
.sym 106700 new_y1_SB_DFFSS_Q_2_D[3]
.sym 106702 $PACKER_VCC_NET
.sym 106703 new_y1_SB_DFFSR_Q_2_D[2]
.sym 106704 new_y1_SB_DFFSR_Q_2_D[3]
.sym 106707 new_y1_SB_DFFSS_Q_1_D[2]
.sym 106708 new_y1_SB_DFFSR_Q_2_D_SB_CARRY_I1_CO
.sym 106711 new_y1_SB_DFFSR_Q_1_D[2]
.sym 106712 new_y1_SB_DFFSR_Q_1_D[3]
.sym 106715 new_y1_SB_DFFSS_Q_D[2]
.sym 106716 new_y1_SB_DFFSR_Q_1_D_SB_CARRY_I1_CO
.sym 106719 new_y1_SB_DFFSR_Q_D[2]
.sym 106720 new_y1_SB_DFFSR_Q_D[3]
.sym 106724 $nextpnr_ICESTORM_LC_50$I3
.sym 106725 new_y1[4]
.sym 106729 new_y1[6]
.sym 106733 new_y1[7]
.sym 106737 new_y1[3]
.sym 106745 new_y1[2]
.sym 106754 new_y2[4]
.sym 106759 new_y2[5]
.sym 106762 $PACKER_VCC_NET
.sym 106763 new_y2[6]
.sym 106764 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 106767 new_y2[7]
.sym 106768 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I3
.sym 106771 new_y2[8]
.sym 106772 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106775 new_y2[9]
.sym 106776 new_y2_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI
.sym 106780 $nextpnr_ICESTORM_LC_48$I3
.sym 106781 new_y1_SB_DFFSR_Q_1_D[2]
.sym 106786 new_y1[0]
.sym 106787 y_vel1[0]
.sym 106790 new_y1[1]
.sym 106791 y_vel1[1]
.sym 106792 new_y1_SB_DFFSS_Q_5_D_SB_LUT4_O_I3
.sym 106794 new_y1[2]
.sym 106795 y_vel1[2]
.sym 106796 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106798 new_y1[3]
.sym 106799 y_vel1[3]
.sym 106800 new_y1_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 106802 new_y1[4]
.sym 106803 y_vel1[4]
.sym 106804 new_y1_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 106806 new_y1[5]
.sym 106807 y_vel1[5]
.sym 106808 new_y1_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 106810 new_y1[6]
.sym 106811 y_vel1[6]
.sym 106812 new_y1_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 106814 new_y1[7]
.sym 106815 y_vel1[7]
.sym 106816 new_y1_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 106818 new_y1[8]
.sym 106819 y_vel1[8]
.sym 106820 new_y1_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 106822 new_y1[9]
.sym 106823 y_vel1[9]
.sym 106824 new_y1_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106825 new_y1_SB_DFFSS_Q_3_D[2]
.sym 106829 new_y1_SB_DFFSS_Q_2_D[2]
.sym 106833 new_y1_SB_DFFSS_Q_3_D[3]
.sym 106837 new_y1_SB_DFFSS_Q_1_D[2]
.sym 106841 new_y1_SB_DFFSR_Q_2_D[2]
.sym 106845 new_y1_SB_DFFSS_Q_D[2]
.sym 106850 y_vel1[0]
.sym 106855 y_vel1[1]
.sym 106859 y_vel1[2]
.sym 106860 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106863 y_vel1[3]
.sym 106864 y_vel1_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106867 y_vel1[4]
.sym 106868 y_vel1_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106871 y_vel1[5]
.sym 106872 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106875 y_vel1[6]
.sym 106876 y_vel1_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106879 y_vel1[7]
.sym 106880 y_vel1_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106883 y_vel1[8]
.sym 106884 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106885 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 106886 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106887 y_vel1[9]
.sym 106888 y_vel1_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 106890 y_vel1_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 106891 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 106892 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106894 y_vel1_SB_DFFESS_Q_6_D_SB_LUT4_O_I1[0]
.sym 106895 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 106896 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106898 y_vel1_SB_DFFESS_Q_4_D_SB_LUT4_O_I1[0]
.sym 106899 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 106900 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106902 y_vel1[0]
.sym 106903 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 106904 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106906 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 106907 y_vel1_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 106908 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106911 y_vel1[1]
.sym 106912 y_vel1[0]
.sym 107330 col[2]
.sym 107334 col[3]
.sym 107335 $PACKER_VCC_NET
.sym 107338 col[4]
.sym 107339 $PACKER_VCC_NET
.sym 107342 col[5]
.sym 107346 col[6]
.sym 107347 $PACKER_VCC_NET
.sym 107350 col[7]
.sym 107354 col[8]
.sym 107358 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 107359 $PACKER_VCC_NET
.sym 107364 $nextpnr_ICESTORM_LC_39$I3
.sym 107394 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107395 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107398 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107399 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107400 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107402 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107403 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107404 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107406 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107407 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107408 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107410 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107411 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107412 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107414 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107416 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107420 $nextpnr_ICESTORM_LC_73$I3
.sym 107423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107424 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107426 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107430 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107431 $PACKER_VCC_NET
.sym 107434 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107442 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107443 $PACKER_VCC_NET
.sym 107446 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107447 $PACKER_VCC_NET
.sym 107450 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107454 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107459 $PACKER_VCC_NET
.sym 107464 $nextpnr_ICESTORM_LC_72$I3
.sym 107486 facing_right2
.sym 107487 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 107488 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107490 char_x2[2]
.sym 107494 $PACKER_VCC_NET
.sym 107495 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 107496 char_x2[2]
.sym 107498 $PACKER_VCC_NET
.sym 107499 char_x2[4]
.sym 107500 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 107502 $PACKER_VCC_NET
.sym 107503 char_x2[5]
.sym 107504 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 107507 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[2]
.sym 107508 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I2[3]
.sym 107511 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107512 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107515 char_x2[8]
.sym 107516 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107519 char_x2[9]
.sym 107520 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107524 $nextpnr_ICESTORM_LC_55$I3
.sym 107526 state[2]
.sym 107527 state[1]
.sym 107528 state[0]
.sym 107532 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 107534 state[2]
.sym 107535 state[1]
.sym 107536 state[0]
.sym 107544 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 107546 state[2]
.sym 107547 state[1]
.sym 107548 state[0]
.sym 107550 state[2]
.sym 107551 state[1]
.sym 107552 state[0]
.sym 107554 row[0]
.sym 107558 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107562 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107563 $PACKER_VCC_NET
.sym 107566 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107567 $PACKER_VCC_NET
.sym 107570 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107571 $PACKER_VCC_NET
.sym 107574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107578 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107579 $PACKER_VCC_NET
.sym 107582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107586 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107590 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107591 $PACKER_VCC_NET
.sym 107593 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 107594 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 107595 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107596 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107618 row[0]
.sym 107619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107622 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107624 char_y1[1]
.sym 107626 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107627 char_y1[2]
.sym 107630 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107634 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107635 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107642 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107643 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107646 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107650 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 107660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 107664 $nextpnr_ICESTORM_LC_43$I3
.sym 107668 char_y1[6]
.sym 107669 new_y1[1]
.sym 107676 char_y1[4]
.sym 107680 char_y1[7]
.sym 107682 char_y1[2]
.sym 107686 $PACKER_VCC_NET
.sym 107687 char_y1[3]
.sym 107690 $PACKER_VCC_NET
.sym 107691 char_y1[4]
.sym 107692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107694 $PACKER_VCC_NET
.sym 107695 char_y1[5]
.sym 107696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107699 char_y1[6]
.sym 107700 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107703 char_y1[7]
.sym 107704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107707 char_y1[8]
.sym 107708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107711 char_y1[9]
.sym 107712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107716 $nextpnr_ICESTORM_LC_67$I3
.sym 107724 char_y1[8]
.sym 107725 new_y1[9]
.sym 107733 new_y1[5]
.sym 107740 char_y1[9]
.sym 107741 new_y1[8]
.sym 107746 new_y1[2]
.sym 107750 $PACKER_VCC_NET
.sym 107751 new_y1[3]
.sym 107754 $PACKER_VCC_NET
.sym 107755 new_y1[4]
.sym 107756 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107758 $PACKER_VCC_NET
.sym 107759 new_y1[5]
.sym 107760 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107763 new_y1[6]
.sym 107764 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 107767 new_y1[7]
.sym 107768 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 107771 new_y1[8]
.sym 107772 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107775 new_y1[9]
.sym 107776 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI
.sym 107780 $nextpnr_ICESTORM_LC_11$I3
.sym 107786 $PACKER_VCC_NET
.sym 107787 new_y1[3]
.sym 107788 new_y1[2]
.sym 107790 new_y1[2]
.sym 107791 new_y1[0]
.sym 107792 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107795 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107796 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 107797 new_y1_SB_DFFSR_Q_D[2]
.sym 107806 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 107807 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 107808 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 107810 new_y1[1]
.sym 107814 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 107815 $PACKER_VCC_NET
.sym 107816 new_y1[2]
.sym 107818 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 107822 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I0_CI_SB_CARRY_CO_I0
.sym 107826 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107827 $PACKER_VCC_NET
.sym 107830 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 107831 $PACKER_VCC_NET
.sym 107834 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 107838 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 107842 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 107843 $PACKER_VCC_NET
.sym 107846 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_CARRY_CO_I0
.sym 107847 $PACKER_VCC_NET
.sym 107852 $nextpnr_ICESTORM_LC_16$I3
.sym 108258 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108259 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108260 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108262 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108263 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108264 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108297 col[4]
.sym 108321 col[6]
.sym 108333 back_addr[11]
.sym 108337 col[5]
.sym 108349 next_col[8]
.sym 108354 col[7]
.sym 108355 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108358 col[8]
.sym 108359 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108360 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 108362 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 108363 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 108364 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 108367 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 108368 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 108371 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 108372 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 108375 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 108376 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 108379 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 108380 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 108383 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 108384 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 108387 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 108388 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 108391 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 108392 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 108396 $nextpnr_ICESTORM_LC_74$I3
.sym 108397 next_col[5]
.sym 108401 next_col[2]
.sym 108405 next_col[4]
.sym 108409 next_col[7]
.sym 108413 next_col[6]
.sym 108417 next_row[4]
.sym 108421 next_row[2]
.sym 108425 next_col[0]
.sym 108429 next_row[6]
.sym 108433 next_row[7]
.sym 108437 next_row[8]
.sym 108441 next_row[1]
.sym 108445 next_col[1]
.sym 108450 col[0]
.sym 108451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108452 char_x1[0]
.sym 108454 col[1]
.sym 108455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108458 col[2]
.sym 108459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 108460 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 108462 col[3]
.sym 108463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 108464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 108466 col[4]
.sym 108467 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108468 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108470 col[5]
.sym 108471 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108472 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108474 col[6]
.sym 108475 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108476 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108478 col[7]
.sym 108479 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108480 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108482 col[8]
.sym 108483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108486 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 108487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 108488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 108490 $PACKER_VCC_NET
.sym 108492 $nextpnr_ICESTORM_LC_23$I3
.sym 108496 $nextpnr_ICESTORM_LC_23$COUT
.sym 108498 state[2]
.sym 108499 state[1]
.sym 108500 state[0]
.sym 108502 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108503 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108504 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108506 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108507 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108508 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108512 char_x1[7]
.sym 108514 col[0]
.sym 108515 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108518 col[1]
.sym 108519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108522 col[2]
.sym 108523 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108526 col[3]
.sym 108527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_O
.sym 108530 col[4]
.sym 108531 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108534 col[5]
.sym 108535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108538 col[6]
.sym 108539 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108542 col[7]
.sym 108543 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108546 col[8]
.sym 108547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108550 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 108551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108555 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108556 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 108558 $PACKER_VCC_NET
.sym 108560 $nextpnr_ICESTORM_LC_26$I3
.sym 108561 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 108562 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 108563 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 108564 $nextpnr_ICESTORM_LC_26$COUT
.sym 108565 new_x1[0]
.sym 108572 char_x1[9]
.sym 108576 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 108578 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108579 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108580 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108582 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108583 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108584 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108588 char_y1[3]
.sym 108592 char_y1[2]
.sym 108596 new_x1[3]
.sym 108597 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 108598 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 108599 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 108600 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 108605 next_row[0]
.sym 108610 row[0]
.sym 108611 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108612 char_y1[0]
.sym 108614 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108615 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108616 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108618 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108620 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108622 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108624 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108626 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108627 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108628 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108630 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108632 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108634 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108635 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108636 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108640 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108642 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108643 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108644 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108646 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 108647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 108648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 108650 $PACKER_VCC_NET
.sym 108652 $nextpnr_ICESTORM_LC_27$I3
.sym 108656 $nextpnr_ICESTORM_LC_27$COUT
.sym 108660 char_y1[5]
.sym 108661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108663 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108664 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108668 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108669 new_y1[0]
.sym 108674 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108675 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108679 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108680 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 108682 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108683 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 108686 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 108687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 108691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 108695 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 108699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108700 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 108703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 108707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108711 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 108713 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108714 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108719 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108720 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108721 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108722 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108723 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108725 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108727 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108729 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108732 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108739 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108741 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 108744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 108747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108754 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108755 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 108757 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 108758 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 108760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 108762 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108763 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 108764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 108765 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108766 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 108768 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108769 u_koopa_rom.mem.0.4_RDATA[0]
.sym 108770 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 108771 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 108772 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 108775 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108776 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108780 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108781 u_koopa_rom.mem.0.4_RDATA[0]
.sym 108782 u_koopa_rom.mem.0.4_RDATA[1]
.sym 108783 u_koopa_rom.mem.0.4_RDATA[2]
.sym 108784 u_koopa_rom.mem.0.4_RDATA[3]
.sym 108785 u_koopa_rom.mem.0.4_RDATA[0]
.sym 108786 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 108787 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 108788 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 108789 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108790 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108791 u_koopa_rom.mem.0.0_RDATA[2]
.sym 108792 u_koopa_rom.mem.0.0_RDATA[3]
.sym 108793 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108794 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108795 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 108796 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 108797 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108800 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108812 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 108813 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108814 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108815 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 108816 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 108817 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108818 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108819 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 108820 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 108825 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108826 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 108865 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108866 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108867 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 108868 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 108881 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108882 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108883 u_koopa_rom.mem.0.2_RDATA[2]
.sym 108884 u_koopa_rom.mem.0.2_RDATA[3]
.sym 108885 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108886 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108887 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 108888 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 108889 u_koopa_rom.mem.0.0_RDATA[0]
.sym 108890 u_koopa_rom.mem.0.0_RDATA[1]
.sym 108891 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 108892 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 109282 next_row[0]
.sym 109287 next_row[1]
.sym 109288 next_row[0]
.sym 109291 next_row[2]
.sym 109292 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 109295 next_row[3]
.sym 109296 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 109299 next_row[4]
.sym 109300 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 109303 next_row[5]
.sym 109304 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 109307 next_row[6]
.sym 109308 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 109311 next_row[7]
.sym 109312 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 109315 next_row[8]
.sym 109316 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 109319 next_row[9]
.sym 109320 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109324 next_row[0]
.sym 109331 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109332 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109335 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 109336 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 109341 next_row[9]
.sym 109342 next_row[8]
.sym 109343 next_row[3]
.sym 109344 next_row[2]
.sym 109351 back_addr[14]
.sym 109352 back_addr[13]
.sym 109353 col[3]
.sym 109357 next_col[3]
.sym 109361 back_addr[12]
.sym 109365 back_addr_SB_DFF_Q_D
.sym 109369 next_col[9]
.sym 109378 state[2]
.sym 109379 state[1]
.sym 109380 state[0]
.sym 109383 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109384 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109389 next_row[9]
.sym 109394 state[2]
.sym 109395 state[1]
.sym 109396 state[0]
.sym 109401 next_row[3]
.sym 109405 next_row[5]
.sym 109410 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109411 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 109414 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 109415 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 109416 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 109418 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 109419 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 109420 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 109422 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109423 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 109424 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 109426 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109430 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 109431 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109432 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109436 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109440 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109444 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 109447 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 109448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 109451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 109452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 109454 state[2]
.sym 109455 state[1]
.sym 109456 state[0]
.sym 109458 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109459 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 109460 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 109464 char_x1[5]
.sym 109468 char_x1[6]
.sym 109470 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109471 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 109472 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109474 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109478 $PACKER_VCC_NET
.sym 109479 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 109480 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109482 $PACKER_VCC_NET
.sym 109483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 109484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_CI_CO
.sym 109487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 109488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 109490 $PACKER_VCC_NET
.sym 109491 char_x1[5]
.sym 109492 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109495 char_x1[6]
.sym 109496 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109499 char_x1[7]
.sym 109500 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109503 char_x1[8]
.sym 109504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109507 char_x1[9]
.sym 109508 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109512 $nextpnr_ICESTORM_LC_62$I3
.sym 109513 new_x1[9]
.sym 109520 new_x1[2]
.sym 109521 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 109525 new_x1[6]
.sym 109529 new_x1[7]
.sym 109536 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109539 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109540 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 109541 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109542 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109543 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109544 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109545 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109555 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109556 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109560 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109563 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109564 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109568 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109569 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109570 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109571 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 109574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109575 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 109576 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109578 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 109579 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109580 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 109583 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109584 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109586 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109587 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 109588 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109590 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109591 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 109592 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109594 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109595 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109596 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109598 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109599 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109600 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109602 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109603 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109604 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109606 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 109607 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 109608 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 109610 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109611 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109612 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 109614 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 109615 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109616 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 109618 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 109620 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109621 facing_right1
.sym 109622 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109623 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109624 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109625 facing_right1
.sym 109626 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109627 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109628 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109630 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 109632 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 109633 facing_right1
.sym 109634 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109635 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109636 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109637 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 109639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109640 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 109641 facing_right1
.sym 109642 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109643 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109644 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109645 $PACKER_GND_NET
.sym 109649 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 109650 facing_right1
.sym 109651 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109652 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109653 facing_right1
.sym 109654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109655 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109656 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109658 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 109659 new_x1[0]
.sym 109660 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 109661 facing_right1
.sym 109662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109663 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 109664 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 109666 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109670 new_x1[2]
.sym 109671 $PACKER_VCC_NET
.sym 109674 new_x1[3]
.sym 109675 $PACKER_VCC_NET
.sym 109678 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109679 $PACKER_VCC_NET
.sym 109682 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109684 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 109686 new_x1[6]
.sym 109690 new_x1[7]
.sym 109691 $PACKER_VCC_NET
.sym 109694 new_x1[8]
.sym 109695 $PACKER_VCC_NET
.sym 109698 new_x1[9]
.sym 109703 buttons1[0]
.sym 109704 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 109706 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 109710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109711 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 109712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 109713 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109714 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 109716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 109719 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109720 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 109723 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109727 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 109728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 109731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 109734 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 109735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 109736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 109738 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 109739 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 109740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 109742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 109743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 109744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 109746 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 109747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 109748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 109750 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 109751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 109752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 109754 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 109755 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 109756 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 109757 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109758 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109759 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109760 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 109762 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 109763 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 109764 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 109765 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109766 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 109773 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 109774 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 109775 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
.sym 109776 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.sym 109779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 109780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 109781 u_controller1.shift_reg[3]
.sym 109787 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 109788 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109792 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 110245 next_row[7]
.sym 110246 next_row[6]
.sym 110247 next_row[5]
.sym 110248 next_row[4]
.sym 110262 next_row[1]
.sym 110263 next_row[0]
.sym 110264 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 110274 next_col[0]
.sym 110279 next_col[1]
.sym 110280 next_col[0]
.sym 110283 next_col[2]
.sym 110284 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 110287 next_col[3]
.sym 110288 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 110291 next_col[4]
.sym 110292 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 110295 next_col[5]
.sym 110296 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 110299 next_col[6]
.sym 110300 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 110303 next_col[7]
.sym 110304 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 110307 next_col[8]
.sym 110308 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 110311 next_col[9]
.sym 110312 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 110316 next_col[0]
.sym 110317 next_col[7]
.sym 110318 next_col[6]
.sym 110319 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 110320 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 110321 next_col[3]
.sym 110322 next_col[2]
.sym 110323 next_col[1]
.sym 110324 next_col[0]
.sym 110325 next_col[9]
.sym 110326 next_col[8]
.sym 110327 next_col[5]
.sym 110328 next_col[4]
.sym 110353 $PACKER_VCC_NET
.sym 110360 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 110401 u_marco_rom.u_palette.index[3]
.sym 110402 u_marco_rom.u_palette.index[2]
.sym 110403 u_marco_rom.u_palette.index[1]
.sym 110404 u_marco_rom.u_palette.index[0]
.sym 110405 inside_char_tile_next_next2
.sym 110411 tile_rgb[4]
.sym 110412 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 110413 char_rgb2[1]
.sym 110414 inside_char_tile2
.sym 110415 char_rgb2[0]
.sym 110416 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 110421 u_marco_rom.u_palette.index[3]
.sym 110422 u_marco_rom.u_palette.index[2]
.sym 110423 u_marco_rom.u_palette.index[1]
.sym 110424 u_marco_rom.u_palette.index[0]
.sym 110429 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 110433 char_rgb2[5]
.sym 110434 char_rgb2[4]
.sym 110435 char_rgb2[3]
.sym 110436 char_rgb2[2]
.sym 110438 u_marco_rom.u_palette.index[3]
.sym 110439 u_marco_rom.u_palette.index[2]
.sym 110440 u_marco_rom.u_palette.index[1]
.sym 110441 tile_rgb[5]
.sym 110442 char_rgb2[5]
.sym 110443 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 110444 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 110445 u_marco_rom.u_palette.index[3]
.sym 110446 u_marco_rom.u_palette.index[2]
.sym 110447 u_marco_rom.u_palette.index[1]
.sym 110448 u_marco_rom.u_palette.index[0]
.sym 110449 u_marco_rom.u_palette.index[3]
.sym 110450 u_marco_rom.u_palette.index[2]
.sym 110451 u_marco_rom.u_palette.index[1]
.sym 110452 u_marco_rom.u_palette.index[0]
.sym 110456 char_x1[8]
.sym 110457 u_marco_rom.u_palette.index[3]
.sym 110458 u_marco_rom.u_palette.index[2]
.sym 110459 u_marco_rom.u_palette.index[1]
.sym 110460 u_marco_rom.u_palette.index[0]
.sym 110464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2
.sym 110465 inside_char_tile_next_next1
.sym 110469 new_x1[8]
.sym 110477 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110481 inside_plt_tile_next_next
.sym 110503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 110504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110507 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 110508 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110511 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 110512 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110515 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 110516 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110519 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 110520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110523 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 110524 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 110528 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 110529 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 110530 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 110531 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110532 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 110534 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110535 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110536 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110538 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110539 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110540 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110542 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110543 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110544 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110546 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110547 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110548 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110550 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110551 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110552 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110554 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110555 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110556 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110558 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 110559 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 110560 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110562 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 110563 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 110564 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110566 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110567 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110568 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110570 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110571 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110572 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110573 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110574 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110575 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110576 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 110578 facing_right1
.sym 110579 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110580 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110581 facing_right1
.sym 110582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 110583 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 110584 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 110585 facing_right1
.sym 110586 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 110587 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 110588 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 110590 facing_right1
.sym 110591 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 110592 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110594 new_x1[0]
.sym 110598 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 110599 $PACKER_VCC_NET
.sym 110600 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 110602 new_x1[2]
.sym 110604 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110606 new_x1[3]
.sym 110607 $PACKER_VCC_NET
.sym 110608 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110610 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110611 $PACKER_VCC_NET
.sym 110612 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 110614 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110615 $PACKER_VCC_NET
.sym 110616 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110618 new_x1[6]
.sym 110619 $PACKER_VCC_NET
.sym 110620 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110622 new_x1[7]
.sym 110623 $PACKER_VCC_NET
.sym 110624 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110626 new_x1[8]
.sym 110627 $PACKER_VCC_NET
.sym 110628 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110630 new_x1[9]
.sym 110631 $PACKER_VCC_NET
.sym 110632 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 110633 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110634 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 110635 $PACKER_VCC_NET
.sym 110636 new_x1[0]
.sym 110638 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 110639 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110640 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110641 new_x1[9]
.sym 110642 new_x1[6]
.sym 110643 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110644 new_x1[3]
.sym 110645 new_x1[8]
.sym 110646 new_x1[7]
.sym 110647 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 110648 new_x1[2]
.sym 110650 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 110651 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 110652 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110656 new_x1[0]
.sym 110664 u_controller1.ctr[0]
.sym 110677 u_koopa_rom.mem.0.4_RDATA[0]
.sym 110678 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 110679 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 110680 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 110685 buttons1[1]
.sym 110686 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1[1]
.sym 110687 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2[1]
.sym 110688 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 110697 u_controller1.shift_reg[1]
.sym 110713 u_controller1.shift_reg[0]
.sym 110721 u_controller1.shift_reg[1]
.sym 110725 data1$SB_IO_IN
.sym 110729 u_controller1.shift_reg[0]
.sym 110741 u_controller1.NEScount[3]
.sym 110742 latch1_SB_LUT4_O_I3[0]
.sym 110743 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110744 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 110749 u_controller1.shift_reg[2]
.sym 110794 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 110795 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 110796 latch1$SB_IO_OUT
.sym 111202 next_row[2]
.sym 111206 next_row[3]
.sym 111210 next_row[4]
.sym 111211 $PACKER_VCC_NET
.sym 111214 next_row[5]
.sym 111218 next_row[6]
.sym 111222 next_row[7]
.sym 111226 next_row[8]
.sym 111230 next_row[9]
.sym 111231 $PACKER_VCC_NET
.sym 111236 $nextpnr_ICESTORM_LC_9$I3
.sym 111237 next_col[7]
.sym 111238 next_col[6]
.sym 111239 next_col[2]
.sym 111240 next_col[0]
.sym 111241 next_col[5]
.sym 111242 next_row[2]
.sym 111243 next_col[1]
.sym 111244 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111257 next_row[9]
.sym 111258 next_col[9]
.sym 111259 next_col[8]
.sym 111260 next_row[8]
.sym 111261 next_col[4]
.sym 111262 next_row[3]
.sym 111263 next_col[3]
.sym 111264 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 111266 next_col[7]
.sym 111270 next_col[8]
.sym 111271 $PACKER_VCC_NET
.sym 111274 next_col[9]
.sym 111280 $nextpnr_ICESTORM_LC_1$I3
.sym 111286 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111287 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111288 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 111290 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111291 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 111292 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 111298 next_row[1]
.sym 111302 next_row[2]
.sym 111303 $PACKER_VCC_NET
.sym 111306 next_row[3]
.sym 111310 next_row[4]
.sym 111311 $PACKER_VCC_NET
.sym 111314 next_row[5]
.sym 111318 next_row[6]
.sym 111322 next_row[7]
.sym 111326 next_row[8]
.sym 111330 next_row[9]
.sym 111331 $PACKER_VCC_NET
.sym 111335 vsync_SB_LUT4_O_I2
.sym 111336 vsync_SB_LUT4_O_I3
.sym 111361 tile_rgb[1]
.sym 111362 char_rgb2[1]
.sym 111363 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 111364 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 111370 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111371 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 111372 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 111373 inside_char_tile2_SB_LUT4_I1_O[0]
.sym 111374 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 111375 char_rgb2[0]
.sym 111376 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 111390 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 111391 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111392 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 111393 tile_rgb[3]
.sym 111394 char_rgb2[3]
.sym 111395 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 111396 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 111402 char_rgb1[4]
.sym 111403 inside_char_tile1
.sym 111404 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 111405 char_rgb2[4]
.sym 111406 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 111407 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 111408 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111409 char_rgb2[2]
.sym 111410 tile_rgb[2]
.sym 111411 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 111412 inside_char_tile1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 111414 char_rgb1[0]
.sym 111415 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111416 inside_char_tile1_SB_LUT4_I2_1_O[2]
.sym 111418 char_rgb1[5]
.sym 111419 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111420 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 111422 char_rgb1[2]
.sym 111423 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111424 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 111425 char_rgb1[5]
.sym 111426 char_rgb1[4]
.sym 111427 char_rgb1[3]
.sym 111428 char_rgb1[2]
.sym 111433 char_rgb1_SB_DFFSR_Q_D[2]
.sym 111443 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111444 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 111449 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 111453 char_rgb1[1]
.sym 111454 char_rgb1[0]
.sym 111455 inside_char_tile1
.sym 111456 inside_char_tile1_SB_LUT4_I2_1_I3[3]
.sym 111462 char_rgb1_SB_DFFSR_Q_D[0]
.sym 111463 char_rgb1_SB_DFFSR_Q_D[1]
.sym 111464 char_rgb1_SB_DFFSR_Q_D[2]
.sym 111466 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 111467 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 111468 char_rgb1_SB_DFFSR_Q_D[1]
.sym 111473 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 111474 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 111475 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111476 char_rgb1_SB_DFFSR_Q_D[0]
.sym 111478 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 111479 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 111480 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111481 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 111482 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111483 char_rgb1_SB_DFFSR_Q_D[0]
.sym 111484 char_rgb1_SB_DFFSR_Q_D[1]
.sym 111487 char_rgb1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 111488 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111515 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111516 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111523 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111524 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111528 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111531 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111532 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111536 u_koopa_rom.mem.0.4_RDATA_3_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 111539 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111540 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111542 facing_right1
.sym 111543 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 111544 u_koopa_rom.mem.0.0_RDATA_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 111547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111548 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111551 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111554 new_x1[0]
.sym 111559 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 111562 $PACKER_VCC_NET
.sym 111563 new_x1[2]
.sym 111564 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 111567 new_x1[3]
.sym 111568 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 111571 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111572 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 111575 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111576 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111579 new_x1[6]
.sym 111580 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 111583 new_x1[7]
.sym 111584 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 111587 new_x1[8]
.sym 111588 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111589 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 111590 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 111591 new_x1[9]
.sym 111592 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 111598 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 111599 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 111600 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 111602 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 111603 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 111604 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 111606 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 111607 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 111608 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 111610 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 111611 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 111612 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 111614 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 111615 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 111616 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 111618 u_controller1.ctr[0]
.sym 111623 u_controller1.ctr[1]
.sym 111624 u_controller1.ctr[0]
.sym 111627 u_controller1.ctr[2]
.sym 111628 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 111631 u_controller1.ctr[3]
.sym 111632 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 111635 u_controller1.ctr[4]
.sym 111636 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 111639 u_controller1.ctr[5]
.sym 111640 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 111643 u_controller1.ctr[6]
.sym 111644 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 111647 u_controller1.ctr[7]
.sym 111648 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 111651 latch1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111652 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111655 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111656 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 111659 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111660 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 111663 latch1_SB_LUT4_O_I3[0]
.sym 111664 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 111667 u_controller1.NEScount[3]
.sym 111668 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 111671 u_controller1.NEScount[4]
.sym 111672 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 111675 u_controller1.NEScount[5]
.sym 111676 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 111679 u_controller1.NEScount[6]
.sym 111680 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 111683 u_controller1.NEScount[7]
.sym 111684 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 111687 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111688 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 111691 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111692 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111693 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111694 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111695 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 111696 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 111698 latch1_SB_LUT4_O_I3[0]
.sym 111699 latch1_SB_LUT4_O_I3[1]
.sym 111700 latch1_SB_LUT4_O_I3[2]
.sym 111703 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111704 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111705 u_controller1.NEScount[7]
.sym 111706 u_controller1.NEScount[6]
.sym 111707 u_controller1.NEScount[5]
.sym 111708 u_controller1.NEScount[4]
.sym 111710 u_controller1.NEScount[3]
.sym 111711 latch1_SB_LUT4_O_I3[0]
.sym 111712 latch1_SB_LUT4_O_I3[2]
.sym 112186 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 112187 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 112188 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 112194 next_col[4]
.sym 112198 next_col[5]
.sym 112199 $PACKER_VCC_NET
.sym 112202 next_col[6]
.sym 112203 $PACKER_VCC_NET
.sym 112206 next_col[7]
.sym 112210 next_col[8]
.sym 112211 $PACKER_VCC_NET
.sym 112214 next_col[9]
.sym 112220 $nextpnr_ICESTORM_LC_13$I3
.sym 112226 next_col[4]
.sym 112230 next_col[5]
.sym 112234 next_col[6]
.sym 112238 next_col[7]
.sym 112242 next_col[8]
.sym 112243 $PACKER_VCC_NET
.sym 112246 next_col[9]
.sym 112251 hsync_SB_LUT4_O_I2
.sym 112252 hsync_SB_LUT4_O_I3
.sym 112258 next_row[5]
.sym 112262 next_row[6]
.sym 112266 next_row[7]
.sym 112270 next_row[8]
.sym 112274 next_row[9]
.sym 112275 $PACKER_VCC_NET
.sym 112278 $PACKER_VCC_NET
.sym 112280 $nextpnr_ICESTORM_LC_3$I3
.sym 112282 final_rgb[5]
.sym 112283 rgb_SB_LUT4_O_I2
.sym 112284 $nextpnr_ICESTORM_LC_3$COUT
.sym 112358 final_rgb[4]
.sym 112359 rgb_SB_LUT4_O_I2
.sym 112360 rgb_SB_LUT4_O_I3
.sym 112374 final_rgb[2]
.sym 112375 rgb_SB_LUT4_O_I2
.sym 112376 rgb_SB_LUT4_O_I3
.sym 112386 final_rgb[1]
.sym 112387 rgb_SB_LUT4_O_I2
.sym 112388 rgb_SB_LUT4_O_I3
.sym 112394 final_rgb[0]
.sym 112395 rgb_SB_LUT4_O_I2
.sym 112396 rgb_SB_LUT4_O_I3
.sym 112402 char_rgb1[3]
.sym 112403 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 112404 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 112406 char_rgb1[1]
.sym 112407 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 112408 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 112410 final_rgb[3]
.sym 112411 rgb_SB_LUT4_O_I2
.sym 112412 rgb_SB_LUT4_O_I3
.sym 112514 new_x1[2]
.sym 112518 new_x1[3]
.sym 112519 $PACKER_VCC_NET
.sym 112522 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112523 $PACKER_VCC_NET
.sym 112524 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112526 new_y1_SB_DFFSR_Q_D_SB_CARRY_I1_CO_SB_CARRY_I0_CO_SB_LUT4_I3_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112530 new_x1[6]
.sym 112531 $PACKER_VCC_NET
.sym 112534 new_x1[7]
.sym 112538 new_x1[8]
.sym 112542 new_x1[9]
.sym 112543 $PACKER_VCC_NET
.sym 112548 $nextpnr_ICESTORM_LC_25$I3
.sym 112642 u_controller1.NEScount[3]
.sym 112646 u_controller1.NEScount[4]
.sym 112647 $PACKER_VCC_NET
.sym 112650 u_controller1.NEScount[5]
.sym 112651 $PACKER_VCC_NET
.sym 112654 u_controller1.NEScount[6]
.sym 112655 $PACKER_VCC_NET
.sym 112658 u_controller1.NEScount[7]
.sym 112659 $PACKER_VCC_NET
.sym 112662 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 112663 $PACKER_VCC_NET
.sym 112666 latch1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 112667 $PACKER_VCC_NET
.sym 112672 $nextpnr_ICESTORM_LC_18$I3
.sym 118902 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 118903 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 118904 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 118906 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 118907 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 118908 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 119030 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119031 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 119032 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 119034 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119035 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119036 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119078 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119079 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[11]
.sym 119080 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[11]
.sym 119094 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119095 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 119096 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
