/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2019 Realtek Semiconductor Corp.
 */

#ifndef _SYS_REG_H_INCLUDED_
#define _SYS_REG_H_INCLUDED_

#define SYS_PLL_HDMI                                                                 0x190
#define SYS_PLL_HDMI_reg_addr                                                        "0x98000190"
#define SYS_PLL_HDMI_reg                                                             0x98000190
#define SYS_PLL_HDMI_REG_MUX_PLLTMDS_shift                                           (31)
#define SYS_PLL_HDMI_REG_MUX_PLLTMDS_mask                                            (0x80000000)
#define SYS_PLL_HDMI_REG_MUX_PLLTMDS(data)                                           (0x80000000&((data)<<31))
#define SYS_PLL_HDMI_REG_MUX_PLLTMDS_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_get_REG_MUX_PLLTMDS(data)                                       ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_REG_PLLTMDS_POW_594M_shift                                      (30)
#define SYS_PLL_HDMI_REG_PLLTMDS_POW_594M_mask                                       (0x40000000)
#define SYS_PLL_HDMI_REG_PLLTMDS_POW_594M(data)                                      (0x40000000&((data)<<30))
#define SYS_PLL_HDMI_REG_PLLTMDS_POW_594M_src(data)                                  ((0x40000000&(data))>>30)
#define SYS_PLL_HDMI_get_REG_PLLTMDS_POW_594M(data)                                  ((0x40000000&(data))>>30)
#define SYS_PLL_HDMI_REG_POW_594M_shift                                              (29)
#define SYS_PLL_HDMI_REG_POW_594M_mask                                               (0x20000000)
#define SYS_PLL_HDMI_REG_POW_594M(data)                                              (0x20000000&((data)<<29))
#define SYS_PLL_HDMI_REG_POW_594M_src(data)                                          ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_get_REG_POW_594M(data)                                          ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_REG_PRE_DRIVER_shift                                            (28)
#define SYS_PLL_HDMI_REG_PRE_DRIVER_mask                                             (0x10000000)
#define SYS_PLL_HDMI_REG_PRE_DRIVER(data)                                            (0x10000000&((data)<<28))
#define SYS_PLL_HDMI_REG_PRE_DRIVER_src(data)                                        ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_get_REG_PRE_DRIVER(data)                                        ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_REG_PLLDISP_EXT_LDO_LV_shift                                    (23)
#define SYS_PLL_HDMI_REG_PLLDISP_EXT_LDO_LV_mask                                     (0x800000)
#define SYS_PLL_HDMI_REG_PLLDISP_EXT_LDO_LV(data)                                    (0x800000&((data)<<23))
#define SYS_PLL_HDMI_REG_PLLDISP_EXT_LDO_LV_src(data)                                ((0x800000&(data))>>23)
#define SYS_PLL_HDMI_get_REG_PLLDISP_EXT_LDO_LV(data)                                ((0x800000&(data))>>23)
#define SYS_PLL_HDMI_REG_PLL_CAPSEL_VTOI_shift                                       (19)
#define SYS_PLL_HDMI_REG_PLL_CAPSEL_VTOI_mask                                        (0x780000)
#define SYS_PLL_HDMI_REG_PLL_CAPSEL_VTOI(data)                                       (0x780000&((data)<<19))
#define SYS_PLL_HDMI_REG_PLL_CAPSEL_VTOI_src(data)                                   ((0x780000&(data))>>19)
#define SYS_PLL_HDMI_get_REG_PLL_CAPSEL_VTOI(data)                                   ((0x780000&(data))>>19)
#define SYS_PLL_HDMI_REG_PLL_SEL_DUAL_R_shift                                        (17)
#define SYS_PLL_HDMI_REG_PLL_SEL_DUAL_R_mask                                         (0x60000)
#define SYS_PLL_HDMI_REG_PLL_SEL_DUAL_R(data)                                        (0x60000&((data)<<17))
#define SYS_PLL_HDMI_REG_PLL_SEL_DUAL_R_src(data)                                    ((0x60000&(data))>>17)
#define SYS_PLL_HDMI_get_REG_PLL_SEL_DUAL_R(data)                                    ((0x60000&(data))>>17)
#define SYS_PLL_HDMI_REG_PLL_KVCO_RES_shift                                          (15)
#define SYS_PLL_HDMI_REG_PLL_KVCO_RES_mask                                           (0x18000)
#define SYS_PLL_HDMI_REG_PLL_KVCO_RES(data)                                          (0x18000&((data)<<15))
#define SYS_PLL_HDMI_REG_PLL_KVCO_RES_src(data)                                      ((0x18000&(data))>>15)
#define SYS_PLL_HDMI_get_REG_PLL_KVCO_RES(data)                                      ((0x18000&(data))>>15)
#define SYS_PLL_HDMI_REG_PLL_VSET_SEL_shift                                          (14)
#define SYS_PLL_HDMI_REG_PLL_VSET_SEL_mask                                           (0x4000)
#define SYS_PLL_HDMI_REG_PLL_VSET_SEL(data)                                          (0x4000&((data)<<14))
#define SYS_PLL_HDMI_REG_PLL_VSET_SEL_src(data)                                      ((0x4000&(data))>>14)
#define SYS_PLL_HDMI_get_REG_PLL_VSET_SEL(data)                                      ((0x4000&(data))>>14)
#define SYS_PLL_HDMI_REG_PLL_LDO_POW_shift                                           (13)
#define SYS_PLL_HDMI_REG_PLL_LDO_POW_mask                                            (0x2000)
#define SYS_PLL_HDMI_REG_PLL_LDO_POW(data)                                           (0x2000&((data)<<13))
#define SYS_PLL_HDMI_REG_PLL_LDO_POW_src(data)                                       ((0x2000&(data))>>13)
#define SYS_PLL_HDMI_get_REG_PLL_LDO_POW(data)                                       ((0x2000&(data))>>13)
#define SYS_PLL_HDMI_REG_PLL_BPS_M3_shift                                            (12)
#define SYS_PLL_HDMI_REG_PLL_BPS_M3_mask                                             (0x1000)
#define SYS_PLL_HDMI_REG_PLL_BPS_M3(data)                                            (0x1000&((data)<<12))
#define SYS_PLL_HDMI_REG_PLL_BPS_M3_src(data)                                        ((0x1000&(data))>>12)
#define SYS_PLL_HDMI_get_REG_PLL_BPS_M3(data)                                        ((0x1000&(data))>>12)
#define SYS_PLL_HDMI_REG_P2S_CKIN_SEL_shift                                          (10)
#define SYS_PLL_HDMI_REG_P2S_CKIN_SEL_mask                                           (0xc00)
#define SYS_PLL_HDMI_REG_P2S_CKIN_SEL(data)                                          (0xc00&((data)<<10))
#define SYS_PLL_HDMI_REG_P2S_CKIN_SEL_src(data)                                      ((0xc00&(data))>>10)
#define SYS_PLL_HDMI_get_REG_P2S_CKIN_SEL(data)                                      ((0xc00&(data))>>10)
#define SYS_PLL_HDMI_REG_P2S_DIV2_shift                                              (9)
#define SYS_PLL_HDMI_REG_P2S_DIV2_mask                                               (0x200)
#define SYS_PLL_HDMI_REG_P2S_DIV2(data)                                              (0x200&((data)<<9))
#define SYS_PLL_HDMI_REG_P2S_DIV2_src(data)                                          ((0x200&(data))>>9)
#define SYS_PLL_HDMI_get_REG_P2S_DIV2(data)                                          ((0x200&(data))>>9)
#define SYS_PLL_HDMI_PLLDISP_OEB_shift                                               (8)
#define SYS_PLL_HDMI_PLLDISP_OEB_mask                                                (0x00000100)
#define SYS_PLL_HDMI_PLLDISP_OEB(data)                                               (0x00000100&((data)<<8))
#define SYS_PLL_HDMI_get_PLLDISP_OEB(data)                                           ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_PLLDISP_VCORSTB_shift                                           (7)
#define SYS_PLL_HDMI_PLLDISP_VCORSTB_mask                                            (0x00000080)
#define SYS_PLL_HDMI_PLLDISP_VCORSTB(data)                                           (0x00000080&((data)<<7))
#define SYS_PLL_HDMI_get_PLLDISP_VCORSTB(data)                                       ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN_shift                                       (6)
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN_mask                                        (0x00000040)
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN(data)                                       (0x00000040&((data)<<6))
#define SYS_PLL_HDMI_get_REG_PLL_MHL3_DIV_EN(data)                                   ((0x00000040&(data))>>6)
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB_shift                                          (5)
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB_mask                                           (0x00000020)
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB(data)                                          (0x00000020&((data)<<5))
#define SYS_PLL_HDMI_get_REG_PLLDISP_RSTB(data)                                      ((0x00000020&(data))>>5)
#define SYS_PLL_HDMI_REG_PLLDISP_POW_shift                                           (4)
#define SYS_PLL_HDMI_REG_PLLDISP_POW_mask                                            (0x00000010)
#define SYS_PLL_HDMI_REG_PLLDISP_POW(data)                                           (0x00000010&((data)<<4))
#define SYS_PLL_HDMI_get_REG_PLLDISP_POW(data)                                       ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_REG_TMDS_POW_shift                                              (3)
#define SYS_PLL_HDMI_REG_TMDS_POW_mask                                               (0x00000008)
#define SYS_PLL_HDMI_REG_TMDS_POW(data)                                              (0x00000008&((data)<<3))
#define SYS_PLL_HDMI_get_REG_TMDS_POW(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_REG_PLL_RSTB_shift                                              (2)
#define SYS_PLL_HDMI_REG_PLL_RSTB_mask                                               (0x00000004)
#define SYS_PLL_HDMI_REG_PLL_RSTB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_HDMI_get_REG_PLL_RSTB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_REG_PLL_POW_shift                                               (1)
#define SYS_PLL_HDMI_REG_PLL_POW_mask                                                (0x00000002)
#define SYS_PLL_HDMI_REG_PLL_POW(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_HDMI_get_REG_PLL_POW(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_REG_HDMI_CK_EN_shift                                            (0)
#define SYS_PLL_HDMI_REG_HDMI_CK_EN_mask                                             (0x00000001)
#define SYS_PLL_HDMI_REG_HDMI_CK_EN(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_get_REG_HDMI_CK_EN(data)                                        ((0x00000001&(data))>>0)

#define SYS_PLL_HDMI2                                                                0x0194
#define SYS_PLL_HDMI2_reg_addr                                                       "0x98000194"
#define SYS_PLL_HDMI2_reg                                                            0x98000194
#define SYS_PLL_HDMI3                                                                0x0198
#define SYS_PLL_HDMI3_reg_addr                                                       "0x98000198"
#define SYS_PLL_HDMI3_reg                                                            0x98000198
#define SYS_PLL_HDMI4                                                                0x019c
#define SYS_PLL_HDMI4_reg_addr                                                       "0x9800019c"
#define SYS_PLL_HDMI4_reg                                                            0x9800019c


#define SYS_PLL_HDMI_SD1                                                             0x0204
#define SYS_PLL_HDMI_SD1_reg_addr                                                    "0x98000204"
#define SYS_PLL_HDMI_SD1_reg                                                         0x98000204

#define SYS_PLL_HDMI_SD2                                                             0x0208
#define SYS_PLL_HDMI_SD2_reg_addr                                                    "0x98000208"
#define SYS_PLL_HDMI_SD2_reg                                                         0x98000208

#define SYS_PLL_HDMI_SD3                                                             0x0210
#define SYS_PLL_HDMI_SD3_reg_addr                                                    "0x98000210"
#define SYS_PLL_HDMI_SD3_reg                                                         0x98000210

#define SYS_PLL_HDMI_SD4                                                             0x021c
#define SYS_PLL_HDMI_SD4_reg_addr                                                    "0x9800021c"
#define SYS_PLL_HDMI_SD4_reg                                                         0x9800021c

#define SYS_PLL_HDMI_SD5                                                             0x0220
#define SYS_PLL_HDMI_SD5_reg_addr                                                    "0x98000220"
#define SYS_PLL_HDMI_SD5_reg                                                         0x98000220

#define SYS_PLL_HDMITX2P1_SD1                                                        0x0654
#define SYS_PLL_HDMITX2P1_SD1_reg_addr                                               "0x98000654"
#define SYS_PLL_HDMITX2P1_SD1_reg                                                    0x98000654
#define SYS_PLL_HDMITX2P1_SD1_fcode_shift                                            (8)
#define SYS_PLL_HDMITX2P1_SD1_fcode_mask                                             (0x7ff00)
#define SYS_PLL_HDMITX2P1_SD1_fcode(data)                                            (0x7ff00&((data)<<8))
#define SYS_PLL_HDMITX2P1_SD1_fcode_src(data)                                        ((0x7ff00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD1_get_fcode(data)                                        ((0x7ff00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD1_ncode_shift                                            (0)
#define SYS_PLL_HDMITX2P1_SD1_ncode_mask                                             (0xff)
#define SYS_PLL_HDMITX2P1_SD1_ncode(data)                                            (0xff&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD1_ncode_src(data)                                        ((0xff&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD1_get_ncode(data)                                        ((0xff&(data))>>0)

#define SYS_PLL_HDMITX2P1_SD2                                                        0x0658
#define SYS_PLL_HDMITX2P1_SD2_reg_addr                                               "0x98000658"
#define SYS_PLL_HDMITX2P1_SD2_reg                                                    0x98000658
#define SYS_PLL_HDMITX2P1_SD2_oc_en_shift                                            (0)
#define SYS_PLL_HDMITX2P1_SD2_oc_en_mask                                             (0x1)
#define SYS_PLL_HDMITX2P1_SD2_oc_en(data)                                            (0x1&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD2_oc_en_src(data)                                        ((0x1&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD2_get_oc_en(data)                                        ((0x1&(data))>>0)

#define SYS_PLL_HDMITX2P1_SD4                                                        0x0660
#define SYS_PLL_HDMITX2P1_SD4_reg_addr                                               "0x98000660"
#define SYS_PLL_HDMITX2P1_SD4_reg                                                    0x98000660

#define SYS_PLL_HDMITX2P1_SD5                                                        0x0664
#define SYS_PLL_HDMITX2P1_SD5_reg_addr                                               "0x98000664"
#define SYS_PLL_HDMITX2P1_SD5_reg                                                    0x98000664
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX_shift                                      (23)
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX_mask                                       (0x800000)
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX(data)                                      (0x800000&((data)<<23))
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX_src(data)                                  ((0x800000&(data))>>23)
#define SYS_PLL_HDMITX2P1_SD5_get_RSTB_HDMITX(data)                                  ((0x800000&(data))>>23)
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst_shift                                    (22)
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst_mask                                     (0x400000)
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst(data)                                    (0x400000&((data)<<22))
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst_src(data)                                ((0x400000&(data))>>22)
#define SYS_PLL_HDMITX2P1_SD5_get_gran_auto_rst(data)                                ((0x400000&(data))>>22)
#define SYS_PLL_HDMITX2P1_SD5_dot_gran_shift                                         (19)
#define SYS_PLL_HDMITX2P1_SD5_dot_gran_mask                                          (0x380000)
#define SYS_PLL_HDMITX2P1_SD5_dot_gran(data)                                         (0x380000&((data)<<19))
#define SYS_PLL_HDMITX2P1_SD5_dot_gran_src(data)                                     ((0x380000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD5_get_dot_gran(data)                                     ((0x380000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD5_gran_est_shift                                         (0)
#define SYS_PLL_HDMITX2P1_SD5_gran_est_mask                                          (0x7ffff)
#define SYS_PLL_HDMITX2P1_SD5_gran_est(data)                                         (0x7ffff&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD5_gran_est_src(data)                                     ((0x7ffff&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD5_get_gran_est(data)                                     ((0x7ffff&(data))>>0)

#define SYS_PLL_HDMI_LDO1                                                            0x0230
#define SYS_PLL_HDMI_LDO1_reg_addr                                                   "0x98000230"
#define SYS_PLL_HDMI_LDO1_reg                                                        0x98000230

#define SYS_PLL_HDMI_LDO2                                                            0x0234
#define SYS_PLL_HDMI_LDO2_reg_addr                                                   "0x98000234"
#define SYS_PLL_HDMI_LDO2_reg                                                        0x98000234
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC_shift                                       (26)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC_mask                                        (0x3c000000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC(data)                                       (0x3c000000&((data)<<26))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC_src(data)                                   ((0x3c000000&(data))>>26)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_RSELC(data)                                   ((0x3c000000&(data))>>26)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB_shift                                       (22)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB_mask                                        (0x3c00000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB(data)                                       (0x3c00000&((data)<<22))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB_src(data)                                   ((0x3c00000&(data))>>22)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_RSELB(data)                                   ((0x3c00000&(data))>>22)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA_shift                                       (18)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA_mask                                        (0x3c0000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA(data)                                       (0x3c0000&((data)<<18))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA_src(data)                                   ((0x3c0000&(data))>>18)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_RSELA(data)                                   ((0x3c0000&(data))>>18)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK_shift                                        (3)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK_mask                                         (0x8)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK(data)                                        (0x8&((data)<<3))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK_src(data)                                    ((0x8&(data))>>3)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMCK(data)                                    ((0x8&(data))>>3)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC_shift                                         (2)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC_mask                                          (0x4)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC(data)                                         (0x4&((data)<<2))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC_src(data)                                     ((0x4&(data))>>2)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMC(data)                                     ((0x4&(data))>>2)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB_shift                                         (1)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB_mask                                          (0x2)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB(data)                                         (0x2&((data)<<1))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB_src(data)                                     ((0x2&(data))>>1)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMB(data)                                     ((0x2&(data))>>1)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA_shift                                         (0)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA_mask                                          (0x1)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA(data)                                         (0x1&((data)<<0))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA_src(data)                                     ((0x1&(data))>>0)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMA(data)                                     ((0x1&(data))>>0)

#define SYS_PLL_HDMI_LDO3                                                            0x0238
#define SYS_PLL_HDMI_LDO3_reg_addr                                                   "0x98000238"
#define SYS_PLL_HDMI_LDO3_reg                                                        0x98000238
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK_shift                                      (23)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK_mask                                       (0xf800000)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK(data)                                      (0xf800000&((data)<<23))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK_src(data)                                  ((0xf800000&(data))>>23)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVCK(data)                                  ((0xf800000&(data))>>23)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC_shift                                       (18)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC_mask                                        (0x7c0000)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC(data)                                       (0x7c0000&((data)<<18))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC_src(data)                                   ((0x7c0000&(data))>>18)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVC(data)                                   ((0x7c0000&(data))>>18)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB_shift                                       (13)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB_mask                                        (0x3e000)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB(data)                                       (0x3e000&((data)<<13))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB_src(data)                                   ((0x3e000&(data))>>13)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVB(data)                                   ((0x3e000&(data))>>13)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA_shift                                       (8)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA_mask                                        (0x1f00)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA(data)                                       (0x1f00&((data)<<8))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA_src(data)                                   ((0x1f00&(data))>>8)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVA(data)                                   ((0x1f00&(data))>>8)

#define SYS_PLL_HDMI_LDO4                                                            0x023c
#define SYS_PLL_HDMI_LDO4_reg_addr                                                   "0x9800023c"
#define SYS_PLL_HDMI_LDO4_reg                                                        0x9800023c
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK_shift                                       (15)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK_mask                                        (0xf8000)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK(data)                                       (0xf8000&((data)<<15))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK_src(data)                                   ((0xf8000&(data))>>15)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMCK(data)                                   ((0xf8000&(data))>>15)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC_shift                                        (10)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC_mask                                         (0x7c00)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC(data)                                        (0x7c00&((data)<<10))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC_src(data)                                    ((0x7c00&(data))>>10)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMC(data)                                    ((0x7c00&(data))>>10)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB_shift                                        (5)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB_mask                                         (0x3e0)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB(data)                                        (0x3e0&((data)<<5))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB_src(data)                                    ((0x3e0&(data))>>5)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMB(data)                                    ((0x3e0&(data))>>5)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA_shift                                        (0)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA_mask                                         (0x1f)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA(data)                                        (0x1f&((data)<<0))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA_src(data)                                    ((0x1f&(data))>>0)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMA(data)                                    ((0x1f&(data))>>0)

#define SYS_PLL_HDMI_LDO5                                                            0x0240
#define SYS_PLL_HDMI_LDO5_reg_addr                                                   "0x98000240"
#define SYS_PLL_HDMI_LDO5_reg                                                        0x98000240

#define SYS_PLL_HDMI_LDO6                                                            0x0244
#define SYS_PLL_HDMI_LDO6_reg_addr                                                   "0x98000244"
#define SYS_PLL_HDMI_LDO6_reg                                                        0x98000244
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO_shift                                         (29)
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO_mask                                          (0x20000000)
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO(data)                                         (0x20000000&((data)<<29))
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO_src(data)                                     ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO6_get_REG_PLL_KVCO(data)                                     ((0x20000000&(data))>>29)

#define SYS_PLL_HDMI_LDO7                                                            0x0248
#define SYS_PLL_HDMI_LDO7_reg_addr                                                   "0x98000248"
#define SYS_PLL_HDMI_LDO7_reg                                                        0x98000248
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK_shift                                    (25)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK_mask                                     (0x1e000000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK(data)                                    (0x1e000000&((data)<<25))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK_src(data)                                ((0x1e000000&(data))>>25)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPRECK(data)                                ((0x1e000000&(data))>>25)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC_shift                                     (20)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC_mask                                      (0xf00000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC(data)                                     (0xf00000&((data)<<20))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC_src(data)                                 ((0xf00000&(data))>>20)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPREC(data)                                 ((0xf00000&(data))>>20)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB_shift                                     (16)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB_mask                                      (0xf0000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB(data)                                     (0xf0000&((data)<<16))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB_src(data)                                 ((0xf0000&(data))>>16)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPREB(data)                                 ((0xf0000&(data))>>16)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA_shift                                     (12)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA_mask                                      (0xf000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA(data)                                     (0xf000&((data)<<12))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA_src(data)                                 ((0xf000&(data))>>12)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPREA(data)                                 ((0xf000&(data))>>12)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK_shift                                     (11)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK_mask                                      (0x800)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK(data)                                     (0x800&((data)<<11))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK_src(data)                                 ((0x800&(data))>>11)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPRECK(data)                                 ((0x800&(data))>>11)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC_shift                                      (10)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC_mask                                       (0x400)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC(data)                                      (0x400&((data)<<10))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC_src(data)                                  ((0x400&(data))>>10)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPREC(data)                                  ((0x400&(data))>>10)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB_shift                                      (9)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB_mask                                       (0x200)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB(data)                                      (0x200&((data)<<9))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB_src(data)                                  ((0x200&(data))>>9)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPREB(data)                                  ((0x200&(data))>>9)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA_shift                                      (8)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA_mask                                       (0x100)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA(data)                                      (0x100&((data)<<8))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA_src(data)                                  ((0x100&(data))>>8)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPREA(data)                                  ((0x100&(data))>>8)

#define SYS_PLL_HDMI_LDO8                                                            0x024c
#define SYS_PLL_HDMI_LDO8_reg_addr                                                   "0x9800024c"
#define SYS_PLL_HDMI_LDO8_reg                                                        0x9800024c
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM_shift                                     (6)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM_mask                                      (0xfc0)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM(data)                                     (0xfc0&((data)<<6))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM_src(data)                                 ((0xfc0&(data))>>6)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_IPDRVEM(data)                                 ((0xfc0&(data))>>6)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV_shift                                       (0)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV_mask                                        (0x3f)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV(data)                                       (0x3f&((data)<<0))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV_src(data)                                   ((0x3f&(data))>>0)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_IPDRV(data)                                   ((0x3f&(data))>>0)

#define SYS_PLL_HDMI_LDO10                                                            0x025c
#define SYS_PLL_HDMI_LDO10_reg_addr                                                   "0x9800025c"
#define SYS_PLL_HDMI_LDO10_reg                                                        0x9800025c
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK_shift                                (18)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK_mask                                 (0xfc0000)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK(data)                                (0xfc0000&((data)<<18))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK_src(data)                            ((0xfc0000&(data))>>18)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVEMPRECK(data)                            ((0xfc0000&(data))>>18)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK_shift                                   (12)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK_mask                                    (0x3f000)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK(data)                                   (0x3f000&((data)<<12))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK_src(data)                               ((0x3f000&(data))>>12)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVEMCK(data)                               ((0x3f000&(data))>>12)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK_shift                                     (6)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK_mask                                      (0xfc0)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK(data)                                     (0xfc0&((data)<<6))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK_src(data)                                 ((0xfc0&(data))>>6)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVCK(data)                                 ((0xfc0&(data))>>6)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE_shift                                  (0)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE_mask                                   (0x3f)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE(data)                                  (0x3f&((data)<<0))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE_src(data)                              ((0x3f&(data))>>0)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVEMPRE(data)                              ((0x3f&(data))>>0)

#define SYS_PLL_HDMI_LDO11                                                            0x026c
#define SYS_PLL_HDMI_LDO11_reg_addr                                                   "0x9800026c"
#define SYS_PLL_HDMI_LDO11_reg                                                        0x9800026c

#define SYS_PLL_HDMI_LDO9                                                             0x0268
#define SYS_PLL_HDMI_LDO9_reg_addr                                                    "0x98000268"
#define SYS_PLL_HDMI_LDO9_reg                                                         0x98000268
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK_shift                                       (24)
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK_mask                                        (0xf000000)
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK(data)                                       (0xf000000&((data)<<24))
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK_src(data)                                   ((0xf000000&(data))>>24)
#define SYS_PLL_HDMI_LDO9_get_REG_TMDS_RSELCK(data)                                   ((0xf000000&(data))>>24)
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_RXONS_SENSE_shift                        (6)
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_RXONS_SENSE_mask                         (0x00000040)
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_RXONS_SENSE(data)                        (0x00000040&((data)<<6))
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_RXONS_SENSE_src(data)                    ((0x00000040&(data))>>6)
#define SYS_PLL_HDMI_LDO9_get_REG_HDMITX_RESERVE_RXONS_SENSE(data)                    ((0x00000040&(data))>>6)
/* eDP */
#define SYS_CLOCK_ENABLE8				0x00b0
#define SYS_CLOCK_ENABLE8_write_en16_shift						(31)
#define SYS_CLOCK_ENABLE8_write_en16_mask						(0x80000000)
#define SYS_CLOCK_ENABLE8_write_en16(data)						(0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE8_clk_en_dptx_pxl_shift					(30)
#define SYS_CLOCK_ENABLE8_clk_en_dptx_pxl_mask					(0x40000000)
#define SYS_CLOCK_ENABLE8_clk_en_dptx_pxl(data)					(0x40000000&((data)<<30))

#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0	0x0980
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Fcode_t_shift				(16)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Fcode_t_mask				(0x7ff0000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Fcode_t(data)				(0x7ff0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Oc_step_set_shift			(4)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Oc_step_set_mask			(0x3ff0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Oc_step_set(data)			(0x3ff0&((data)<<4))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Oc_en_shift				(0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Oc_en_mask					(0x1)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL0_Oc_en(data)				(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1	0x0984
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Oc_done_delay_shift		(16)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Oc_done_delay_mask			(0x3f0000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Oc_done_delay(data)		(0x3f0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Hs_oc_stop_diff_shift		(12)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Hs_oc_stop_diff_mask		(0x3000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Hs_oc_stop_diff(data)		(0x3000&((data)<<12))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Sel_oc_mode_shift			(8)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Sel_oc_mode_mask			(0x300)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL1_Sel_oc_mode(data)			(0x300&((data)<<8))

#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2	0x0988
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_En_pi_debug_shift			(2)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_En_pi_debug_mask			(0x4)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_En_pi_debug(data)			(0x4&((data)<<2))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_Sdm_order_shift			(1)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_Sdm_order_mask				(0x2)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_Sdm_order(data)			(0x2&((data)<<1))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_Bypass_pi_shift			(0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_Bypass_pi_mask				(0x1)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL2_Bypass_pi(data)			(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3	0x098c
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Ncode_t_shift				(24)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Ncode_t_mask				(0xff000000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Ncode_t(data)				(0xff000000&((data)<<24))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Ncode_ssc_shift			(16)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Ncode_ssc_mask				(0xff0000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Ncode_ssc(data)			(0xff0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Fcode_ssc_shift			(0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Fcode_ssc_mask				(0x7ff)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL3_Fcode_ssc(data)			(0x7ff&((data)<<0))

#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4	0x0990
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Gran_auto_rst_shift		(28)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Gran_auto_rst_mask			(0x10000000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Gran_auto_rst(data)		(0x10000000&((data)<<28))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Dot_gran_shift				(24)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Dot_gran_mask				(0x7000000)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Dot_gran(data)				(0x7000000&((data)<<24))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Gran_est_shift				(4)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Gran_est_mask				(0x7ffff0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_Gran_est(data)				(0x7ffff0&((data)<<4))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_En_ssc_shift				(0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_En_ssc_mask				(0x1)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL4_En_ssc(data)				(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6	0x0998
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6_DPLL_SSC_RSTB_shift		(4)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6_DPLL_SSC_RSTB_mask			(0x10)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6_DPLL_SSC_RSTB(data)		(0x10&((data)<<4))
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6_DPLL_SSC_INV_shift			(0)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6_DPLL_SSC_INV_mask			(0x1)
#define SYS_DPLL_SSC_DIG_EDPTX_CTRL6_DPLL_SSC_INV(data)			(0x1&((data)<<0))

#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0	0x099c
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time_rdy_ckout_shift		(30)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time_rdy_ckout_mask		(0xc0000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time_rdy_ckout(data)		(0xc0000000&((data)<<30))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time2_rst_width_shift		(28)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time2_rst_width_mask		(0x30000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time2_rst_width(data)		(0x30000000&((data)<<28))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_pcr_rst_n_shift			(27)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_pcr_rst_n_mask			(0x8000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_pcr_rst_n(data)			(0x8000000&((data)<<27))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time0_ck_shift			(24)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time0_ck_mask				(0x7000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_time0_ck(data)			(0x7000000&((data)<<24))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_f390k_shift				(22)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_f390k_mask				(0xc00000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_f390k(data)				(0xc00000&((data)<<22))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_pll_en_shift				(21)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_pll_en_mask				(0x200000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_pll_en(data)				(0x200000&((data)<<21))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_en_wdog_shift				(20)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_en_wdog_mask				(0x100000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_en_wdog(data)				(0x100000&((data)<<20))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_ssc_ckinv_shift			(19)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_ssc_ckinv_mask			(0x80000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_ssc_ckinv(data)			(0x80000&((data)<<19))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_fcode_shift				(8)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_fcode_mask				(0x7ff00)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_fcode(data)				(0x7ff00&((data)<<8))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_ncode_shift				(0)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_ncode_mask				(0xff)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL0_ncode(data)				(0xff&((data)<<0))

#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1	0x09a0
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_bypass_pi_shift			(31)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_bypass_pi_mask			(0x80000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_bypass_pi(data)			(0x80000000&((data)<<31))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_en_pi_debug_shift			(30)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_en_pi_debug_mask			(0x40000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_en_pi_debug(data)			(0x40000000&((data)<<30))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_hs_oc_stop_diff_shift		(28)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_hs_oc_stop_diff_mask		(0x30000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_hs_oc_stop_diff(data)		(0x30000000&((data)<<28))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_sel_oc_mode_shift			(24)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_sel_oc_mode_mask			(0x3000000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_sel_oc_mode(data)			(0x3000000&((data)<<24))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_done_delay_shift		(16)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_done_delay_mask		(0x3f0000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_done_delay(data)		(0x3f0000&((data)<<16))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_pi_cur_sel_shift			(12)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_pi_cur_sel_mask			(0x7000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_pi_cur_sel(data)			(0x7000&((data)<<12))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_step_set_shift			(2)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_step_set_mask			(0xffc)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_step_set(data)			(0xffc&((data)<<2))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_sdm_order_shift			(1)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_sdm_order_mask			(0x2)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_sdm_order(data)			(0x2&((data)<<1))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_en_shift				(0)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_en_mask				(0x1)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL1_oc_en(data)				(0x1&((data)<<0))

#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3	0x09a8
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_ssc_en_shift				(19)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_ssc_en_mask				(0x80000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_ssc_en(data)				(0x80000&((data)<<19))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_fcode_ssc_shift			(8)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_fcode_ssc_mask			(0x7ff00)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_fcode_ssc(data)			(0x7ff00&((data)<<8))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_ncode_ssc_shift			(0)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_ncode_ssc_mask			(0xff)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL3_ncode_ssc(data)			(0xff&((data)<<0))

#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4	0x09ac
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_RSTB_EDP_shift			(23)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_RSTB_EDP_mask				(0x800000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_RSTB_EDP(data)			(0x800000&((data)<<23))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_gran_auto_rst_shift		(22)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_gran_auto_rst_mask		(0x400000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_gran_auto_rst(data)		(0x400000&((data)<<22))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_dot_gran_shift			(19)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_dot_gran_mask				(0x380000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_dot_gran(data)			(0x380000&((data)<<19))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_gran_est_shift			(0)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_gran_est_mask				(0x7ffff)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL4_gran_est(data)			(0x7ffff&((data)<<0))

#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5	0x09b0
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5_REG_BYPASS_DIVN_shift		(19)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5_REG_BYPASS_DIVN_mask		(0x80000)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5_REG_BYPASS_DIVN(data)		(0x80000&((data)<<19))
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5_FCW_SSC_DEFAULT_EDP_shift	(0)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5_FCW_SSC_DEFAULT_EDP_mask	(0x7ffff)
#define SYS_TXPLL_SSC_DIG_EDPTX_CTRL5_FCW_SSC_DEFAULT_EDP(data)	(0x7ffff&((data)<<0))

#define SYS_EDPTX_PHY_CTRL0				0x09b4
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_TST_DIV_shift			(29)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_TST_DIV_mask			(0xe0000000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_TST_DIV(data)			(0xe0000000&((data)<<29))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_TEST_EN_shift			(28)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_TEST_EN_mask			(0x10000000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_TEST_EN(data)			(0x10000000&((data)<<28))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_SEL_LV_VLDO_shift		(26)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_SEL_LV_VLDO_mask		(0xc000000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_SEL_LV_VLDO(data)		(0xc000000&((data)<<26))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_RSTB_shift			(25)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_RSTB_mask				(0x2000000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_RSTB(data)			(0x2000000&((data)<<25))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_POW_shift				(24)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_POW_mask				(0x1000000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_POW(data)				(0x1000000&((data)<<24))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_CK1XP_INV_shift		(23)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_CK1XP_INV_mask		(0x800000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_CK1XP_INV(data)		(0x800000&((data)<<23))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_CK20XP_INV_shift		(22)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_CK20XP_INV_mask		(0x400000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_CK20XP_INV(data)		(0x400000&((data)<<22))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_BW_SET_shift			(20)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_BW_SET_mask			(0x300000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_H_CMU_BW_SET(data)			(0x300000&((data)<<20))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_CP_I_shift			(16)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_CP_I_mask			(0xf0000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_CP_I(data)			(0xf0000&((data)<<16))
#define SYS_EDPTX_PHY_CTRL0_REG_CMU_BPSDIVM_shift				(15)
#define SYS_EDPTX_PHY_CTRL0_REG_CMU_BPSDIVM_mask				(0x8000)
#define SYS_EDPTX_PHY_CTRL0_REG_CMU_BPSDIVM(data)				(0x8000&((data)<<15))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SC1_shift			(12)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SC1_mask			(0x7000)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SC1(data)			(0x7000&((data)<<12))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_BIG_KVCO_shift			(11)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_BIG_KVCO_mask			(0x800)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_BIG_KVCO(data)			(0x800&((data)<<11))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_CK_REF_INV_shift		(10)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_CK_REF_INV_mask			(0x400)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_CK_REF_INV(data)		(0x400&((data)<<10))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SC2_shift			(8)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SC2_mask			(0x300)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SC2(data)			(0x300&((data)<<8))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SR_shift			(5)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SR_mask				(0xe0)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_SEL_SR(data)			(0xe0&((data)<<5))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_EN_LV_LDO_shift				(4)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_EN_LV_LDO_mask				(0x10)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_EN_LV_LDO(data)				(0x10&((data)<<4))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_WDRST_shift				(3)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_WDRST_mask				(0x8)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_WDRST(data)				(0x8&((data)<<3))
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_WDSET_shift				(2)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_WDSET_mask				(0x4)
#define SYS_EDPTX_PHY_CTRL0_REG_EDP_CMU_WDSET(data)				(0x4&((data)<<2))
#define SYS_EDPTX_PHY_CTRL0_REG_EDPCKO_INV_shift				(1)
#define SYS_EDPTX_PHY_CTRL0_REG_EDPCKO_INV_mask					(0x2)
#define SYS_EDPTX_PHY_CTRL0_REG_EDPCKO_INV(data)				(0x2&((data)<<1))
#define SYS_EDPTX_PHY_CTRL0_REG_POW_EDP_shift					(0)
#define SYS_EDPTX_PHY_CTRL0_REG_POW_EDP_mask					(0x1)
#define SYS_EDPTX_PHY_CTRL0_REG_POW_EDP(data)					(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL2				0x09bc
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_IP_shift					(28)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_IP_mask					(0xf0000000)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_IP(data)					(0xf0000000&((data)<<28))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_BPSPI_shift				(19)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_BPSPI_mask					(0x80000)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_BPSPI(data)				(0x80000&((data)<<19))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_N_shift					(16)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_N_mask						(0x70000)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_N(data)					(0x70000&((data)<<16))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_BPSIN_shift				(15)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_BPSIN_mask					(0x8000)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_BPSIN(data)				(0x8000&((data)<<15))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_O_shift					(12)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_O_mask						(0x7000)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_O(data)					(0x7000&((data)<<12))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_PI_IBSEL_shift				(10)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_PI_IBSEL_mask				(0xc00)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_PI_IBSEL(data)				(0xc00&((data)<<10))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_WDRST_shift				(3)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_WDRST_mask					(0x8)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_WDRST(data)				(0x8&((data)<<3))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_WDSET_shift				(2)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_WDSET_mask					(0x4)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_WDSET(data)				(0x4&((data)<<2))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_POW_shift					(1)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_POW_mask					(0x2)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_POW(data)					(0x2&((data)<<1))
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_RSTB_shift					(0)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_RSTB_mask					(0x1)
#define SYS_EDPTX_PHY_CTRL2_REG_DPLL_RSTB(data)					(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL3				0x09c0
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_RESER_shift				(28)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_RESER_mask					(0xf0000000)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_RESER(data)				(0xf0000000&((data)<<28))
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_FREEZE_shift				(27)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_FREEZE_mask				(0x8000000)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_FREEZE(data)				(0x8000000&((data)<<27))
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_DUMMY_shift				(24)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_DUMMY_mask					(0x7000000)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_DUMMY(data)				(0x7000000&((data)<<24))
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_CP_shift					(23)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_CP_mask					(0x800000)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_CP(data)					(0x800000&((data)<<23))
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_RS_shift					(20)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_RS_mask					(0x700000)
#define SYS_EDPTX_PHY_CTRL3_REG_DPLL_RS(data)					(0x700000&((data)<<20))
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_BYPASS_PI_shift			(19)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_BYPASS_PI_mask			(0x80000)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_BYPASS_PI(data)			(0x80000&((data)<<19))
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_CKIN_DIV_N_shift			(2)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_CKIN_DIV_N_mask			(0xfc)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_CKIN_DIV_N(data)			(0xfc&((data)<<2))
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_PREDIV_BYPASS_shift		(1)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_PREDIV_BYPASS_mask		(0x2)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_PREDIV_BYPASS(data)		(0x2&((data)<<1))
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_PRESCALER_DIV2_EDP_shift	(0)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_PRESCALER_DIV2_EDP_mask	(0x1)
#define SYS_EDPTX_PHY_CTRL3_REG_TXPLL_PRESCALER_DIV2_EDP(data)	(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL4				0x09c4
#define SYS_EDPTX_PHY_CTRL4_REG_LDO_SEL_shift					(1)
#define SYS_EDPTX_PHY_CTRL4_REG_LDO_SEL_mask					(0xe)
#define SYS_EDPTX_PHY_CTRL4_REG_LDO_SEL(data)					(0xe&((data)<<1))
#define SYS_EDPTX_PHY_CTRL4_REG_POW_LDO_P2S_shift				(0)
#define SYS_EDPTX_PHY_CTRL4_REG_POW_LDO_P2S_mask				(0x1)
#define SYS_EDPTX_PHY_CTRL4_REG_POW_LDO_P2S(data)				(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL5				0x09c8
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_CK7X_LAG_shift			(30)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_CK7X_LAG_mask			(0x40000000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_CK7X_LAG(data)			(0x40000000&((data)<<30))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_CKPHS_shift				(29)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_CKPHS_mask				(0x20000000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_CKPHS(data)				(0x20000000&((data)<<29))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_EPICML_shift			(28)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_EPICML_mask				(0x10000000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_EPICML(data)			(0x10000000&((data)<<28))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0N_MODE_shift				(25)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0N_MODE_mask				(0xe000000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0N_MODE(data)				(0xe000000&((data)<<25))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_ENV2I_shift				(24)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_ENV2I_mask				(0x1000000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_ENV2I(data)				(0x1000000&((data)<<24))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0P_MODE_shift				(21)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0P_MODE_mask				(0xe00000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0P_MODE(data)				(0xe00000&((data)<<21))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_EMPH_shift				(20)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_EMPH_mask				(0x100000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_EMPH(data)				(0x100000&((data)<<20))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_IDRV_SEL_shift			(14)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_IDRV_SEL_mask			(0xfc000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_IDRV_SEL(data)			(0xfc000&((data)<<14))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_NDRV_shift				(12)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_NDRV_mask				(0x3000)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_NDRV(data)				(0x3000&((data)<<12))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_IEM_SEL_shift			(6)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_IEM_SEL_mask			(0xfc0)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_IEM_SEL(data)			(0xfc0&((data)<<6))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_RP_shift				(4)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_RP_mask					(0x30)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_RP(data)				(0x30&((data)<<4))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_RTEN_shift				(3)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_RTEN_mask				(0x8)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_RTEN(data)				(0x8&((data)<<3))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_SR_shift				(2)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_SR_mask					(0x4)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_SR(data)				(0x4&((data)<<2))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_VCMSEL_shift			(1)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_VCMSEL_mask				(0x2)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_VCMSEL(data)			(0x2&((data)<<1))
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_POW_shift				(0)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_POW_mask				(0x1)
#define SYS_EDPTX_PHY_CTRL5_REG_EDP_TX0_POW(data)				(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL6				0x09cc
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_CK7X_LAG_shift			(30)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_CK7X_LAG_mask			(0x40000000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_CK7X_LAG(data)			(0x40000000&((data)<<30))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_CKPHS_shift				(29)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_CKPHS_mask				(0x20000000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_CKPHS(data)				(0x20000000&((data)<<29))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_EPICML_shift			(28)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_EPICML_mask				(0x10000000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_EPICML(data)			(0x10000000&((data)<<28))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1N_MODE_shift				(25)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1N_MODE_mask				(0xe000000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1N_MODE(data)				(0xe000000&((data)<<25))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_ENV2I_shift				(24)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_ENV2I_mask				(0x1000000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_ENV2I(data)				(0x1000000&((data)<<24))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1P_MODE_shift				(21)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1P_MODE_mask				(0xe00000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1P_MODE(data)				(0xe00000&((data)<<21))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_EMPH_shift				(20)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_EMPH_mask				(0x100000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_EMPH(data)				(0x100000&((data)<<20))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_IDRV_SEL_shift			(14)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_IDRV_SEL_mask			(0xfc000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_IDRV_SEL(data)			(0xfc000&((data)<<14))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_NDRV_shift				(12)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_NDRV_mask				(0x3000)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_NDRV(data)				(0x3000&((data)<<12))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_IEM_SEL_shift			(6)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_IEM_SEL_mask			(0xfc0)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_IEM_SEL(data)			(0xfc0&((data)<<6))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_RP_shift				(4)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_RP_mask					(0x30)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_RP(data)				(0x30&((data)<<4))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_RTEN_shift				(3)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_RTEN_mask				(0x8)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_RTEN(data)				(0x8&((data)<<3))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_SR_shift				(2)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_SR_mask					(0x4)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_SR(data)				(0x4&((data)<<2))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_VCMSEL_shift			(1)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_VCMSEL_mask				(0x2)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_VCMSEL(data)			(0x2&((data)<<1))
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_POW_shift				(0)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_POW_mask				(0x1)
#define SYS_EDPTX_PHY_CTRL6_REG_EDP_TX1_POW(data)				(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL7				0x09d0
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_H_CMU_DUMMY_shift			(20)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_H_CMU_DUMMY_mask			(0x3ff00000)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_H_CMU_DUMMY(data)			(0x3ff00000&((data)<<20))
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_TX0_TERM_shift				(16)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_TX0_TERM_mask				(0xf0000)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_TX0_TERM(data)				(0xf0000&((data)<<16))
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_TX1_TERM_shift				(12)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_TX1_TERM_mask				(0xf000)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_TX1_TERM(data)				(0xf000&((data)<<12))
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_SEL_TX_I_shift				(8)
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_SEL_TX_I_mask				(0xf00)
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_SEL_TX_I(data)				(0xf00&((data)<<8))
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_SBG_shift					(6)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_SBG_mask					(0xc0)
#define SYS_EDPTX_PHY_CTRL7_REG_EDP_SBG(data)					(0xc0&((data)<<6))
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_SEL_VCM_shift				(1)
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_SEL_VCM_mask				(0x3e)
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_SEL_VCM(data)				(0x3e&((data)<<1))
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_BOE_VCMSEL_shift			(0)
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_BOE_VCMSEL_mask				(0x1)
#define SYS_EDPTX_PHY_CTRL7_REG_PIF_BOE_VCMSEL(data)			(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL8				0x09d4
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_DUMMY_shift				(3)
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_DUMMY_mask				(0x7ff8)
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_DUMMY(data)				(0x7ff8&((data)<<3))
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_SEL_TEST_shift			(1)
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_SEL_TEST_mask			(0x6)
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_SEL_TEST(data)			(0x6&((data)<<1))
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_TESTEN_shift			(0)
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_TESTEN_mask				(0x1)
#define SYS_EDPTX_PHY_CTRL8_REG_EDP_TX0_TESTEN(data)			(0x1&((data)<<0))

#define SYS_EDPTX_PHY_CTRL9				0x09d8
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_DUMMY_shift				(3)
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_DUMMY_mask				(0x7ff8)
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_DUMMY(data)				(0x7ff8&((data)<<3))
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_SEL_TEST_shift			(1)
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_SEL_TEST_mask			(0x6)
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_SEL_TEST(data)			(0x6&((data)<<1))
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_TESTEN_shift			(0)
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_TESTEN_mask				(0x1)
#define SYS_EDPTX_PHY_CTRL9_REG_EDP_TX1_TESTEN(data)			(0x1&((data)<<0))

/* U3DP */
#define SYS_CLOCK_ENABLE8				0x00b0
#define SYS_CLOCK_ENABLE8_write_en16_shift					(31)
#define SYS_CLOCK_ENABLE8_write_en16_mask					(0x80000000)
#define SYS_CLOCK_ENABLE8_write_en16(data)					(0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE8_clk_en_dptx_pxl_shift				(30)
#define SYS_CLOCK_ENABLE8_clk_en_dptx_pxl_mask				(0x40000000)
#define SYS_CLOCK_ENABLE8_clk_en_dptx_pxl(data)				(0x40000000&((data)<<30))

#define SYS_DPLL_SSC_DIG_DPTX_CTRL0		0x09dc
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Fcode_t_shift			(16)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Fcode_t_mask			(0x7ff0000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Fcode_t(data)			(0x7ff0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Oc_step_set_shift		(4)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Oc_step_set_mask		(0x3ff0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Oc_step_set(data)		(0x3ff0&((data)<<4))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Oc_en_shift				(0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Oc_en_mask				(0x1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL0_Oc_en(data)				(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_DPTX_CTRL1		0x09e0
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Oc_done_delay_shift		(16)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Oc_done_delay_mask		(0x3f0000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Oc_done_delay(data)		(0x3f0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Hs_oc_stop_diff_shift	(12)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Hs_oc_stop_diff_mask	(0x3000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Hs_oc_stop_diff(data)	(0x3000&((data)<<12))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Sel_oc_mode_shift		(8)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Sel_oc_mode_mask		(0x300)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL1_Sel_oc_mode(data)		(0x300&((data)<<8))


#define SYS_DPLL_SSC_DIG_DPTX_CTRL2		0x09e4
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_En_pi_debug_shift		(2)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_En_pi_debug_mask		(0x4)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_En_pi_debug(data)		(0x4&((data)<<2))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_Sdm_order_shift			(1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_Sdm_order_mask			(0x2)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_Sdm_order(data)			(0x2&((data)<<1))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_Bypass_pi_shift			(0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_Bypass_pi_mask			(0x1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL2_Bypass_pi(data)			(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_DPTX_CTRL3		0x09e8
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Ncode_t_shift			(24)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Ncode_t_mask			(0xff000000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Ncode_t(data)			(0xff000000&((data)<<24))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Ncode_ssc_shift			(16)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Ncode_ssc_mask			(0xff0000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Ncode_ssc(data)			(0xff0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Fcode_ssc_shift			(0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Fcode_ssc_mask			(0x7ff)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL3_Fcode_ssc(data)			(0x7ff&((data)<<0))

#define SYS_DPLL_SSC_DIG_DPTX_CTRL4		0x09ec
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Gran_auto_rst_shift		(28)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Gran_auto_rst_mask		(0x10000000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Gran_auto_rst(data)		(0x10000000&((data)<<28))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Dot_gran_shift			(24)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Dot_gran_mask			(0x7000000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Dot_gran(data)			(0x7000000&((data)<<24))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Gran_est_shift			(4)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Gran_est_mask			(0x7ffff0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_Gran_est(data)			(0x7ffff0&((data)<<4))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_En_ssc_shift			(0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_En_ssc_mask				(0x1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL4_En_ssc(data)			(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_DPTX_CTRL5		0x09f0
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Fcode_debug_shift		(16)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Fcode_debug_mask		(0x7ff0000)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Fcode_debug(data)		(0x7ff0000&((data)<<16))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Ncode_debug_shift		(8)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Ncode_debug_mask		(0xff00)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Ncode_debug(data)		(0xff00&((data)<<8))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Oc_done_shift			(4)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Oc_done_mask			(0x10)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Oc_done(data)			(0x10&((data)<<4))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Load_fcw_shift			(1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Load_fcw_mask			(0x2)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Load_fcw(data)			(0x2&((data)<<1))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Fmod_shift				(0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Fmod_mask				(0x1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL5_Fmod(data)				(0x1&((data)<<0))

#define SYS_DPLL_SSC_DIG_DPTX_CTRL6		0x09f4
#define SYS_DPLL_SSC_DIG_DPTX_CTRL6_DPLL_SSC_RSTB_shift		(4)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL6_DPLL_SSC_RSTB_mask		(0x10)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL6_DPLL_SSC_RSTB(data)		(0x10&((data)<<4))
#define SYS_DPLL_SSC_DIG_DPTX_CTRL6_DPLL_SSC_INV_shift		(0)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL6_DPLL_SSC_INV_mask		(0x1)
#define SYS_DPLL_SSC_DIG_DPTX_CTRL6_DPLL_SSC_INV(data)		(0x1&((data)<<0))

#endif /* _SYS_REG_H_INCLUDED_ */

