INFO: [HLS 200-10] Running '/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'epetrakos' on host 'tower-pc' (Linux_x86_64 version 5.2.21-1-MANJARO) on Mon Oct 28 18:21:12 EET 2019
INFO: [HLS 200-10] On os "Manjaro Linux"
INFO: [HLS 200-10] In directory '/home/epetrakos/Documents/GitHub/HRY591-project/code/part2a'
Sourcing Tcl script '/home/epetrakos/Documents/GitHub/HRY591-project/code/part2a/project/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/epetrakos/Documents/GitHub/HRY591-project/code/part2a/project'.
INFO: [HLS 200-10] Adding design file 'myIP.c' to the project
INFO: [HLS 200-10] Adding test bench file 'main.c' to the project
INFO: [HLS 200-10] Opening solution '/home/epetrakos/Documents/GitHub/HRY591-project/code/part2a/project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/Zynq-7000/Zynq-7000.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Zynq-7000/Zynq-7000'.
INFO: [HLS 200-10] Setting target device to 'xc7z010i-clg225-1L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 728 ; free virtual = 3075
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 728 ; free virtual = 3075
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 726 ; free virtual = 3074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 726 ; free virtual = 3074
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 707 ; free virtual = 3056
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'data1' (myIP.c:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'data2' (myIP.c:37:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'data2' (myIP.c:49:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 706 ; free virtual = 3056
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.65 seconds; current allocated memory: 92.941 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 93.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 94.107 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 692 ; free virtual = 3049
INFO: [VHDL 208-304] Generating VHDL RTL for myFuncAccel.
INFO: [VLOG 209-307] Generating Verilog RTL for myFuncAccel.
INFO: [HLS 200-112] Total elapsed time: 18.47 seconds; peak allocated memory: 94.107 MB.
