Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Four_Bit_Register_tb_behav xil_defaultlib.Four_Bit_Register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data_out' might have multiple concurrent drivers [C:/Users/xavie/Desktop/VHDL_Adventures/Project 4/Four_Bit_Register_SV/Four_Bit_Register_SV.srcs/sources_1/new/Four_Bit_Register_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Four_Bit_Register
Compiling module xil_defaultlib.Four_Bit_Register_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Four_Bit_Register_tb_behav
