Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/CoreAndRam_Test_isim_beh.exe" -prj "C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/CoreAndRam_Test_beh.prj" "work.CoreAndRam_Test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/ipcore_dir/ram.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/CoreI.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/CoreAndRam.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/CoreAndRam_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CoreI
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ram
Compiling module CoreAndRam
Compiling module CoreAndRam_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/imana/OneDrive/Documents/GitHub/Assignment4_TextDisplay/CoreAndRam_Test_isim_beh.exe
Fuse Memory Usage: 32276 KB
Fuse CPU Usage: 452 ms
