
7seg_Interupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035c4  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003788  08003788  00013788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003808  08003808  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003808  08003808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003810  08003810  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003810  08003810  00013810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003814  08003814  00013814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003818  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000070  08003888  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08003888  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e70c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e55  00000000  00000000  0002e7ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00030608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c08  00000000  00000000  000312d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002288b  00000000  00000000  00031ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed6a  00000000  00000000  0005476b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1e7b  00000000  00000000  000634d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135350  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c00  00000000  00000000  001353a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000070 	.word	0x20000070
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003770 	.word	0x08003770

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000074 	.word	0x20000074
 8000200:	08003770 	.word	0x08003770

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <display_number>:

#include "main.h"

volatile uint8_t current_number = 0;

void display_number(uint8_t number) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
    switch (number) {
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	2b09      	cmp	r3, #9
 8000516:	f200 8182 	bhi.w	800081e <display_number+0x316>
 800051a:	a201      	add	r2, pc, #4	; (adr r2, 8000520 <display_number+0x18>)
 800051c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000520:	08000549 	.word	0x08000549
 8000524:	08000597 	.word	0x08000597
 8000528:	080005df 	.word	0x080005df
 800052c:	08000627 	.word	0x08000627
 8000530:	0800066f 	.word	0x0800066f
 8000534:	080006b7 	.word	0x080006b7
 8000538:	080006ff 	.word	0x080006ff
 800053c:	08000747 	.word	0x08000747
 8000540:	0800078f 	.word	0x0800078f
 8000544:	080007d7 	.word	0x080007d7
        case 0:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	2101      	movs	r1, #1
 800054c:	48b6      	ldr	r0, [pc, #728]	; (8000828 <display_number+0x320>)
 800054e:	f000 ffd7 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	2102      	movs	r1, #2
 8000556:	48b4      	ldr	r0, [pc, #720]	; (8000828 <display_number+0x320>)
 8000558:	f000 ffd2 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	2104      	movs	r1, #4
 8000560:	48b1      	ldr	r0, [pc, #708]	; (8000828 <display_number+0x320>)
 8000562:	f000 ffcd 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2108      	movs	r1, #8
 800056a:	48af      	ldr	r0, [pc, #700]	; (8000828 <display_number+0x320>)
 800056c:	f000 ffc8 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2110      	movs	r1, #16
 8000574:	48ac      	ldr	r0, [pc, #688]	; (8000828 <display_number+0x320>)
 8000576:	f000 ffc3 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	2120      	movs	r1, #32
 800057e:	48aa      	ldr	r0, [pc, #680]	; (8000828 <display_number+0x320>)
 8000580:	f000 ffbe 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2140      	movs	r1, #64	; 0x40
 8000588:	48a7      	ldr	r0, [pc, #668]	; (8000828 <display_number+0x320>)
 800058a:	f000 ffb9 	bl	8001500 <HAL_GPIO_WritePin>
            printf("0\n");
 800058e:	48a7      	ldr	r0, [pc, #668]	; (800082c <display_number+0x324>)
 8000590:	f002 fc5e 	bl	8002e50 <puts>
            break;
 8000594:	e143      	b.n	800081e <display_number+0x316>
        case 1:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 8000596:	2201      	movs	r2, #1
 8000598:	2101      	movs	r1, #1
 800059a:	48a3      	ldr	r0, [pc, #652]	; (8000828 <display_number+0x320>)
 800059c:	f000 ffb0 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2102      	movs	r1, #2
 80005a4:	48a0      	ldr	r0, [pc, #640]	; (8000828 <display_number+0x320>)
 80005a6:	f000 ffab 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2104      	movs	r1, #4
 80005ae:	489e      	ldr	r0, [pc, #632]	; (8000828 <display_number+0x320>)
 80005b0:	f000 ffa6 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2108      	movs	r1, #8
 80005b8:	489b      	ldr	r0, [pc, #620]	; (8000828 <display_number+0x320>)
 80005ba:	f000 ffa1 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 80005be:	2201      	movs	r2, #1
 80005c0:	2110      	movs	r1, #16
 80005c2:	4899      	ldr	r0, [pc, #612]	; (8000828 <display_number+0x320>)
 80005c4:	f000 ff9c 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	2120      	movs	r1, #32
 80005cc:	4896      	ldr	r0, [pc, #600]	; (8000828 <display_number+0x320>)
 80005ce:	f000 ff97 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2140      	movs	r1, #64	; 0x40
 80005d6:	4894      	ldr	r0, [pc, #592]	; (8000828 <display_number+0x320>)
 80005d8:	f000 ff92 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 80005dc:	e11f      	b.n	800081e <display_number+0x316>
        case 2:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80005de:	2200      	movs	r2, #0
 80005e0:	2101      	movs	r1, #1
 80005e2:	4891      	ldr	r0, [pc, #580]	; (8000828 <display_number+0x320>)
 80005e4:	f000 ff8c 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80005e8:	2200      	movs	r2, #0
 80005ea:	2102      	movs	r1, #2
 80005ec:	488e      	ldr	r0, [pc, #568]	; (8000828 <display_number+0x320>)
 80005ee:	f000 ff87 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2104      	movs	r1, #4
 80005f6:	488c      	ldr	r0, [pc, #560]	; (8000828 <display_number+0x320>)
 80005f8:	f000 ff82 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2108      	movs	r1, #8
 8000600:	4889      	ldr	r0, [pc, #548]	; (8000828 <display_number+0x320>)
 8000602:	f000 ff7d 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	2110      	movs	r1, #16
 800060a:	4887      	ldr	r0, [pc, #540]	; (8000828 <display_number+0x320>)
 800060c:	f000 ff78 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 8000610:	2201      	movs	r2, #1
 8000612:	2120      	movs	r1, #32
 8000614:	4884      	ldr	r0, [pc, #528]	; (8000828 <display_number+0x320>)
 8000616:	f000 ff73 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	2140      	movs	r1, #64	; 0x40
 800061e:	4882      	ldr	r0, [pc, #520]	; (8000828 <display_number+0x320>)
 8000620:	f000 ff6e 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 8000624:	e0fb      	b.n	800081e <display_number+0x316>
        case 3:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	2101      	movs	r1, #1
 800062a:	487f      	ldr	r0, [pc, #508]	; (8000828 <display_number+0x320>)
 800062c:	f000 ff68 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2102      	movs	r1, #2
 8000634:	487c      	ldr	r0, [pc, #496]	; (8000828 <display_number+0x320>)
 8000636:	f000 ff63 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2104      	movs	r1, #4
 800063e:	487a      	ldr	r0, [pc, #488]	; (8000828 <display_number+0x320>)
 8000640:	f000 ff5e 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2108      	movs	r1, #8
 8000648:	4877      	ldr	r0, [pc, #476]	; (8000828 <display_number+0x320>)
 800064a:	f000 ff59 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 800064e:	2201      	movs	r2, #1
 8000650:	2110      	movs	r1, #16
 8000652:	4875      	ldr	r0, [pc, #468]	; (8000828 <display_number+0x320>)
 8000654:	f000 ff54 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 8000658:	2201      	movs	r2, #1
 800065a:	2120      	movs	r1, #32
 800065c:	4872      	ldr	r0, [pc, #456]	; (8000828 <display_number+0x320>)
 800065e:	f000 ff4f 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2140      	movs	r1, #64	; 0x40
 8000666:	4870      	ldr	r0, [pc, #448]	; (8000828 <display_number+0x320>)
 8000668:	f000 ff4a 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 800066c:	e0d7      	b.n	800081e <display_number+0x316>
        case 4:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 800066e:	2201      	movs	r2, #1
 8000670:	2101      	movs	r1, #1
 8000672:	486d      	ldr	r0, [pc, #436]	; (8000828 <display_number+0x320>)
 8000674:	f000 ff44 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	2102      	movs	r1, #2
 800067c:	486a      	ldr	r0, [pc, #424]	; (8000828 <display_number+0x320>)
 800067e:	f000 ff3f 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2104      	movs	r1, #4
 8000686:	4868      	ldr	r0, [pc, #416]	; (8000828 <display_number+0x320>)
 8000688:	f000 ff3a 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 800068c:	2201      	movs	r2, #1
 800068e:	2108      	movs	r1, #8
 8000690:	4865      	ldr	r0, [pc, #404]	; (8000828 <display_number+0x320>)
 8000692:	f000 ff35 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 8000696:	2201      	movs	r2, #1
 8000698:	2110      	movs	r1, #16
 800069a:	4863      	ldr	r0, [pc, #396]	; (8000828 <display_number+0x320>)
 800069c:	f000 ff30 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2120      	movs	r1, #32
 80006a4:	4860      	ldr	r0, [pc, #384]	; (8000828 <display_number+0x320>)
 80006a6:	f000 ff2b 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2140      	movs	r1, #64	; 0x40
 80006ae:	485e      	ldr	r0, [pc, #376]	; (8000828 <display_number+0x320>)
 80006b0:	f000 ff26 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 80006b4:	e0b3      	b.n	800081e <display_number+0x316>
        case 5:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2101      	movs	r1, #1
 80006ba:	485b      	ldr	r0, [pc, #364]	; (8000828 <display_number+0x320>)
 80006bc:	f000 ff20 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2102      	movs	r1, #2
 80006c4:	4858      	ldr	r0, [pc, #352]	; (8000828 <display_number+0x320>)
 80006c6:	f000 ff1b 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2104      	movs	r1, #4
 80006ce:	4856      	ldr	r0, [pc, #344]	; (8000828 <display_number+0x320>)
 80006d0:	f000 ff16 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2108      	movs	r1, #8
 80006d8:	4853      	ldr	r0, [pc, #332]	; (8000828 <display_number+0x320>)
 80006da:	f000 ff11 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	2110      	movs	r1, #16
 80006e2:	4851      	ldr	r0, [pc, #324]	; (8000828 <display_number+0x320>)
 80006e4:	f000 ff0c 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2120      	movs	r1, #32
 80006ec:	484e      	ldr	r0, [pc, #312]	; (8000828 <display_number+0x320>)
 80006ee:	f000 ff07 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2140      	movs	r1, #64	; 0x40
 80006f6:	484c      	ldr	r0, [pc, #304]	; (8000828 <display_number+0x320>)
 80006f8:	f000 ff02 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 80006fc:	e08f      	b.n	800081e <display_number+0x316>
        case 6:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	2101      	movs	r1, #1
 8000702:	4849      	ldr	r0, [pc, #292]	; (8000828 <display_number+0x320>)
 8000704:	f000 fefc 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 8000708:	2201      	movs	r2, #1
 800070a:	2102      	movs	r1, #2
 800070c:	4846      	ldr	r0, [pc, #280]	; (8000828 <display_number+0x320>)
 800070e:	f000 fef7 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2104      	movs	r1, #4
 8000716:	4844      	ldr	r0, [pc, #272]	; (8000828 <display_number+0x320>)
 8000718:	f000 fef2 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2108      	movs	r1, #8
 8000720:	4841      	ldr	r0, [pc, #260]	; (8000828 <display_number+0x320>)
 8000722:	f000 feed 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2110      	movs	r1, #16
 800072a:	483f      	ldr	r0, [pc, #252]	; (8000828 <display_number+0x320>)
 800072c:	f000 fee8 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2120      	movs	r1, #32
 8000734:	483c      	ldr	r0, [pc, #240]	; (8000828 <display_number+0x320>)
 8000736:	f000 fee3 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2140      	movs	r1, #64	; 0x40
 800073e:	483a      	ldr	r0, [pc, #232]	; (8000828 <display_number+0x320>)
 8000740:	f000 fede 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 8000744:	e06b      	b.n	800081e <display_number+0x316>
        case 7:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	2101      	movs	r1, #1
 800074a:	4837      	ldr	r0, [pc, #220]	; (8000828 <display_number+0x320>)
 800074c:	f000 fed8 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	2102      	movs	r1, #2
 8000754:	4834      	ldr	r0, [pc, #208]	; (8000828 <display_number+0x320>)
 8000756:	f000 fed3 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2104      	movs	r1, #4
 800075e:	4832      	ldr	r0, [pc, #200]	; (8000828 <display_number+0x320>)
 8000760:	f000 fece 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 8000764:	2201      	movs	r2, #1
 8000766:	2108      	movs	r1, #8
 8000768:	482f      	ldr	r0, [pc, #188]	; (8000828 <display_number+0x320>)
 800076a:	f000 fec9 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 800076e:	2201      	movs	r2, #1
 8000770:	2110      	movs	r1, #16
 8000772:	482d      	ldr	r0, [pc, #180]	; (8000828 <display_number+0x320>)
 8000774:	f000 fec4 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 8000778:	2201      	movs	r2, #1
 800077a:	2120      	movs	r1, #32
 800077c:	482a      	ldr	r0, [pc, #168]	; (8000828 <display_number+0x320>)
 800077e:	f000 febf 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8000782:	2201      	movs	r2, #1
 8000784:	2140      	movs	r1, #64	; 0x40
 8000786:	4828      	ldr	r0, [pc, #160]	; (8000828 <display_number+0x320>)
 8000788:	f000 feba 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 800078c:	e047      	b.n	800081e <display_number+0x316>
        case 8:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2101      	movs	r1, #1
 8000792:	4825      	ldr	r0, [pc, #148]	; (8000828 <display_number+0x320>)
 8000794:	f000 feb4 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2102      	movs	r1, #2
 800079c:	4822      	ldr	r0, [pc, #136]	; (8000828 <display_number+0x320>)
 800079e:	f000 feaf 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2104      	movs	r1, #4
 80007a6:	4820      	ldr	r0, [pc, #128]	; (8000828 <display_number+0x320>)
 80007a8:	f000 feaa 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2108      	movs	r1, #8
 80007b0:	481d      	ldr	r0, [pc, #116]	; (8000828 <display_number+0x320>)
 80007b2:	f000 fea5 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2110      	movs	r1, #16
 80007ba:	481b      	ldr	r0, [pc, #108]	; (8000828 <display_number+0x320>)
 80007bc:	f000 fea0 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2120      	movs	r1, #32
 80007c4:	4818      	ldr	r0, [pc, #96]	; (8000828 <display_number+0x320>)
 80007c6:	f000 fe9b 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2140      	movs	r1, #64	; 0x40
 80007ce:	4816      	ldr	r0, [pc, #88]	; (8000828 <display_number+0x320>)
 80007d0:	f000 fe96 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 80007d4:	e023      	b.n	800081e <display_number+0x316>
        case 9:
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2101      	movs	r1, #1
 80007da:	4813      	ldr	r0, [pc, #76]	; (8000828 <display_number+0x320>)
 80007dc:	f000 fe90 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2102      	movs	r1, #2
 80007e4:	4810      	ldr	r0, [pc, #64]	; (8000828 <display_number+0x320>)
 80007e6:	f000 fe8b 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2104      	movs	r1, #4
 80007ee:	480e      	ldr	r0, [pc, #56]	; (8000828 <display_number+0x320>)
 80007f0:	f000 fe86 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2108      	movs	r1, #8
 80007f8:	480b      	ldr	r0, [pc, #44]	; (8000828 <display_number+0x320>)
 80007fa:	f000 fe81 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	2110      	movs	r1, #16
 8000802:	4809      	ldr	r0, [pc, #36]	; (8000828 <display_number+0x320>)
 8000804:	f000 fe7c 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	2120      	movs	r1, #32
 800080c:	4806      	ldr	r0, [pc, #24]	; (8000828 <display_number+0x320>)
 800080e:	f000 fe77 	bl	8001500 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2140      	movs	r1, #64	; 0x40
 8000816:	4804      	ldr	r0, [pc, #16]	; (8000828 <display_number+0x320>)
 8000818:	f000 fe72 	bl	8001500 <HAL_GPIO_WritePin>
            break;
 800081c:	bf00      	nop
    }
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40020800 	.word	0x40020800
 800082c:	08003788 	.word	0x08003788

08000830 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim6) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    if (htim6->Instance == TIM6) {  // Replace TIMx with your specific timer
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d117      	bne.n	8000872 <HAL_TIM_PeriodElapsedCallback+0x42>
        display_number(current_number);
 8000842:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fe5d 	bl	8000508 <display_number>
        current_number = (current_number + 1)%10;  // Increment and wrap around
 800084e:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	1c5a      	adds	r2, r3, #1
 8000856:	4b0b      	ldr	r3, [pc, #44]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000858:	fb83 1302 	smull	r1, r3, r3, r2
 800085c:	1099      	asrs	r1, r3, #2
 800085e:	17d3      	asrs	r3, r2, #31
 8000860:	1ac9      	subs	r1, r1, r3
 8000862:	460b      	mov	r3, r1
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	440b      	add	r3, r1
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	1ad1      	subs	r1, r2, r3
 800086c:	b2ca      	uxtb	r2, r1
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000870:	701a      	strb	r2, [r3, #0]
    }
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40001000 	.word	0x40001000
 8000880:	2000008c 	.word	0x2000008c
 8000884:	66666667 	.word	0x66666667

08000888 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800088c:	f000 fb20 	bl	8000ed0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000890:	f000 f80c 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000894:	f000 f8d8 	bl	8000a48 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000898:	f000 f8ac 	bl	80009f4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800089c:	f000 f874 	bl	8000988 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80008a0:	4801      	ldr	r0, [pc, #4]	; (80008a8 <main+0x20>)
 80008a2:	f001 fca3 	bl	80021ec <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008a6:	e7fe      	b.n	80008a6 <main+0x1e>
 80008a8:	20000090 	.word	0x20000090

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b094      	sub	sp, #80	; 0x50
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	2234      	movs	r2, #52	; 0x34
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f002 fa52 	bl	8002d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d0:	2300      	movs	r3, #0
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	4b2a      	ldr	r3, [pc, #168]	; (8000980 <SystemClock_Config+0xd4>)
 80008d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d8:	4a29      	ldr	r2, [pc, #164]	; (8000980 <SystemClock_Config+0xd4>)
 80008da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008de:	6413      	str	r3, [r2, #64]	; 0x40
 80008e0:	4b27      	ldr	r3, [pc, #156]	; (8000980 <SystemClock_Config+0xd4>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008ec:	2300      	movs	r3, #0
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	4b24      	ldr	r3, [pc, #144]	; (8000984 <SystemClock_Config+0xd8>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008f8:	4a22      	ldr	r2, [pc, #136]	; (8000984 <SystemClock_Config+0xd8>)
 80008fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008fe:	6013      	str	r3, [r2, #0]
 8000900:	4b20      	ldr	r3, [pc, #128]	; (8000984 <SystemClock_Config+0xd8>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000908:	603b      	str	r3, [r7, #0]
 800090a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800090c:	2302      	movs	r3, #2
 800090e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000910:	2301      	movs	r3, #1
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000914:	2310      	movs	r3, #16
 8000916:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000918:	2302      	movs	r3, #2
 800091a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800091c:	2300      	movs	r3, #0
 800091e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000920:	2310      	movs	r3, #16
 8000922:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000924:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000928:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800092a:	2304      	movs	r3, #4
 800092c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800092e:	2302      	movs	r3, #2
 8000930:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000932:	2302      	movs	r3, #2
 8000934:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4618      	mov	r0, r3
 800093c:	f001 f968 	bl	8001c10 <HAL_RCC_OscConfig>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000946:	f000 f909 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094a:	230f      	movs	r3, #15
 800094c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094e:	2302      	movs	r3, #2
 8000950:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000952:	2300      	movs	r3, #0
 8000954:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	2102      	movs	r1, #2
 8000966:	4618      	mov	r0, r3
 8000968:	f000 fe08 	bl	800157c <HAL_RCC_ClockConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000972:	f000 f8f3 	bl	8000b5c <Error_Handler>
  }
}
 8000976:	bf00      	nop
 8000978:	3750      	adds	r7, #80	; 0x50
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40007000 	.word	0x40007000

08000988 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800098e:	463b      	mov	r3, r7
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000996:	4b15      	ldr	r3, [pc, #84]	; (80009ec <MX_TIM6_Init+0x64>)
 8000998:	4a15      	ldr	r2, [pc, #84]	; (80009f0 <MX_TIM6_Init+0x68>)
 800099a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 800099c:	4b13      	ldr	r3, [pc, #76]	; (80009ec <MX_TIM6_Init+0x64>)
 800099e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80009a2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a4:	4b11      	ldr	r3, [pc, #68]	; (80009ec <MX_TIM6_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 80009aa:	4b10      	ldr	r3, [pc, #64]	; (80009ec <MX_TIM6_Init+0x64>)
 80009ac:	f242 7210 	movw	r2, #10000	; 0x2710
 80009b0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <MX_TIM6_Init+0x64>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80009b8:	480c      	ldr	r0, [pc, #48]	; (80009ec <MX_TIM6_Init+0x64>)
 80009ba:	f001 fbc7 	bl	800214c <HAL_TIM_Base_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80009c4:	f000 f8ca 	bl	8000b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009c8:	2300      	movs	r3, #0
 80009ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009cc:	2300      	movs	r3, #0
 80009ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80009d0:	463b      	mov	r3, r7
 80009d2:	4619      	mov	r1, r3
 80009d4:	4805      	ldr	r0, [pc, #20]	; (80009ec <MX_TIM6_Init+0x64>)
 80009d6:	f001 fe49 	bl	800266c <HAL_TIMEx_MasterConfigSynchronization>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80009e0:	f000 f8bc 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80009e4:	bf00      	nop
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000090 	.word	0x20000090
 80009f0:	40001000 	.word	0x40001000

080009f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009f8:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 80009fa:	4a12      	ldr	r2, [pc, #72]	; (8000a44 <MX_USART2_UART_Init+0x50>)
 80009fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009fe:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <MX_USART2_UART_Init+0x4c>)
 8000a2c:	f001 feae 	bl	800278c <HAL_UART_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a36:	f000 f891 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	200000d8 	.word	0x200000d8
 8000a44:	40004400 	.word	0x40004400

08000a48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
 8000a5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	4b3b      	ldr	r3, [pc, #236]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a3a      	ldr	r2, [pc, #232]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a68:	f043 0304 	orr.w	r3, r3, #4
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b38      	ldr	r3, [pc, #224]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60fb      	str	r3, [r7, #12]
 8000a7e:	4b34      	ldr	r3, [pc, #208]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a33      	ldr	r2, [pc, #204]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b31      	ldr	r3, [pc, #196]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	4b2d      	ldr	r3, [pc, #180]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	4a2c      	ldr	r2, [pc, #176]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa6:	4b2a      	ldr	r3, [pc, #168]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	4b26      	ldr	r3, [pc, #152]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a25      	ldr	r2, [pc, #148]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b23      	ldr	r3, [pc, #140]	; (8000b50 <MX_GPIO_Init+0x108>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000ace:	2200      	movs	r2, #0
 8000ad0:	217f      	movs	r1, #127	; 0x7f
 8000ad2:	4820      	ldr	r0, [pc, #128]	; (8000b54 <MX_GPIO_Init+0x10c>)
 8000ad4:	f000 fd14 	bl	8001500 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2120      	movs	r1, #32
 8000adc:	481e      	ldr	r0, [pc, #120]	; (8000b58 <MX_GPIO_Init+0x110>)
 8000ade:	f000 fd0f 	bl	8001500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 8000ae2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ae8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	4816      	ldr	r0, [pc, #88]	; (8000b54 <MX_GPIO_Init+0x10c>)
 8000afa:	f000 fb6d 	bl	80011d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000afe:	237f      	movs	r3, #127	; 0x7f
 8000b00:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b0e:	f107 0314 	add.w	r3, r7, #20
 8000b12:	4619      	mov	r1, r3
 8000b14:	480f      	ldr	r0, [pc, #60]	; (8000b54 <MX_GPIO_Init+0x10c>)
 8000b16:	f000 fb5f 	bl	80011d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b1a:	2320      	movs	r3, #32
 8000b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4809      	ldr	r0, [pc, #36]	; (8000b58 <MX_GPIO_Init+0x110>)
 8000b32:	f000 fb51 	bl	80011d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2028      	movs	r0, #40	; 0x28
 8000b3c:	f000 fb15 	bl	800116a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b40:	2028      	movs	r0, #40	; 0x28
 8000b42:	f000 fb2e 	bl	80011a2 <HAL_NVIC_EnableIRQ>

}
 8000b46:	bf00      	nop
 8000b48:	3728      	adds	r7, #40	; 0x28
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40020800 	.word	0x40020800
 8000b58:	40020000 	.word	0x40020000

08000b5c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <Error_Handler+0x8>
	...

08000b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	4b10      	ldr	r3, [pc, #64]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b76:	4a0f      	ldr	r2, [pc, #60]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7e:	4b0d      	ldr	r3, [pc, #52]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	603b      	str	r3, [r7, #0]
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b98:	6413      	str	r3, [r2, #64]	; 0x40
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ba6:	2007      	movs	r0, #7
 8000ba8:	f000 fad4 	bl	8001154 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40023800 	.word	0x40023800

08000bb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a0e      	ldr	r2, [pc, #56]	; (8000c00 <HAL_TIM_Base_MspInit+0x48>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d115      	bne.n	8000bf6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <HAL_TIM_Base_MspInit+0x4c>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd2:	4a0c      	ldr	r2, [pc, #48]	; (8000c04 <HAL_TIM_Base_MspInit+0x4c>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bda:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <HAL_TIM_Base_MspInit+0x4c>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bde:	f003 0310 	and.w	r3, r3, #16
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000be6:	2200      	movs	r2, #0
 8000be8:	2100      	movs	r1, #0
 8000bea:	2036      	movs	r0, #54	; 0x36
 8000bec:	f000 fabd 	bl	800116a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bf0:	2036      	movs	r0, #54	; 0x36
 8000bf2:	f000 fad6 	bl	80011a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000bf6:	bf00      	nop
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40001000 	.word	0x40001000
 8000c04:	40023800 	.word	0x40023800

08000c08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08a      	sub	sp, #40	; 0x28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a19      	ldr	r2, [pc, #100]	; (8000c8c <HAL_UART_MspInit+0x84>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d12b      	bne.n	8000c82 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]
 8000c2e:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <HAL_UART_MspInit+0x88>)
 8000c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c32:	4a17      	ldr	r2, [pc, #92]	; (8000c90 <HAL_UART_MspInit+0x88>)
 8000c34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c38:	6413      	str	r3, [r2, #64]	; 0x40
 8000c3a:	4b15      	ldr	r3, [pc, #84]	; (8000c90 <HAL_UART_MspInit+0x88>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c42:	613b      	str	r3, [r7, #16]
 8000c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <HAL_UART_MspInit+0x88>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a10      	ldr	r2, [pc, #64]	; (8000c90 <HAL_UART_MspInit+0x88>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <HAL_UART_MspInit+0x88>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c62:	230c      	movs	r3, #12
 8000c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c72:	2307      	movs	r3, #7
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	f107 0314 	add.w	r3, r7, #20
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4805      	ldr	r0, [pc, #20]	; (8000c94 <HAL_UART_MspInit+0x8c>)
 8000c7e:	f000 faab 	bl	80011d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c82:	bf00      	nop
 8000c84:	3728      	adds	r7, #40	; 0x28
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40004400 	.word	0x40004400
 8000c90:	40023800 	.word	0x40023800
 8000c94:	40020000 	.word	0x40020000

08000c98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <NMI_Handler+0x4>

08000c9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca2:	e7fe      	b.n	8000ca2 <HardFault_Handler+0x4>

08000ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <MemManage_Handler+0x4>

08000caa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cae:	e7fe      	b.n	8000cae <BusFault_Handler+0x4>

08000cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <UsageFault_Handler+0x4>

08000cb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ce4:	f000 f946 	bl	8000f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}

08000cec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_Pin);
 8000cf0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000cf4:	f000 fc1e 	bl	8001534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d00:	4802      	ldr	r0, [pc, #8]	; (8000d0c <TIM6_DAC_IRQHandler+0x10>)
 8000d02:	f001 fae3 	bl	80022cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000090 	.word	0x20000090

08000d10 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	e00a      	b.n	8000d38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d22:	f3af 8000 	nop.w
 8000d26:	4601      	mov	r1, r0
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	1c5a      	adds	r2, r3, #1
 8000d2c:	60ba      	str	r2, [r7, #8]
 8000d2e:	b2ca      	uxtb	r2, r1
 8000d30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	3301      	adds	r3, #1
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	dbf0      	blt.n	8000d22 <_read+0x12>
  }

  return len;
 8000d40:	687b      	ldr	r3, [r7, #4]
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b086      	sub	sp, #24
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	60f8      	str	r0, [r7, #12]
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]
 8000d5a:	e009      	b.n	8000d70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	1c5a      	adds	r2, r3, #1
 8000d60:	60ba      	str	r2, [r7, #8]
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	dbf1      	blt.n	8000d5c <_write+0x12>
  }
  return len;
 8000d78:	687b      	ldr	r3, [r7, #4]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3718      	adds	r7, #24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <_close>:

int _close(int file)
{
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	b083      	sub	sp, #12
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
 8000da2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000daa:	605a      	str	r2, [r3, #4]
  return 0;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <_isatty>:

int _isatty(int file)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b083      	sub	sp, #12
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dc2:	2301      	movs	r3, #1
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df4:	4a14      	ldr	r2, [pc, #80]	; (8000e48 <_sbrk+0x5c>)
 8000df6:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <_sbrk+0x60>)
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <_sbrk+0x64>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d102      	bne.n	8000e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e08:	4b11      	ldr	r3, [pc, #68]	; (8000e50 <_sbrk+0x64>)
 8000e0a:	4a12      	ldr	r2, [pc, #72]	; (8000e54 <_sbrk+0x68>)
 8000e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e0e:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <_sbrk+0x64>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d207      	bcs.n	8000e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e1c:	f001 ff78 	bl	8002d10 <__errno>
 8000e20:	4603      	mov	r3, r0
 8000e22:	220c      	movs	r2, #12
 8000e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e2a:	e009      	b.n	8000e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <_sbrk+0x64>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e32:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <_sbrk+0x64>)
 8000e3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3718      	adds	r7, #24
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	20020000 	.word	0x20020000
 8000e4c:	00000400 	.word	0x00000400
 8000e50:	2000011c 	.word	0x2000011c
 8000e54:	20000138 	.word	0x20000138

08000e58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e5c:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <SystemInit+0x20>)
 8000e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e62:	4a05      	ldr	r2, [pc, #20]	; (8000e78 <SystemInit+0x20>)
 8000e64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e80:	480d      	ldr	r0, [pc, #52]	; (8000eb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e82:	490e      	ldr	r1, [pc, #56]	; (8000ebc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e84:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e88:	e002      	b.n	8000e90 <LoopCopyDataInit>

08000e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8e:	3304      	adds	r3, #4

08000e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e94:	d3f9      	bcc.n	8000e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e96:	4a0b      	ldr	r2, [pc, #44]	; (8000ec4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e98:	4c0b      	ldr	r4, [pc, #44]	; (8000ec8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e9c:	e001      	b.n	8000ea2 <LoopFillZerobss>

08000e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea0:	3204      	adds	r2, #4

08000ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea4:	d3fb      	bcc.n	8000e9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ea6:	f7ff ffd7 	bl	8000e58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eaa:	f001 ff37 	bl	8002d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eae:	f7ff fceb 	bl	8000888 <main>
  bx  lr    
 8000eb2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000eb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ebc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ec0:	08003818 	.word	0x08003818
  ldr r2, =_sbss
 8000ec4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ec8:	20000134 	.word	0x20000134

08000ecc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ecc:	e7fe      	b.n	8000ecc <ADC_IRQHandler>
	...

08000ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ed4:	4b0e      	ldr	r3, [pc, #56]	; (8000f10 <HAL_Init+0x40>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	; (8000f10 <HAL_Init+0x40>)
 8000eda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ede:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <HAL_Init+0x40>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a0a      	ldr	r2, [pc, #40]	; (8000f10 <HAL_Init+0x40>)
 8000ee6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <HAL_Init+0x40>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a07      	ldr	r2, [pc, #28]	; (8000f10 <HAL_Init+0x40>)
 8000ef2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ef6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef8:	2003      	movs	r0, #3
 8000efa:	f000 f92b 	bl	8001154 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000efe:	2000      	movs	r0, #0
 8000f00:	f000 f808 	bl	8000f14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f04:	f7ff fe30 	bl	8000b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023c00 	.word	0x40023c00

08000f14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <HAL_InitTick+0x54>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_InitTick+0x58>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 f943 	bl	80011be <HAL_SYSTICK_Config>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e00e      	b.n	8000f60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2b0f      	cmp	r3, #15
 8000f46:	d80a      	bhi.n	8000f5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	6879      	ldr	r1, [r7, #4]
 8000f4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f50:	f000 f90b 	bl	800116a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f54:	4a06      	ldr	r2, [pc, #24]	; (8000f70 <HAL_InitTick+0x5c>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	e000      	b.n	8000f60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000008 	.word	0x20000008
 8000f70:	20000004 	.word	0x20000004

08000f74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <HAL_IncTick+0x20>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <HAL_IncTick+0x24>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4413      	add	r3, r2
 8000f84:	4a04      	ldr	r2, [pc, #16]	; (8000f98 <HAL_IncTick+0x24>)
 8000f86:	6013      	str	r3, [r2, #0]
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	20000008 	.word	0x20000008
 8000f98:	20000120 	.word	0x20000120

08000f9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa0:	4b03      	ldr	r3, [pc, #12]	; (8000fb0 <HAL_GetTick+0x14>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000120 	.word	0x20000120

08000fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fe6:	4a04      	ldr	r2, [pc, #16]	; (8000ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	60d3      	str	r3, [r2, #12]
}
 8000fec:	bf00      	nop
 8000fee:	3714      	adds	r7, #20
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001000:	4b04      	ldr	r3, [pc, #16]	; (8001014 <__NVIC_GetPriorityGrouping+0x18>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	0a1b      	lsrs	r3, r3, #8
 8001006:	f003 0307 	and.w	r3, r3, #7
}
 800100a:	4618      	mov	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	2b00      	cmp	r3, #0
 8001028:	db0b      	blt.n	8001042 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	f003 021f 	and.w	r2, r3, #31
 8001030:	4907      	ldr	r1, [pc, #28]	; (8001050 <__NVIC_EnableIRQ+0x38>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	095b      	lsrs	r3, r3, #5
 8001038:	2001      	movs	r0, #1
 800103a:	fa00 f202 	lsl.w	r2, r0, r2
 800103e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	e000e100 	.word	0xe000e100

08001054 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	6039      	str	r1, [r7, #0]
 800105e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001064:	2b00      	cmp	r3, #0
 8001066:	db0a      	blt.n	800107e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	b2da      	uxtb	r2, r3
 800106c:	490c      	ldr	r1, [pc, #48]	; (80010a0 <__NVIC_SetPriority+0x4c>)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	0112      	lsls	r2, r2, #4
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	440b      	add	r3, r1
 8001078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800107c:	e00a      	b.n	8001094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4908      	ldr	r1, [pc, #32]	; (80010a4 <__NVIC_SetPriority+0x50>)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	f003 030f 	and.w	r3, r3, #15
 800108a:	3b04      	subs	r3, #4
 800108c:	0112      	lsls	r2, r2, #4
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	440b      	add	r3, r1
 8001092:	761a      	strb	r2, [r3, #24]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000e100 	.word	0xe000e100
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b089      	sub	sp, #36	; 0x24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f1c3 0307 	rsb	r3, r3, #7
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	bf28      	it	cs
 80010c6:	2304      	movcs	r3, #4
 80010c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	3304      	adds	r3, #4
 80010ce:	2b06      	cmp	r3, #6
 80010d0:	d902      	bls.n	80010d8 <NVIC_EncodePriority+0x30>
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	3b03      	subs	r3, #3
 80010d6:	e000      	b.n	80010da <NVIC_EncodePriority+0x32>
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43da      	mvns	r2, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	401a      	ands	r2, r3
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa01 f303 	lsl.w	r3, r1, r3
 80010fa:	43d9      	mvns	r1, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001100:	4313      	orrs	r3, r2
         );
}
 8001102:	4618      	mov	r0, r3
 8001104:	3724      	adds	r7, #36	; 0x24
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
	...

08001110 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3b01      	subs	r3, #1
 800111c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001120:	d301      	bcc.n	8001126 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001122:	2301      	movs	r3, #1
 8001124:	e00f      	b.n	8001146 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001126:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <SysTick_Config+0x40>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3b01      	subs	r3, #1
 800112c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800112e:	210f      	movs	r1, #15
 8001130:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001134:	f7ff ff8e 	bl	8001054 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001138:	4b05      	ldr	r3, [pc, #20]	; (8001150 <SysTick_Config+0x40>)
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	4b04      	ldr	r3, [pc, #16]	; (8001150 <SysTick_Config+0x40>)
 8001140:	2207      	movs	r2, #7
 8001142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	e000e010 	.word	0xe000e010

08001154 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff ff29 	bl	8000fb4 <__NVIC_SetPriorityGrouping>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800116a:	b580      	push	{r7, lr}
 800116c:	b086      	sub	sp, #24
 800116e:	af00      	add	r7, sp, #0
 8001170:	4603      	mov	r3, r0
 8001172:	60b9      	str	r1, [r7, #8]
 8001174:	607a      	str	r2, [r7, #4]
 8001176:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800117c:	f7ff ff3e 	bl	8000ffc <__NVIC_GetPriorityGrouping>
 8001180:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	68b9      	ldr	r1, [r7, #8]
 8001186:	6978      	ldr	r0, [r7, #20]
 8001188:	f7ff ff8e 	bl	80010a8 <NVIC_EncodePriority>
 800118c:	4602      	mov	r2, r0
 800118e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001192:	4611      	mov	r1, r2
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ff5d 	bl	8001054 <__NVIC_SetPriority>
}
 800119a:	bf00      	nop
 800119c:	3718      	adds	r7, #24
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	4603      	mov	r3, r0
 80011aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff ff31 	bl	8001018 <__NVIC_EnableIRQ>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b082      	sub	sp, #8
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff ffa2 	bl	8001110 <SysTick_Config>
 80011cc:	4603      	mov	r3, r0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	; 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
 80011f2:	e165      	b.n	80014c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011f4:	2201      	movs	r2, #1
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	697a      	ldr	r2, [r7, #20]
 8001204:	4013      	ands	r3, r2
 8001206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	429a      	cmp	r2, r3
 800120e:	f040 8154 	bne.w	80014ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f003 0303 	and.w	r3, r3, #3
 800121a:	2b01      	cmp	r3, #1
 800121c:	d005      	beq.n	800122a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001226:	2b02      	cmp	r3, #2
 8001228:	d130      	bne.n	800128c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	2203      	movs	r2, #3
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	43db      	mvns	r3, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4013      	ands	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	68da      	ldr	r2, [r3, #12]
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4313      	orrs	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001260:	2201      	movs	r2, #1
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	091b      	lsrs	r3, r3, #4
 8001276:	f003 0201 	and.w	r2, r3, #1
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f003 0303 	and.w	r3, r3, #3
 8001294:	2b03      	cmp	r3, #3
 8001296:	d017      	beq.n	80012c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	2203      	movs	r2, #3
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	4013      	ands	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	689a      	ldr	r2, [r3, #8]
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d123      	bne.n	800131c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	08da      	lsrs	r2, r3, #3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	3208      	adds	r2, #8
 80012dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	220f      	movs	r2, #15
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	43db      	mvns	r3, r3
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	4013      	ands	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	691a      	ldr	r2, [r3, #16]
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	08da      	lsrs	r2, r3, #3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3208      	adds	r2, #8
 8001316:	69b9      	ldr	r1, [r7, #24]
 8001318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	2203      	movs	r2, #3
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4013      	ands	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0203 	and.w	r2, r3, #3
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 80ae 	beq.w	80014ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	4b5d      	ldr	r3, [pc, #372]	; (80014d8 <HAL_GPIO_Init+0x300>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001366:	4a5c      	ldr	r2, [pc, #368]	; (80014d8 <HAL_GPIO_Init+0x300>)
 8001368:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800136c:	6453      	str	r3, [r2, #68]	; 0x44
 800136e:	4b5a      	ldr	r3, [pc, #360]	; (80014d8 <HAL_GPIO_Init+0x300>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001372:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800137a:	4a58      	ldr	r2, [pc, #352]	; (80014dc <HAL_GPIO_Init+0x304>)
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	089b      	lsrs	r3, r3, #2
 8001380:	3302      	adds	r3, #2
 8001382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	f003 0303 	and.w	r3, r3, #3
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	220f      	movs	r2, #15
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4013      	ands	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a4f      	ldr	r2, [pc, #316]	; (80014e0 <HAL_GPIO_Init+0x308>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d025      	beq.n	80013f2 <HAL_GPIO_Init+0x21a>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a4e      	ldr	r2, [pc, #312]	; (80014e4 <HAL_GPIO_Init+0x30c>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d01f      	beq.n	80013ee <HAL_GPIO_Init+0x216>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a4d      	ldr	r2, [pc, #308]	; (80014e8 <HAL_GPIO_Init+0x310>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d019      	beq.n	80013ea <HAL_GPIO_Init+0x212>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a4c      	ldr	r2, [pc, #304]	; (80014ec <HAL_GPIO_Init+0x314>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d013      	beq.n	80013e6 <HAL_GPIO_Init+0x20e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a4b      	ldr	r2, [pc, #300]	; (80014f0 <HAL_GPIO_Init+0x318>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d00d      	beq.n	80013e2 <HAL_GPIO_Init+0x20a>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a4a      	ldr	r2, [pc, #296]	; (80014f4 <HAL_GPIO_Init+0x31c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d007      	beq.n	80013de <HAL_GPIO_Init+0x206>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a49      	ldr	r2, [pc, #292]	; (80014f8 <HAL_GPIO_Init+0x320>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d101      	bne.n	80013da <HAL_GPIO_Init+0x202>
 80013d6:	2306      	movs	r3, #6
 80013d8:	e00c      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013da:	2307      	movs	r3, #7
 80013dc:	e00a      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013de:	2305      	movs	r3, #5
 80013e0:	e008      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013e2:	2304      	movs	r3, #4
 80013e4:	e006      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013e6:	2303      	movs	r3, #3
 80013e8:	e004      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013ea:	2302      	movs	r3, #2
 80013ec:	e002      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013ee:	2301      	movs	r3, #1
 80013f0:	e000      	b.n	80013f4 <HAL_GPIO_Init+0x21c>
 80013f2:	2300      	movs	r3, #0
 80013f4:	69fa      	ldr	r2, [r7, #28]
 80013f6:	f002 0203 	and.w	r2, r2, #3
 80013fa:	0092      	lsls	r2, r2, #2
 80013fc:	4093      	lsls	r3, r2
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001404:	4935      	ldr	r1, [pc, #212]	; (80014dc <HAL_GPIO_Init+0x304>)
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	089b      	lsrs	r3, r3, #2
 800140a:	3302      	adds	r3, #2
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001412:	4b3a      	ldr	r3, [pc, #232]	; (80014fc <HAL_GPIO_Init+0x324>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	43db      	mvns	r3, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4013      	ands	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001436:	4a31      	ldr	r2, [pc, #196]	; (80014fc <HAL_GPIO_Init+0x324>)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800143c:	4b2f      	ldr	r3, [pc, #188]	; (80014fc <HAL_GPIO_Init+0x324>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	4313      	orrs	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001460:	4a26      	ldr	r2, [pc, #152]	; (80014fc <HAL_GPIO_Init+0x324>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001466:	4b25      	ldr	r3, [pc, #148]	; (80014fc <HAL_GPIO_Init+0x324>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4313      	orrs	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800148a:	4a1c      	ldr	r2, [pc, #112]	; (80014fc <HAL_GPIO_Init+0x324>)
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001490:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <HAL_GPIO_Init+0x324>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	43db      	mvns	r3, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014b4:	4a11      	ldr	r2, [pc, #68]	; (80014fc <HAL_GPIO_Init+0x324>)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3301      	adds	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	2b0f      	cmp	r3, #15
 80014c4:	f67f ae96 	bls.w	80011f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014c8:	bf00      	nop
 80014ca:	bf00      	nop
 80014cc:	3724      	adds	r7, #36	; 0x24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40013800 	.word	0x40013800
 80014e0:	40020000 	.word	0x40020000
 80014e4:	40020400 	.word	0x40020400
 80014e8:	40020800 	.word	0x40020800
 80014ec:	40020c00 	.word	0x40020c00
 80014f0:	40021000 	.word	0x40021000
 80014f4:	40021400 	.word	0x40021400
 80014f8:	40021800 	.word	0x40021800
 80014fc:	40013c00 	.word	0x40013c00

08001500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	807b      	strh	r3, [r7, #2]
 800150c:	4613      	mov	r3, r2
 800150e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001510:	787b      	ldrb	r3, [r7, #1]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001516:	887a      	ldrh	r2, [r7, #2]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800151c:	e003      	b.n	8001526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800151e:	887b      	ldrh	r3, [r7, #2]
 8001520:	041a      	lsls	r2, r3, #16
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	619a      	str	r2, [r3, #24]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
	...

08001534 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001540:	695a      	ldr	r2, [r3, #20]
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d006      	beq.n	8001558 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800154a:	4a05      	ldr	r2, [pc, #20]	; (8001560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	4618      	mov	r0, r3
 8001554:	f000 f806 	bl	8001564 <HAL_GPIO_EXTI_Callback>
  }
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40013c00 	.word	0x40013c00

08001564 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0cc      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001590:	4b68      	ldr	r3, [pc, #416]	; (8001734 <HAL_RCC_ClockConfig+0x1b8>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d90c      	bls.n	80015b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800159e:	4b65      	ldr	r3, [pc, #404]	; (8001734 <HAL_RCC_ClockConfig+0x1b8>)
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a6:	4b63      	ldr	r3, [pc, #396]	; (8001734 <HAL_RCC_ClockConfig+0x1b8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d001      	beq.n	80015b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e0b8      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d020      	beq.n	8001606 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015d0:	4b59      	ldr	r3, [pc, #356]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	4a58      	ldr	r2, [pc, #352]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0308 	and.w	r3, r3, #8
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d005      	beq.n	80015f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015e8:	4b53      	ldr	r3, [pc, #332]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	4a52      	ldr	r2, [pc, #328]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80015ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015f4:	4b50      	ldr	r3, [pc, #320]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	494d      	ldr	r1, [pc, #308]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 8001602:	4313      	orrs	r3, r2
 8001604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	2b00      	cmp	r3, #0
 8001610:	d044      	beq.n	800169c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d107      	bne.n	800162a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161a:	4b47      	ldr	r3, [pc, #284]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d119      	bne.n	800165a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e07f      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	2b02      	cmp	r3, #2
 8001630:	d003      	beq.n	800163a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001636:	2b03      	cmp	r3, #3
 8001638:	d107      	bne.n	800164a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800163a:	4b3f      	ldr	r3, [pc, #252]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d109      	bne.n	800165a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e06f      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800164a:	4b3b      	ldr	r3, [pc, #236]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e067      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800165a:	4b37      	ldr	r3, [pc, #220]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f023 0203 	bic.w	r2, r3, #3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	4934      	ldr	r1, [pc, #208]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 8001668:	4313      	orrs	r3, r2
 800166a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800166c:	f7ff fc96 	bl	8000f9c <HAL_GetTick>
 8001670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001672:	e00a      	b.n	800168a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001674:	f7ff fc92 	bl	8000f9c <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001682:	4293      	cmp	r3, r2
 8001684:	d901      	bls.n	800168a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e04f      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168a:	4b2b      	ldr	r3, [pc, #172]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f003 020c 	and.w	r2, r3, #12
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	429a      	cmp	r2, r3
 800169a:	d1eb      	bne.n	8001674 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800169c:	4b25      	ldr	r3, [pc, #148]	; (8001734 <HAL_RCC_ClockConfig+0x1b8>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 030f 	and.w	r3, r3, #15
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d20c      	bcs.n	80016c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016aa:	4b22      	ldr	r3, [pc, #136]	; (8001734 <HAL_RCC_ClockConfig+0x1b8>)
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	b2d2      	uxtb	r2, r2
 80016b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b2:	4b20      	ldr	r3, [pc, #128]	; (8001734 <HAL_RCC_ClockConfig+0x1b8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e032      	b.n	800172a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0304 	and.w	r3, r3, #4
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d008      	beq.n	80016e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016d0:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	4916      	ldr	r1, [pc, #88]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d009      	beq.n	8001702 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	490e      	ldr	r1, [pc, #56]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001702:	f000 f855 	bl	80017b0 <HAL_RCC_GetSysClockFreq>
 8001706:	4602      	mov	r2, r0
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	091b      	lsrs	r3, r3, #4
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	490a      	ldr	r1, [pc, #40]	; (800173c <HAL_RCC_ClockConfig+0x1c0>)
 8001714:	5ccb      	ldrb	r3, [r1, r3]
 8001716:	fa22 f303 	lsr.w	r3, r2, r3
 800171a:	4a09      	ldr	r2, [pc, #36]	; (8001740 <HAL_RCC_ClockConfig+0x1c4>)
 800171c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <HAL_RCC_ClockConfig+0x1c8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fbf6 	bl	8000f14 <HAL_InitTick>

  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023c00 	.word	0x40023c00
 8001738:	40023800 	.word	0x40023800
 800173c:	0800378c 	.word	0x0800378c
 8001740:	20000000 	.word	0x20000000
 8001744:	20000004 	.word	0x20000004

08001748 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800174c:	4b03      	ldr	r3, [pc, #12]	; (800175c <HAL_RCC_GetHCLKFreq+0x14>)
 800174e:	681b      	ldr	r3, [r3, #0]
}
 8001750:	4618      	mov	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000000 	.word	0x20000000

08001760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001764:	f7ff fff0 	bl	8001748 <HAL_RCC_GetHCLKFreq>
 8001768:	4602      	mov	r2, r0
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_RCC_GetPCLK1Freq+0x20>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	0a9b      	lsrs	r3, r3, #10
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	4903      	ldr	r1, [pc, #12]	; (8001784 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001776:	5ccb      	ldrb	r3, [r1, r3]
 8001778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800177c:	4618      	mov	r0, r3
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40023800 	.word	0x40023800
 8001784:	0800379c 	.word	0x0800379c

08001788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800178c:	f7ff ffdc 	bl	8001748 <HAL_RCC_GetHCLKFreq>
 8001790:	4602      	mov	r2, r0
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	0b5b      	lsrs	r3, r3, #13
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	4903      	ldr	r1, [pc, #12]	; (80017ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800179e:	5ccb      	ldrb	r3, [r1, r3]
 80017a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40023800 	.word	0x40023800
 80017ac:	0800379c 	.word	0x0800379c

080017b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017b4:	b0ae      	sub	sp, #184	; 0xb8
 80017b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80017be:	2300      	movs	r3, #0
 80017c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017d6:	4bcb      	ldr	r3, [pc, #812]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	f200 8206 	bhi.w	8001bf0 <HAL_RCC_GetSysClockFreq+0x440>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <HAL_RCC_GetSysClockFreq+0x3c>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	08001821 	.word	0x08001821
 80017f0:	08001bf1 	.word	0x08001bf1
 80017f4:	08001bf1 	.word	0x08001bf1
 80017f8:	08001bf1 	.word	0x08001bf1
 80017fc:	08001829 	.word	0x08001829
 8001800:	08001bf1 	.word	0x08001bf1
 8001804:	08001bf1 	.word	0x08001bf1
 8001808:	08001bf1 	.word	0x08001bf1
 800180c:	08001831 	.word	0x08001831
 8001810:	08001bf1 	.word	0x08001bf1
 8001814:	08001bf1 	.word	0x08001bf1
 8001818:	08001bf1 	.word	0x08001bf1
 800181c:	08001a21 	.word	0x08001a21
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001820:	4bb9      	ldr	r3, [pc, #740]	; (8001b08 <HAL_RCC_GetSysClockFreq+0x358>)
 8001822:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001826:	e1e7      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001828:	4bb8      	ldr	r3, [pc, #736]	; (8001b0c <HAL_RCC_GetSysClockFreq+0x35c>)
 800182a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800182e:	e1e3      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001830:	4bb4      	ldr	r3, [pc, #720]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001838:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183c:	4bb1      	ldr	r3, [pc, #708]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d071      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001848:	4bae      	ldr	r3, [pc, #696]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	099b      	lsrs	r3, r3, #6
 800184e:	2200      	movs	r2, #0
 8001850:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001854:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001858:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800185c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001860:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001864:	2300      	movs	r3, #0
 8001866:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800186a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800186e:	4622      	mov	r2, r4
 8001870:	462b      	mov	r3, r5
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f04f 0100 	mov.w	r1, #0
 800187a:	0159      	lsls	r1, r3, #5
 800187c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001880:	0150      	lsls	r0, r2, #5
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4621      	mov	r1, r4
 8001888:	1a51      	subs	r1, r2, r1
 800188a:	6439      	str	r1, [r7, #64]	; 0x40
 800188c:	4629      	mov	r1, r5
 800188e:	eb63 0301 	sbc.w	r3, r3, r1
 8001892:	647b      	str	r3, [r7, #68]	; 0x44
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80018a0:	4649      	mov	r1, r9
 80018a2:	018b      	lsls	r3, r1, #6
 80018a4:	4641      	mov	r1, r8
 80018a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018aa:	4641      	mov	r1, r8
 80018ac:	018a      	lsls	r2, r1, #6
 80018ae:	4641      	mov	r1, r8
 80018b0:	1a51      	subs	r1, r2, r1
 80018b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80018b4:	4649      	mov	r1, r9
 80018b6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80018c8:	4649      	mov	r1, r9
 80018ca:	00cb      	lsls	r3, r1, #3
 80018cc:	4641      	mov	r1, r8
 80018ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80018d2:	4641      	mov	r1, r8
 80018d4:	00ca      	lsls	r2, r1, #3
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	4603      	mov	r3, r0
 80018dc:	4622      	mov	r2, r4
 80018de:	189b      	adds	r3, r3, r2
 80018e0:	633b      	str	r3, [r7, #48]	; 0x30
 80018e2:	462b      	mov	r3, r5
 80018e4:	460a      	mov	r2, r1
 80018e6:	eb42 0303 	adc.w	r3, r2, r3
 80018ea:	637b      	str	r3, [r7, #52]	; 0x34
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80018f8:	4629      	mov	r1, r5
 80018fa:	024b      	lsls	r3, r1, #9
 80018fc:	4621      	mov	r1, r4
 80018fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001902:	4621      	mov	r1, r4
 8001904:	024a      	lsls	r2, r1, #9
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800190e:	2200      	movs	r2, #0
 8001910:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001914:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001918:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800191c:	f7fe fc72 	bl	8000204 <__aeabi_uldivmod>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4613      	mov	r3, r2
 8001926:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800192a:	e067      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192c:	4b75      	ldr	r3, [pc, #468]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	099b      	lsrs	r3, r3, #6
 8001932:	2200      	movs	r2, #0
 8001934:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001938:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800193c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001944:	67bb      	str	r3, [r7, #120]	; 0x78
 8001946:	2300      	movs	r3, #0
 8001948:	67fb      	str	r3, [r7, #124]	; 0x7c
 800194a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800194e:	4622      	mov	r2, r4
 8001950:	462b      	mov	r3, r5
 8001952:	f04f 0000 	mov.w	r0, #0
 8001956:	f04f 0100 	mov.w	r1, #0
 800195a:	0159      	lsls	r1, r3, #5
 800195c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001960:	0150      	lsls	r0, r2, #5
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4621      	mov	r1, r4
 8001968:	1a51      	subs	r1, r2, r1
 800196a:	62b9      	str	r1, [r7, #40]	; 0x28
 800196c:	4629      	mov	r1, r5
 800196e:	eb63 0301 	sbc.w	r3, r3, r1
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001980:	4649      	mov	r1, r9
 8001982:	018b      	lsls	r3, r1, #6
 8001984:	4641      	mov	r1, r8
 8001986:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800198a:	4641      	mov	r1, r8
 800198c:	018a      	lsls	r2, r1, #6
 800198e:	4641      	mov	r1, r8
 8001990:	ebb2 0a01 	subs.w	sl, r2, r1
 8001994:	4649      	mov	r1, r9
 8001996:	eb63 0b01 	sbc.w	fp, r3, r1
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019a6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80019aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80019ae:	4692      	mov	sl, r2
 80019b0:	469b      	mov	fp, r3
 80019b2:	4623      	mov	r3, r4
 80019b4:	eb1a 0303 	adds.w	r3, sl, r3
 80019b8:	623b      	str	r3, [r7, #32]
 80019ba:	462b      	mov	r3, r5
 80019bc:	eb4b 0303 	adc.w	r3, fp, r3
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80019ce:	4629      	mov	r1, r5
 80019d0:	028b      	lsls	r3, r1, #10
 80019d2:	4621      	mov	r1, r4
 80019d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019d8:	4621      	mov	r1, r4
 80019da:	028a      	lsls	r2, r1, #10
 80019dc:	4610      	mov	r0, r2
 80019de:	4619      	mov	r1, r3
 80019e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019e4:	2200      	movs	r2, #0
 80019e6:	673b      	str	r3, [r7, #112]	; 0x70
 80019e8:	677a      	str	r2, [r7, #116]	; 0x74
 80019ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80019ee:	f7fe fc09 	bl	8000204 <__aeabi_uldivmod>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4613      	mov	r3, r2
 80019f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019fc:	4b41      	ldr	r3, [pc, #260]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	0c1b      	lsrs	r3, r3, #16
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	3301      	adds	r3, #1
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001a0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001a12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001a1e:	e0eb      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a20:	4b38      	ldr	r3, [pc, #224]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a2c:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d06b      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a38:	4b32      	ldr	r3, [pc, #200]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	099b      	lsrs	r3, r3, #6
 8001a3e:	2200      	movs	r2, #0
 8001a40:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001a44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a4a:	663b      	str	r3, [r7, #96]	; 0x60
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	667b      	str	r3, [r7, #100]	; 0x64
 8001a50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001a54:	4622      	mov	r2, r4
 8001a56:	462b      	mov	r3, r5
 8001a58:	f04f 0000 	mov.w	r0, #0
 8001a5c:	f04f 0100 	mov.w	r1, #0
 8001a60:	0159      	lsls	r1, r3, #5
 8001a62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a66:	0150      	lsls	r0, r2, #5
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4621      	mov	r1, r4
 8001a6e:	1a51      	subs	r1, r2, r1
 8001a70:	61b9      	str	r1, [r7, #24]
 8001a72:	4629      	mov	r1, r5
 8001a74:	eb63 0301 	sbc.w	r3, r3, r1
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001a86:	4659      	mov	r1, fp
 8001a88:	018b      	lsls	r3, r1, #6
 8001a8a:	4651      	mov	r1, sl
 8001a8c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a90:	4651      	mov	r1, sl
 8001a92:	018a      	lsls	r2, r1, #6
 8001a94:	4651      	mov	r1, sl
 8001a96:	ebb2 0801 	subs.w	r8, r2, r1
 8001a9a:	4659      	mov	r1, fp
 8001a9c:	eb63 0901 	sbc.w	r9, r3, r1
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ab0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ab4:	4690      	mov	r8, r2
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	4623      	mov	r3, r4
 8001aba:	eb18 0303 	adds.w	r3, r8, r3
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	462b      	mov	r3, r5
 8001ac2:	eb49 0303 	adc.w	r3, r9, r3
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	024b      	lsls	r3, r1, #9
 8001ad8:	4621      	mov	r1, r4
 8001ada:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ade:	4621      	mov	r1, r4
 8001ae0:	024a      	lsls	r2, r1, #9
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001aea:	2200      	movs	r2, #0
 8001aec:	65bb      	str	r3, [r7, #88]	; 0x58
 8001aee:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001af0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001af4:	f7fe fb86 	bl	8000204 <__aeabi_uldivmod>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4613      	mov	r3, r2
 8001afe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001b02:	e065      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x420>
 8001b04:	40023800 	.word	0x40023800
 8001b08:	00f42400 	.word	0x00f42400
 8001b0c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b10:	4b3d      	ldr	r3, [pc, #244]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	099b      	lsrs	r3, r3, #6
 8001b16:	2200      	movs	r2, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b20:	653b      	str	r3, [r7, #80]	; 0x50
 8001b22:	2300      	movs	r3, #0
 8001b24:	657b      	str	r3, [r7, #84]	; 0x54
 8001b26:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001b2a:	4642      	mov	r2, r8
 8001b2c:	464b      	mov	r3, r9
 8001b2e:	f04f 0000 	mov.w	r0, #0
 8001b32:	f04f 0100 	mov.w	r1, #0
 8001b36:	0159      	lsls	r1, r3, #5
 8001b38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b3c:	0150      	lsls	r0, r2, #5
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4641      	mov	r1, r8
 8001b44:	1a51      	subs	r1, r2, r1
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	4649      	mov	r1, r9
 8001b4a:	eb63 0301 	sbc.w	r3, r3, r1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b5c:	4659      	mov	r1, fp
 8001b5e:	018b      	lsls	r3, r1, #6
 8001b60:	4651      	mov	r1, sl
 8001b62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b66:	4651      	mov	r1, sl
 8001b68:	018a      	lsls	r2, r1, #6
 8001b6a:	4651      	mov	r1, sl
 8001b6c:	1a54      	subs	r4, r2, r1
 8001b6e:	4659      	mov	r1, fp
 8001b70:	eb63 0501 	sbc.w	r5, r3, r1
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	00eb      	lsls	r3, r5, #3
 8001b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b82:	00e2      	lsls	r2, r4, #3
 8001b84:	4614      	mov	r4, r2
 8001b86:	461d      	mov	r5, r3
 8001b88:	4643      	mov	r3, r8
 8001b8a:	18e3      	adds	r3, r4, r3
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	464b      	mov	r3, r9
 8001b90:	eb45 0303 	adc.w	r3, r5, r3
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	028b      	lsls	r3, r1, #10
 8001ba6:	4621      	mov	r1, r4
 8001ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bac:	4621      	mov	r1, r4
 8001bae:	028a      	lsls	r2, r1, #10
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001bb8:	2200      	movs	r2, #0
 8001bba:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bbc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001bbe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001bc2:	f7fe fb1f 	bl	8000204 <__aeabi_uldivmod>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4613      	mov	r3, r2
 8001bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x458>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	0f1b      	lsrs	r3, r3, #28
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001be2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bee:	e003      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	37b8      	adds	r7, #184	; 0xb8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	00f42400 	.word	0x00f42400

08001c10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e28d      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 8083 	beq.w	8001d36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001c30:	4b94      	ldr	r3, [pc, #592]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d019      	beq.n	8001c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c3c:	4b91      	ldr	r3, [pc, #580]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d106      	bne.n	8001c56 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c48:	4b8e      	ldr	r3, [pc, #568]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c54:	d00c      	beq.n	8001c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c56:	4b8b      	ldr	r3, [pc, #556]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c5e:	2b0c      	cmp	r3, #12
 8001c60:	d112      	bne.n	8001c88 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c62:	4b88      	ldr	r3, [pc, #544]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c6e:	d10b      	bne.n	8001c88 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c70:	4b84      	ldr	r3, [pc, #528]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d05b      	beq.n	8001d34 <HAL_RCC_OscConfig+0x124>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d157      	bne.n	8001d34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e25a      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c90:	d106      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x90>
 8001c92:	4b7c      	ldr	r3, [pc, #496]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a7b      	ldr	r2, [pc, #492]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e01d      	b.n	8001cdc <HAL_RCC_OscConfig+0xcc>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0xb4>
 8001caa:	4b76      	ldr	r3, [pc, #472]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a75      	ldr	r2, [pc, #468]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	4b73      	ldr	r3, [pc, #460]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a72      	ldr	r2, [pc, #456]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	e00b      	b.n	8001cdc <HAL_RCC_OscConfig+0xcc>
 8001cc4:	4b6f      	ldr	r3, [pc, #444]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a6e      	ldr	r2, [pc, #440]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b6c      	ldr	r3, [pc, #432]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a6b      	ldr	r2, [pc, #428]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d013      	beq.n	8001d0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7ff f95a 	bl	8000f9c <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cec:	f7ff f956 	bl	8000f9c <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b64      	cmp	r3, #100	; 0x64
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e21f      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfe:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f0      	beq.n	8001cec <HAL_RCC_OscConfig+0xdc>
 8001d0a:	e014      	b.n	8001d36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0c:	f7ff f946 	bl	8000f9c <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d14:	f7ff f942 	bl	8000f9c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b64      	cmp	r3, #100	; 0x64
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e20b      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d26:	4b57      	ldr	r3, [pc, #348]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x104>
 8001d32:	e000      	b.n	8001d36 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d06f      	beq.n	8001e22 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d42:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d017      	beq.n	8001d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d4e:	4b4d      	ldr	r3, [pc, #308]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d105      	bne.n	8001d66 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d5a:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00b      	beq.n	8001d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d66:	4b47      	ldr	r3, [pc, #284]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d6e:	2b0c      	cmp	r3, #12
 8001d70:	d11c      	bne.n	8001dac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d72:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d116      	bne.n	8001dac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d7e:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d005      	beq.n	8001d96 <HAL_RCC_OscConfig+0x186>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e1d3      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d96:	4b3b      	ldr	r3, [pc, #236]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	4937      	ldr	r1, [pc, #220]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001daa:	e03a      	b.n	8001e22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d020      	beq.n	8001df6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001db4:	4b34      	ldr	r3, [pc, #208]	; (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dba:	f7ff f8ef 	bl	8000f9c <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc2:	f7ff f8eb 	bl	8000f9c <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e1b4      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	4925      	ldr	r1, [pc, #148]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	600b      	str	r3, [r1, #0]
 8001df4:	e015      	b.n	8001e22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f8ce 	bl	8000f9c <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e04:	f7ff f8ca 	bl	8000f9c <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e193      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e16:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d036      	beq.n	8001e9c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d016      	beq.n	8001e64 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e3c:	f7ff f8ae 	bl	8000f9c <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e44:	f7ff f8aa 	bl	8000f9c <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e173      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0f0      	beq.n	8001e44 <HAL_RCC_OscConfig+0x234>
 8001e62:	e01b      	b.n	8001e9c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6a:	f7ff f897 	bl	8000f9c <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e70:	e00e      	b.n	8001e90 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e72:	f7ff f893 	bl	8000f9c <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d907      	bls.n	8001e90 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e15c      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
 8001e84:	40023800 	.word	0x40023800
 8001e88:	42470000 	.word	0x42470000
 8001e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e90:	4b8a      	ldr	r3, [pc, #552]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1ea      	bne.n	8001e72 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 8097 	beq.w	8001fd8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eae:	4b83      	ldr	r3, [pc, #524]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10f      	bne.n	8001eda <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	4b7f      	ldr	r3, [pc, #508]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a7e      	ldr	r2, [pc, #504]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b7c      	ldr	r3, [pc, #496]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eda:	4b79      	ldr	r3, [pc, #484]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d118      	bne.n	8001f18 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee6:	4b76      	ldr	r3, [pc, #472]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a75      	ldr	r2, [pc, #468]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef2:	f7ff f853 	bl	8000f9c <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efa:	f7ff f84f 	bl	8000f9c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e118      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0c:	4b6c      	ldr	r3, [pc, #432]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0f0      	beq.n	8001efa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d106      	bne.n	8001f2e <HAL_RCC_OscConfig+0x31e>
 8001f20:	4b66      	ldr	r3, [pc, #408]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f24:	4a65      	ldr	r2, [pc, #404]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f2c:	e01c      	b.n	8001f68 <HAL_RCC_OscConfig+0x358>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	d10c      	bne.n	8001f50 <HAL_RCC_OscConfig+0x340>
 8001f36:	4b61      	ldr	r3, [pc, #388]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f3a:	4a60      	ldr	r2, [pc, #384]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	6713      	str	r3, [r2, #112]	; 0x70
 8001f42:	4b5e      	ldr	r3, [pc, #376]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f46:	4a5d      	ldr	r2, [pc, #372]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f4e:	e00b      	b.n	8001f68 <HAL_RCC_OscConfig+0x358>
 8001f50:	4b5a      	ldr	r3, [pc, #360]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f54:	4a59      	ldr	r2, [pc, #356]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f5c:	4b57      	ldr	r3, [pc, #348]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f60:	4a56      	ldr	r2, [pc, #344]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f62:	f023 0304 	bic.w	r3, r3, #4
 8001f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d015      	beq.n	8001f9c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f70:	f7ff f814 	bl	8000f9c <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f78:	f7ff f810 	bl	8000f9c <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e0d7      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f8e:	4b4b      	ldr	r3, [pc, #300]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0ee      	beq.n	8001f78 <HAL_RCC_OscConfig+0x368>
 8001f9a:	e014      	b.n	8001fc6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9c:	f7fe fffe 	bl	8000f9c <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa4:	f7fe fffa 	bl	8000f9c <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e0c1      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fba:	4b40      	ldr	r3, [pc, #256]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1ee      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d105      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fcc:	4b3b      	ldr	r3, [pc, #236]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	4a3a      	ldr	r2, [pc, #232]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 80ad 	beq.w	800213c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fe2:	4b36      	ldr	r3, [pc, #216]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	d060      	beq.n	80020b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d145      	bne.n	8002082 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff6:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7fe ffce 	bl	8000f9c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002004:	f7fe ffca 	bl	8000f9c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e093      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	019b      	lsls	r3, r3, #6
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	3b01      	subs	r3, #1
 800203c:	041b      	lsls	r3, r3, #16
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002044:	061b      	lsls	r3, r3, #24
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	071b      	lsls	r3, r3, #28
 800204e:	491b      	ldr	r1, [pc, #108]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002054:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8002056:	2201      	movs	r2, #1
 8002058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205a:	f7fe ff9f 	bl	8000f9c <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002060:	e008      	b.n	8002074 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002062:	f7fe ff9b 	bl	8000f9c <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e064      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0f0      	beq.n	8002062 <HAL_RCC_OscConfig+0x452>
 8002080:	e05c      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002088:	f7fe ff88 	bl	8000f9c <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002090:	f7fe ff84 	bl	8000f9c <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e04d      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a2:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f0      	bne.n	8002090 <HAL_RCC_OscConfig+0x480>
 80020ae:	e045      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d107      	bne.n	80020c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e040      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40007000 	.word	0x40007000
 80020c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020c8:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <HAL_RCC_OscConfig+0x538>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d030      	beq.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d129      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d122      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020f8:	4013      	ands	r3, r2
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002100:	4293      	cmp	r3, r2
 8002102:	d119      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210e:	085b      	lsrs	r3, r3, #1
 8002110:	3b01      	subs	r3, #1
 8002112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002114:	429a      	cmp	r2, r3
 8002116:	d10f      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002124:	429a      	cmp	r2, r3
 8002126:	d107      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002134:	429a      	cmp	r2, r3
 8002136:	d001      	beq.n	800213c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800

0800214c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e041      	b.n	80021e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d106      	bne.n	8002178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7fe fd20 	bl	8000bb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2202      	movs	r2, #2
 800217c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3304      	adds	r3, #4
 8002188:	4619      	mov	r1, r3
 800218a:	4610      	mov	r0, r2
 800218c:	f000 f9ce 	bl	800252c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d001      	beq.n	8002204 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e04e      	b.n	80022a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f042 0201 	orr.w	r2, r2, #1
 800221a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a23      	ldr	r2, [pc, #140]	; (80022b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d022      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800222e:	d01d      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a1f      	ldr	r2, [pc, #124]	; (80022b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d018      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1e      	ldr	r2, [pc, #120]	; (80022b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d013      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a1c      	ldr	r2, [pc, #112]	; (80022bc <HAL_TIM_Base_Start_IT+0xd0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00e      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a1b      	ldr	r2, [pc, #108]	; (80022c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d009      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a19      	ldr	r2, [pc, #100]	; (80022c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d004      	beq.n	800226c <HAL_TIM_Base_Start_IT+0x80>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a18      	ldr	r2, [pc, #96]	; (80022c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d111      	bne.n	8002290 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2b06      	cmp	r3, #6
 800227c:	d010      	beq.n	80022a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 0201 	orr.w	r2, r2, #1
 800228c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800228e:	e007      	b.n	80022a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f042 0201 	orr.w	r2, r2, #1
 800229e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40010000 	.word	0x40010000
 80022b4:	40000400 	.word	0x40000400
 80022b8:	40000800 	.word	0x40000800
 80022bc:	40000c00 	.word	0x40000c00
 80022c0:	40010400 	.word	0x40010400
 80022c4:	40014000 	.word	0x40014000
 80022c8:	40001800 	.word	0x40001800

080022cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d122      	bne.n	8002328 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d11b      	bne.n	8002328 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f06f 0202 	mvn.w	r2, #2
 80022f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f8ee 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 8002314:	e005      	b.n	8002322 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f8e0 	bl	80024dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f8f1 	bl	8002504 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	f003 0304 	and.w	r3, r3, #4
 8002332:	2b04      	cmp	r3, #4
 8002334:	d122      	bne.n	800237c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b04      	cmp	r3, #4
 8002342:	d11b      	bne.n	800237c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f06f 0204 	mvn.w	r2, #4
 800234c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2202      	movs	r2, #2
 8002352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f8c4 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 8002368:	e005      	b.n	8002376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f8b6 	bl	80024dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f8c7 	bl	8002504 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b08      	cmp	r3, #8
 8002388:	d122      	bne.n	80023d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0308 	and.w	r3, r3, #8
 8002394:	2b08      	cmp	r3, #8
 8002396:	d11b      	bne.n	80023d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f06f 0208 	mvn.w	r2, #8
 80023a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2204      	movs	r2, #4
 80023a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d003      	beq.n	80023be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f89a 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 80023bc:	e005      	b.n	80023ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f88c 	bl	80024dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f89d 	bl	8002504 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	f003 0310 	and.w	r3, r3, #16
 80023da:	2b10      	cmp	r3, #16
 80023dc:	d122      	bne.n	8002424 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	f003 0310 	and.w	r3, r3, #16
 80023e8:	2b10      	cmp	r3, #16
 80023ea:	d11b      	bne.n	8002424 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f06f 0210 	mvn.w	r2, #16
 80023f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2208      	movs	r2, #8
 80023fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f870 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 8002410:	e005      	b.n	800241e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 f862 	bl	80024dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f873 	bl	8002504 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b01      	cmp	r3, #1
 8002430:	d10e      	bne.n	8002450 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f06f 0201 	mvn.w	r2, #1
 8002448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7fe f9f0 	bl	8000830 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800245a:	2b80      	cmp	r3, #128	; 0x80
 800245c:	d10e      	bne.n	800247c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002468:	2b80      	cmp	r3, #128	; 0x80
 800246a:	d107      	bne.n	800247c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f97e 	bl	8002778 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002486:	2b40      	cmp	r3, #64	; 0x40
 8002488:	d10e      	bne.n	80024a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002494:	2b40      	cmp	r3, #64	; 0x40
 8002496:	d107      	bne.n	80024a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f838 	bl	8002518 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	f003 0320 	and.w	r3, r3, #32
 80024b2:	2b20      	cmp	r3, #32
 80024b4:	d10e      	bne.n	80024d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0320 	and.w	r3, r3, #32
 80024c0:	2b20      	cmp	r3, #32
 80024c2:	d107      	bne.n	80024d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0220 	mvn.w	r2, #32
 80024cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f948 	bl	8002764 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024d4:	bf00      	nop
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a40      	ldr	r2, [pc, #256]	; (8002640 <TIM_Base_SetConfig+0x114>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d013      	beq.n	800256c <TIM_Base_SetConfig+0x40>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800254a:	d00f      	beq.n	800256c <TIM_Base_SetConfig+0x40>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a3d      	ldr	r2, [pc, #244]	; (8002644 <TIM_Base_SetConfig+0x118>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d00b      	beq.n	800256c <TIM_Base_SetConfig+0x40>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a3c      	ldr	r2, [pc, #240]	; (8002648 <TIM_Base_SetConfig+0x11c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d007      	beq.n	800256c <TIM_Base_SetConfig+0x40>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a3b      	ldr	r2, [pc, #236]	; (800264c <TIM_Base_SetConfig+0x120>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d003      	beq.n	800256c <TIM_Base_SetConfig+0x40>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a3a      	ldr	r2, [pc, #232]	; (8002650 <TIM_Base_SetConfig+0x124>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d108      	bne.n	800257e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002572:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	4313      	orrs	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a2f      	ldr	r2, [pc, #188]	; (8002640 <TIM_Base_SetConfig+0x114>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d02b      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800258c:	d027      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a2c      	ldr	r2, [pc, #176]	; (8002644 <TIM_Base_SetConfig+0x118>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d023      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a2b      	ldr	r2, [pc, #172]	; (8002648 <TIM_Base_SetConfig+0x11c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d01f      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a2a      	ldr	r2, [pc, #168]	; (800264c <TIM_Base_SetConfig+0x120>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d01b      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a29      	ldr	r2, [pc, #164]	; (8002650 <TIM_Base_SetConfig+0x124>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d017      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a28      	ldr	r2, [pc, #160]	; (8002654 <TIM_Base_SetConfig+0x128>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d013      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a27      	ldr	r2, [pc, #156]	; (8002658 <TIM_Base_SetConfig+0x12c>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d00f      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a26      	ldr	r2, [pc, #152]	; (800265c <TIM_Base_SetConfig+0x130>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00b      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a25      	ldr	r2, [pc, #148]	; (8002660 <TIM_Base_SetConfig+0x134>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d007      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a24      	ldr	r2, [pc, #144]	; (8002664 <TIM_Base_SetConfig+0x138>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d003      	beq.n	80025de <TIM_Base_SetConfig+0xb2>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a23      	ldr	r2, [pc, #140]	; (8002668 <TIM_Base_SetConfig+0x13c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d108      	bne.n	80025f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a0a      	ldr	r2, [pc, #40]	; (8002640 <TIM_Base_SetConfig+0x114>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d003      	beq.n	8002624 <TIM_Base_SetConfig+0xf8>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a0c      	ldr	r2, [pc, #48]	; (8002650 <TIM_Base_SetConfig+0x124>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d103      	bne.n	800262c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	615a      	str	r2, [r3, #20]
}
 8002632:	bf00      	nop
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	40010000 	.word	0x40010000
 8002644:	40000400 	.word	0x40000400
 8002648:	40000800 	.word	0x40000800
 800264c:	40000c00 	.word	0x40000c00
 8002650:	40010400 	.word	0x40010400
 8002654:	40014000 	.word	0x40014000
 8002658:	40014400 	.word	0x40014400
 800265c:	40014800 	.word	0x40014800
 8002660:	40001800 	.word	0x40001800
 8002664:	40001c00 	.word	0x40001c00
 8002668:	40002000 	.word	0x40002000

0800266c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800267c:	2b01      	cmp	r3, #1
 800267e:	d101      	bne.n	8002684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002680:	2302      	movs	r3, #2
 8002682:	e05a      	b.n	800273a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68fa      	ldr	r2, [r7, #12]
 80026bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a21      	ldr	r2, [pc, #132]	; (8002748 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d022      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d0:	d01d      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a1d      	ldr	r2, [pc, #116]	; (800274c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d018      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a1b      	ldr	r2, [pc, #108]	; (8002750 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d013      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1a      	ldr	r2, [pc, #104]	; (8002754 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d00e      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a18      	ldr	r2, [pc, #96]	; (8002758 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d009      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a17      	ldr	r2, [pc, #92]	; (800275c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d004      	beq.n	800270e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a15      	ldr	r2, [pc, #84]	; (8002760 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d10c      	bne.n	8002728 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002714:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	4313      	orrs	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40010000 	.word	0x40010000
 800274c:	40000400 	.word	0x40000400
 8002750:	40000800 	.word	0x40000800
 8002754:	40000c00 	.word	0x40000c00
 8002758:	40010400 	.word	0x40010400
 800275c:	40014000 	.word	0x40014000
 8002760:	40001800 	.word	0x40001800

08002764 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e03f      	b.n	800281e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7fe fa28 	bl	8000c08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2224      	movs	r2, #36	; 0x24
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 f829 	bl	8002828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695a      	ldr	r2, [r3, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68da      	ldr	r2, [r3, #12]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002804:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2220      	movs	r2, #32
 8002810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2220      	movs	r2, #32
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800282c:	b0c0      	sub	sp, #256	; 0x100
 800282e:	af00      	add	r7, sp, #0
 8002830:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002844:	68d9      	ldr	r1, [r3, #12]
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	ea40 0301 	orr.w	r3, r0, r1
 8002850:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	431a      	orrs	r2, r3
 8002860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	431a      	orrs	r2, r3
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	4313      	orrs	r3, r2
 8002870:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002880:	f021 010c 	bic.w	r1, r1, #12
 8002884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800288e:	430b      	orrs	r3, r1
 8002890:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800289e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028a2:	6999      	ldr	r1, [r3, #24]
 80028a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	ea40 0301 	orr.w	r3, r0, r1
 80028ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4b8f      	ldr	r3, [pc, #572]	; (8002af4 <UART_SetConfig+0x2cc>)
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d005      	beq.n	80028c8 <UART_SetConfig+0xa0>
 80028bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4b8d      	ldr	r3, [pc, #564]	; (8002af8 <UART_SetConfig+0x2d0>)
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d104      	bne.n	80028d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028c8:	f7fe ff5e 	bl	8001788 <HAL_RCC_GetPCLK2Freq>
 80028cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80028d0:	e003      	b.n	80028da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028d2:	f7fe ff45 	bl	8001760 <HAL_RCC_GetPCLK1Freq>
 80028d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028e4:	f040 810c 	bne.w	8002b00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028ec:	2200      	movs	r2, #0
 80028ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80028fa:	4622      	mov	r2, r4
 80028fc:	462b      	mov	r3, r5
 80028fe:	1891      	adds	r1, r2, r2
 8002900:	65b9      	str	r1, [r7, #88]	; 0x58
 8002902:	415b      	adcs	r3, r3
 8002904:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002906:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800290a:	4621      	mov	r1, r4
 800290c:	eb12 0801 	adds.w	r8, r2, r1
 8002910:	4629      	mov	r1, r5
 8002912:	eb43 0901 	adc.w	r9, r3, r1
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800292a:	4690      	mov	r8, r2
 800292c:	4699      	mov	r9, r3
 800292e:	4623      	mov	r3, r4
 8002930:	eb18 0303 	adds.w	r3, r8, r3
 8002934:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002938:	462b      	mov	r3, r5
 800293a:	eb49 0303 	adc.w	r3, r9, r3
 800293e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800294e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002952:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002956:	460b      	mov	r3, r1
 8002958:	18db      	adds	r3, r3, r3
 800295a:	653b      	str	r3, [r7, #80]	; 0x50
 800295c:	4613      	mov	r3, r2
 800295e:	eb42 0303 	adc.w	r3, r2, r3
 8002962:	657b      	str	r3, [r7, #84]	; 0x54
 8002964:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002968:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800296c:	f7fd fc4a 	bl	8000204 <__aeabi_uldivmod>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4b61      	ldr	r3, [pc, #388]	; (8002afc <UART_SetConfig+0x2d4>)
 8002976:	fba3 2302 	umull	r2, r3, r3, r2
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	011c      	lsls	r4, r3, #4
 800297e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002982:	2200      	movs	r2, #0
 8002984:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002988:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800298c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002990:	4642      	mov	r2, r8
 8002992:	464b      	mov	r3, r9
 8002994:	1891      	adds	r1, r2, r2
 8002996:	64b9      	str	r1, [r7, #72]	; 0x48
 8002998:	415b      	adcs	r3, r3
 800299a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800299c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80029a0:	4641      	mov	r1, r8
 80029a2:	eb12 0a01 	adds.w	sl, r2, r1
 80029a6:	4649      	mov	r1, r9
 80029a8:	eb43 0b01 	adc.w	fp, r3, r1
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029c0:	4692      	mov	sl, r2
 80029c2:	469b      	mov	fp, r3
 80029c4:	4643      	mov	r3, r8
 80029c6:	eb1a 0303 	adds.w	r3, sl, r3
 80029ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80029ce:	464b      	mov	r3, r9
 80029d0:	eb4b 0303 	adc.w	r3, fp, r3
 80029d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80029d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80029e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80029e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80029ec:	460b      	mov	r3, r1
 80029ee:	18db      	adds	r3, r3, r3
 80029f0:	643b      	str	r3, [r7, #64]	; 0x40
 80029f2:	4613      	mov	r3, r2
 80029f4:	eb42 0303 	adc.w	r3, r2, r3
 80029f8:	647b      	str	r3, [r7, #68]	; 0x44
 80029fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80029fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002a02:	f7fd fbff 	bl	8000204 <__aeabi_uldivmod>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	4b3b      	ldr	r3, [pc, #236]	; (8002afc <UART_SetConfig+0x2d4>)
 8002a0e:	fba3 2301 	umull	r2, r3, r3, r1
 8002a12:	095b      	lsrs	r3, r3, #5
 8002a14:	2264      	movs	r2, #100	; 0x64
 8002a16:	fb02 f303 	mul.w	r3, r2, r3
 8002a1a:	1acb      	subs	r3, r1, r3
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002a22:	4b36      	ldr	r3, [pc, #216]	; (8002afc <UART_SetConfig+0x2d4>)
 8002a24:	fba3 2302 	umull	r2, r3, r3, r2
 8002a28:	095b      	lsrs	r3, r3, #5
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a30:	441c      	add	r4, r3
 8002a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a36:	2200      	movs	r2, #0
 8002a38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a3c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002a40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002a44:	4642      	mov	r2, r8
 8002a46:	464b      	mov	r3, r9
 8002a48:	1891      	adds	r1, r2, r2
 8002a4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a4c:	415b      	adcs	r3, r3
 8002a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002a54:	4641      	mov	r1, r8
 8002a56:	1851      	adds	r1, r2, r1
 8002a58:	6339      	str	r1, [r7, #48]	; 0x30
 8002a5a:	4649      	mov	r1, r9
 8002a5c:	414b      	adcs	r3, r1
 8002a5e:	637b      	str	r3, [r7, #52]	; 0x34
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002a6c:	4659      	mov	r1, fp
 8002a6e:	00cb      	lsls	r3, r1, #3
 8002a70:	4651      	mov	r1, sl
 8002a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a76:	4651      	mov	r1, sl
 8002a78:	00ca      	lsls	r2, r1, #3
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4603      	mov	r3, r0
 8002a80:	4642      	mov	r2, r8
 8002a82:	189b      	adds	r3, r3, r2
 8002a84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a88:	464b      	mov	r3, r9
 8002a8a:	460a      	mov	r2, r1
 8002a8c:	eb42 0303 	adc.w	r3, r2, r3
 8002a90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002aa0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002aa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	18db      	adds	r3, r3, r3
 8002aac:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aae:	4613      	mov	r3, r2
 8002ab0:	eb42 0303 	adc.w	r3, r2, r3
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ab6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002aba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002abe:	f7fd fba1 	bl	8000204 <__aeabi_uldivmod>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4b0d      	ldr	r3, [pc, #52]	; (8002afc <UART_SetConfig+0x2d4>)
 8002ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8002acc:	095b      	lsrs	r3, r3, #5
 8002ace:	2164      	movs	r1, #100	; 0x64
 8002ad0:	fb01 f303 	mul.w	r3, r1, r3
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	3332      	adds	r3, #50	; 0x32
 8002ada:	4a08      	ldr	r2, [pc, #32]	; (8002afc <UART_SetConfig+0x2d4>)
 8002adc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae0:	095b      	lsrs	r3, r3, #5
 8002ae2:	f003 0207 	and.w	r2, r3, #7
 8002ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4422      	add	r2, r4
 8002aee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002af0:	e105      	b.n	8002cfe <UART_SetConfig+0x4d6>
 8002af2:	bf00      	nop
 8002af4:	40011000 	.word	0x40011000
 8002af8:	40011400 	.word	0x40011400
 8002afc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b04:	2200      	movs	r2, #0
 8002b06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002b0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002b0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002b12:	4642      	mov	r2, r8
 8002b14:	464b      	mov	r3, r9
 8002b16:	1891      	adds	r1, r2, r2
 8002b18:	6239      	str	r1, [r7, #32]
 8002b1a:	415b      	adcs	r3, r3
 8002b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b22:	4641      	mov	r1, r8
 8002b24:	1854      	adds	r4, r2, r1
 8002b26:	4649      	mov	r1, r9
 8002b28:	eb43 0501 	adc.w	r5, r3, r1
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	00eb      	lsls	r3, r5, #3
 8002b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b3a:	00e2      	lsls	r2, r4, #3
 8002b3c:	4614      	mov	r4, r2
 8002b3e:	461d      	mov	r5, r3
 8002b40:	4643      	mov	r3, r8
 8002b42:	18e3      	adds	r3, r4, r3
 8002b44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b48:	464b      	mov	r3, r9
 8002b4a:	eb45 0303 	adc.w	r3, r5, r3
 8002b4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002b5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b62:	f04f 0200 	mov.w	r2, #0
 8002b66:	f04f 0300 	mov.w	r3, #0
 8002b6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b6e:	4629      	mov	r1, r5
 8002b70:	008b      	lsls	r3, r1, #2
 8002b72:	4621      	mov	r1, r4
 8002b74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b78:	4621      	mov	r1, r4
 8002b7a:	008a      	lsls	r2, r1, #2
 8002b7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002b80:	f7fd fb40 	bl	8000204 <__aeabi_uldivmod>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4b60      	ldr	r3, [pc, #384]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8002b8e:	095b      	lsrs	r3, r3, #5
 8002b90:	011c      	lsls	r4, r3, #4
 8002b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b96:	2200      	movs	r2, #0
 8002b98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ba0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002ba4:	4642      	mov	r2, r8
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	1891      	adds	r1, r2, r2
 8002baa:	61b9      	str	r1, [r7, #24]
 8002bac:	415b      	adcs	r3, r3
 8002bae:	61fb      	str	r3, [r7, #28]
 8002bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bb4:	4641      	mov	r1, r8
 8002bb6:	1851      	adds	r1, r2, r1
 8002bb8:	6139      	str	r1, [r7, #16]
 8002bba:	4649      	mov	r1, r9
 8002bbc:	414b      	adcs	r3, r1
 8002bbe:	617b      	str	r3, [r7, #20]
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bcc:	4659      	mov	r1, fp
 8002bce:	00cb      	lsls	r3, r1, #3
 8002bd0:	4651      	mov	r1, sl
 8002bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bd6:	4651      	mov	r1, sl
 8002bd8:	00ca      	lsls	r2, r1, #3
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	4642      	mov	r2, r8
 8002be2:	189b      	adds	r3, r3, r2
 8002be4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002be8:	464b      	mov	r3, r9
 8002bea:	460a      	mov	r2, r1
 8002bec:	eb42 0303 	adc.w	r3, r2, r3
 8002bf0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	67bb      	str	r3, [r7, #120]	; 0x78
 8002bfe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	f04f 0300 	mov.w	r3, #0
 8002c08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002c0c:	4649      	mov	r1, r9
 8002c0e:	008b      	lsls	r3, r1, #2
 8002c10:	4641      	mov	r1, r8
 8002c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c16:	4641      	mov	r1, r8
 8002c18:	008a      	lsls	r2, r1, #2
 8002c1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002c1e:	f7fd faf1 	bl	8000204 <__aeabi_uldivmod>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4b39      	ldr	r3, [pc, #228]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002c28:	fba3 1302 	umull	r1, r3, r3, r2
 8002c2c:	095b      	lsrs	r3, r3, #5
 8002c2e:	2164      	movs	r1, #100	; 0x64
 8002c30:	fb01 f303 	mul.w	r3, r1, r3
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	3332      	adds	r3, #50	; 0x32
 8002c3a:	4a34      	ldr	r2, [pc, #208]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c40:	095b      	lsrs	r3, r3, #5
 8002c42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c46:	441c      	add	r4, r3
 8002c48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	673b      	str	r3, [r7, #112]	; 0x70
 8002c50:	677a      	str	r2, [r7, #116]	; 0x74
 8002c52:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002c56:	4642      	mov	r2, r8
 8002c58:	464b      	mov	r3, r9
 8002c5a:	1891      	adds	r1, r2, r2
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	415b      	adcs	r3, r3
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c66:	4641      	mov	r1, r8
 8002c68:	1851      	adds	r1, r2, r1
 8002c6a:	6039      	str	r1, [r7, #0]
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	414b      	adcs	r3, r1
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	f04f 0300 	mov.w	r3, #0
 8002c7a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c7e:	4659      	mov	r1, fp
 8002c80:	00cb      	lsls	r3, r1, #3
 8002c82:	4651      	mov	r1, sl
 8002c84:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c88:	4651      	mov	r1, sl
 8002c8a:	00ca      	lsls	r2, r1, #3
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4603      	mov	r3, r0
 8002c92:	4642      	mov	r2, r8
 8002c94:	189b      	adds	r3, r3, r2
 8002c96:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c98:	464b      	mov	r3, r9
 8002c9a:	460a      	mov	r2, r1
 8002c9c:	eb42 0303 	adc.w	r3, r2, r3
 8002ca0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	663b      	str	r3, [r7, #96]	; 0x60
 8002cac:	667a      	str	r2, [r7, #100]	; 0x64
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002cba:	4649      	mov	r1, r9
 8002cbc:	008b      	lsls	r3, r1, #2
 8002cbe:	4641      	mov	r1, r8
 8002cc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cc4:	4641      	mov	r1, r8
 8002cc6:	008a      	lsls	r2, r1, #2
 8002cc8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002ccc:	f7fd fa9a 	bl	8000204 <__aeabi_uldivmod>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002cd6:	fba3 1302 	umull	r1, r3, r3, r2
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2164      	movs	r1, #100	; 0x64
 8002cde:	fb01 f303 	mul.w	r3, r1, r3
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	3332      	adds	r3, #50	; 0x32
 8002ce8:	4a08      	ldr	r2, [pc, #32]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002cea:	fba2 2303 	umull	r2, r3, r2, r3
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	f003 020f 	and.w	r2, r3, #15
 8002cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4422      	add	r2, r4
 8002cfc:	609a      	str	r2, [r3, #8]
}
 8002cfe:	bf00      	nop
 8002d00:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002d04:	46bd      	mov	sp, r7
 8002d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d0a:	bf00      	nop
 8002d0c:	51eb851f 	.word	0x51eb851f

08002d10 <__errno>:
 8002d10:	4b01      	ldr	r3, [pc, #4]	; (8002d18 <__errno+0x8>)
 8002d12:	6818      	ldr	r0, [r3, #0]
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	2000000c 	.word	0x2000000c

08002d1c <__libc_init_array>:
 8002d1c:	b570      	push	{r4, r5, r6, lr}
 8002d1e:	4d0d      	ldr	r5, [pc, #52]	; (8002d54 <__libc_init_array+0x38>)
 8002d20:	4c0d      	ldr	r4, [pc, #52]	; (8002d58 <__libc_init_array+0x3c>)
 8002d22:	1b64      	subs	r4, r4, r5
 8002d24:	10a4      	asrs	r4, r4, #2
 8002d26:	2600      	movs	r6, #0
 8002d28:	42a6      	cmp	r6, r4
 8002d2a:	d109      	bne.n	8002d40 <__libc_init_array+0x24>
 8002d2c:	4d0b      	ldr	r5, [pc, #44]	; (8002d5c <__libc_init_array+0x40>)
 8002d2e:	4c0c      	ldr	r4, [pc, #48]	; (8002d60 <__libc_init_array+0x44>)
 8002d30:	f000 fd1e 	bl	8003770 <_init>
 8002d34:	1b64      	subs	r4, r4, r5
 8002d36:	10a4      	asrs	r4, r4, #2
 8002d38:	2600      	movs	r6, #0
 8002d3a:	42a6      	cmp	r6, r4
 8002d3c:	d105      	bne.n	8002d4a <__libc_init_array+0x2e>
 8002d3e:	bd70      	pop	{r4, r5, r6, pc}
 8002d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d44:	4798      	blx	r3
 8002d46:	3601      	adds	r6, #1
 8002d48:	e7ee      	b.n	8002d28 <__libc_init_array+0xc>
 8002d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d4e:	4798      	blx	r3
 8002d50:	3601      	adds	r6, #1
 8002d52:	e7f2      	b.n	8002d3a <__libc_init_array+0x1e>
 8002d54:	08003810 	.word	0x08003810
 8002d58:	08003810 	.word	0x08003810
 8002d5c:	08003810 	.word	0x08003810
 8002d60:	08003814 	.word	0x08003814

08002d64 <memset>:
 8002d64:	4402      	add	r2, r0
 8002d66:	4603      	mov	r3, r0
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d100      	bne.n	8002d6e <memset+0xa>
 8002d6c:	4770      	bx	lr
 8002d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d72:	e7f9      	b.n	8002d68 <memset+0x4>

08002d74 <_puts_r>:
 8002d74:	b570      	push	{r4, r5, r6, lr}
 8002d76:	460e      	mov	r6, r1
 8002d78:	4605      	mov	r5, r0
 8002d7a:	b118      	cbz	r0, 8002d84 <_puts_r+0x10>
 8002d7c:	6983      	ldr	r3, [r0, #24]
 8002d7e:	b90b      	cbnz	r3, 8002d84 <_puts_r+0x10>
 8002d80:	f000 fa48 	bl	8003214 <__sinit>
 8002d84:	69ab      	ldr	r3, [r5, #24]
 8002d86:	68ac      	ldr	r4, [r5, #8]
 8002d88:	b913      	cbnz	r3, 8002d90 <_puts_r+0x1c>
 8002d8a:	4628      	mov	r0, r5
 8002d8c:	f000 fa42 	bl	8003214 <__sinit>
 8002d90:	4b2c      	ldr	r3, [pc, #176]	; (8002e44 <_puts_r+0xd0>)
 8002d92:	429c      	cmp	r4, r3
 8002d94:	d120      	bne.n	8002dd8 <_puts_r+0x64>
 8002d96:	686c      	ldr	r4, [r5, #4]
 8002d98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d9a:	07db      	lsls	r3, r3, #31
 8002d9c:	d405      	bmi.n	8002daa <_puts_r+0x36>
 8002d9e:	89a3      	ldrh	r3, [r4, #12]
 8002da0:	0598      	lsls	r0, r3, #22
 8002da2:	d402      	bmi.n	8002daa <_puts_r+0x36>
 8002da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002da6:	f000 fad3 	bl	8003350 <__retarget_lock_acquire_recursive>
 8002daa:	89a3      	ldrh	r3, [r4, #12]
 8002dac:	0719      	lsls	r1, r3, #28
 8002dae:	d51d      	bpl.n	8002dec <_puts_r+0x78>
 8002db0:	6923      	ldr	r3, [r4, #16]
 8002db2:	b1db      	cbz	r3, 8002dec <_puts_r+0x78>
 8002db4:	3e01      	subs	r6, #1
 8002db6:	68a3      	ldr	r3, [r4, #8]
 8002db8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	60a3      	str	r3, [r4, #8]
 8002dc0:	bb39      	cbnz	r1, 8002e12 <_puts_r+0x9e>
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	da38      	bge.n	8002e38 <_puts_r+0xc4>
 8002dc6:	4622      	mov	r2, r4
 8002dc8:	210a      	movs	r1, #10
 8002dca:	4628      	mov	r0, r5
 8002dcc:	f000 f848 	bl	8002e60 <__swbuf_r>
 8002dd0:	3001      	adds	r0, #1
 8002dd2:	d011      	beq.n	8002df8 <_puts_r+0x84>
 8002dd4:	250a      	movs	r5, #10
 8002dd6:	e011      	b.n	8002dfc <_puts_r+0x88>
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	; (8002e48 <_puts_r+0xd4>)
 8002dda:	429c      	cmp	r4, r3
 8002ddc:	d101      	bne.n	8002de2 <_puts_r+0x6e>
 8002dde:	68ac      	ldr	r4, [r5, #8]
 8002de0:	e7da      	b.n	8002d98 <_puts_r+0x24>
 8002de2:	4b1a      	ldr	r3, [pc, #104]	; (8002e4c <_puts_r+0xd8>)
 8002de4:	429c      	cmp	r4, r3
 8002de6:	bf08      	it	eq
 8002de8:	68ec      	ldreq	r4, [r5, #12]
 8002dea:	e7d5      	b.n	8002d98 <_puts_r+0x24>
 8002dec:	4621      	mov	r1, r4
 8002dee:	4628      	mov	r0, r5
 8002df0:	f000 f888 	bl	8002f04 <__swsetup_r>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	d0dd      	beq.n	8002db4 <_puts_r+0x40>
 8002df8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002dfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002dfe:	07da      	lsls	r2, r3, #31
 8002e00:	d405      	bmi.n	8002e0e <_puts_r+0x9a>
 8002e02:	89a3      	ldrh	r3, [r4, #12]
 8002e04:	059b      	lsls	r3, r3, #22
 8002e06:	d402      	bmi.n	8002e0e <_puts_r+0x9a>
 8002e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e0a:	f000 faa2 	bl	8003352 <__retarget_lock_release_recursive>
 8002e0e:	4628      	mov	r0, r5
 8002e10:	bd70      	pop	{r4, r5, r6, pc}
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	da04      	bge.n	8002e20 <_puts_r+0xac>
 8002e16:	69a2      	ldr	r2, [r4, #24]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	dc06      	bgt.n	8002e2a <_puts_r+0xb6>
 8002e1c:	290a      	cmp	r1, #10
 8002e1e:	d004      	beq.n	8002e2a <_puts_r+0xb6>
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	1c5a      	adds	r2, r3, #1
 8002e24:	6022      	str	r2, [r4, #0]
 8002e26:	7019      	strb	r1, [r3, #0]
 8002e28:	e7c5      	b.n	8002db6 <_puts_r+0x42>
 8002e2a:	4622      	mov	r2, r4
 8002e2c:	4628      	mov	r0, r5
 8002e2e:	f000 f817 	bl	8002e60 <__swbuf_r>
 8002e32:	3001      	adds	r0, #1
 8002e34:	d1bf      	bne.n	8002db6 <_puts_r+0x42>
 8002e36:	e7df      	b.n	8002df8 <_puts_r+0x84>
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	250a      	movs	r5, #10
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	6022      	str	r2, [r4, #0]
 8002e40:	701d      	strb	r5, [r3, #0]
 8002e42:	e7db      	b.n	8002dfc <_puts_r+0x88>
 8002e44:	080037c8 	.word	0x080037c8
 8002e48:	080037e8 	.word	0x080037e8
 8002e4c:	080037a8 	.word	0x080037a8

08002e50 <puts>:
 8002e50:	4b02      	ldr	r3, [pc, #8]	; (8002e5c <puts+0xc>)
 8002e52:	4601      	mov	r1, r0
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	f7ff bf8d 	b.w	8002d74 <_puts_r>
 8002e5a:	bf00      	nop
 8002e5c:	2000000c 	.word	0x2000000c

08002e60 <__swbuf_r>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	460e      	mov	r6, r1
 8002e64:	4614      	mov	r4, r2
 8002e66:	4605      	mov	r5, r0
 8002e68:	b118      	cbz	r0, 8002e72 <__swbuf_r+0x12>
 8002e6a:	6983      	ldr	r3, [r0, #24]
 8002e6c:	b90b      	cbnz	r3, 8002e72 <__swbuf_r+0x12>
 8002e6e:	f000 f9d1 	bl	8003214 <__sinit>
 8002e72:	4b21      	ldr	r3, [pc, #132]	; (8002ef8 <__swbuf_r+0x98>)
 8002e74:	429c      	cmp	r4, r3
 8002e76:	d12b      	bne.n	8002ed0 <__swbuf_r+0x70>
 8002e78:	686c      	ldr	r4, [r5, #4]
 8002e7a:	69a3      	ldr	r3, [r4, #24]
 8002e7c:	60a3      	str	r3, [r4, #8]
 8002e7e:	89a3      	ldrh	r3, [r4, #12]
 8002e80:	071a      	lsls	r2, r3, #28
 8002e82:	d52f      	bpl.n	8002ee4 <__swbuf_r+0x84>
 8002e84:	6923      	ldr	r3, [r4, #16]
 8002e86:	b36b      	cbz	r3, 8002ee4 <__swbuf_r+0x84>
 8002e88:	6923      	ldr	r3, [r4, #16]
 8002e8a:	6820      	ldr	r0, [r4, #0]
 8002e8c:	1ac0      	subs	r0, r0, r3
 8002e8e:	6963      	ldr	r3, [r4, #20]
 8002e90:	b2f6      	uxtb	r6, r6
 8002e92:	4283      	cmp	r3, r0
 8002e94:	4637      	mov	r7, r6
 8002e96:	dc04      	bgt.n	8002ea2 <__swbuf_r+0x42>
 8002e98:	4621      	mov	r1, r4
 8002e9a:	4628      	mov	r0, r5
 8002e9c:	f000 f926 	bl	80030ec <_fflush_r>
 8002ea0:	bb30      	cbnz	r0, 8002ef0 <__swbuf_r+0x90>
 8002ea2:	68a3      	ldr	r3, [r4, #8]
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	60a3      	str	r3, [r4, #8]
 8002ea8:	6823      	ldr	r3, [r4, #0]
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	6022      	str	r2, [r4, #0]
 8002eae:	701e      	strb	r6, [r3, #0]
 8002eb0:	6963      	ldr	r3, [r4, #20]
 8002eb2:	3001      	adds	r0, #1
 8002eb4:	4283      	cmp	r3, r0
 8002eb6:	d004      	beq.n	8002ec2 <__swbuf_r+0x62>
 8002eb8:	89a3      	ldrh	r3, [r4, #12]
 8002eba:	07db      	lsls	r3, r3, #31
 8002ebc:	d506      	bpl.n	8002ecc <__swbuf_r+0x6c>
 8002ebe:	2e0a      	cmp	r6, #10
 8002ec0:	d104      	bne.n	8002ecc <__swbuf_r+0x6c>
 8002ec2:	4621      	mov	r1, r4
 8002ec4:	4628      	mov	r0, r5
 8002ec6:	f000 f911 	bl	80030ec <_fflush_r>
 8002eca:	b988      	cbnz	r0, 8002ef0 <__swbuf_r+0x90>
 8002ecc:	4638      	mov	r0, r7
 8002ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ed0:	4b0a      	ldr	r3, [pc, #40]	; (8002efc <__swbuf_r+0x9c>)
 8002ed2:	429c      	cmp	r4, r3
 8002ed4:	d101      	bne.n	8002eda <__swbuf_r+0x7a>
 8002ed6:	68ac      	ldr	r4, [r5, #8]
 8002ed8:	e7cf      	b.n	8002e7a <__swbuf_r+0x1a>
 8002eda:	4b09      	ldr	r3, [pc, #36]	; (8002f00 <__swbuf_r+0xa0>)
 8002edc:	429c      	cmp	r4, r3
 8002ede:	bf08      	it	eq
 8002ee0:	68ec      	ldreq	r4, [r5, #12]
 8002ee2:	e7ca      	b.n	8002e7a <__swbuf_r+0x1a>
 8002ee4:	4621      	mov	r1, r4
 8002ee6:	4628      	mov	r0, r5
 8002ee8:	f000 f80c 	bl	8002f04 <__swsetup_r>
 8002eec:	2800      	cmp	r0, #0
 8002eee:	d0cb      	beq.n	8002e88 <__swbuf_r+0x28>
 8002ef0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002ef4:	e7ea      	b.n	8002ecc <__swbuf_r+0x6c>
 8002ef6:	bf00      	nop
 8002ef8:	080037c8 	.word	0x080037c8
 8002efc:	080037e8 	.word	0x080037e8
 8002f00:	080037a8 	.word	0x080037a8

08002f04 <__swsetup_r>:
 8002f04:	4b32      	ldr	r3, [pc, #200]	; (8002fd0 <__swsetup_r+0xcc>)
 8002f06:	b570      	push	{r4, r5, r6, lr}
 8002f08:	681d      	ldr	r5, [r3, #0]
 8002f0a:	4606      	mov	r6, r0
 8002f0c:	460c      	mov	r4, r1
 8002f0e:	b125      	cbz	r5, 8002f1a <__swsetup_r+0x16>
 8002f10:	69ab      	ldr	r3, [r5, #24]
 8002f12:	b913      	cbnz	r3, 8002f1a <__swsetup_r+0x16>
 8002f14:	4628      	mov	r0, r5
 8002f16:	f000 f97d 	bl	8003214 <__sinit>
 8002f1a:	4b2e      	ldr	r3, [pc, #184]	; (8002fd4 <__swsetup_r+0xd0>)
 8002f1c:	429c      	cmp	r4, r3
 8002f1e:	d10f      	bne.n	8002f40 <__swsetup_r+0x3c>
 8002f20:	686c      	ldr	r4, [r5, #4]
 8002f22:	89a3      	ldrh	r3, [r4, #12]
 8002f24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f28:	0719      	lsls	r1, r3, #28
 8002f2a:	d42c      	bmi.n	8002f86 <__swsetup_r+0x82>
 8002f2c:	06dd      	lsls	r5, r3, #27
 8002f2e:	d411      	bmi.n	8002f54 <__swsetup_r+0x50>
 8002f30:	2309      	movs	r3, #9
 8002f32:	6033      	str	r3, [r6, #0]
 8002f34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002f38:	81a3      	strh	r3, [r4, #12]
 8002f3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f3e:	e03e      	b.n	8002fbe <__swsetup_r+0xba>
 8002f40:	4b25      	ldr	r3, [pc, #148]	; (8002fd8 <__swsetup_r+0xd4>)
 8002f42:	429c      	cmp	r4, r3
 8002f44:	d101      	bne.n	8002f4a <__swsetup_r+0x46>
 8002f46:	68ac      	ldr	r4, [r5, #8]
 8002f48:	e7eb      	b.n	8002f22 <__swsetup_r+0x1e>
 8002f4a:	4b24      	ldr	r3, [pc, #144]	; (8002fdc <__swsetup_r+0xd8>)
 8002f4c:	429c      	cmp	r4, r3
 8002f4e:	bf08      	it	eq
 8002f50:	68ec      	ldreq	r4, [r5, #12]
 8002f52:	e7e6      	b.n	8002f22 <__swsetup_r+0x1e>
 8002f54:	0758      	lsls	r0, r3, #29
 8002f56:	d512      	bpl.n	8002f7e <__swsetup_r+0x7a>
 8002f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f5a:	b141      	cbz	r1, 8002f6e <__swsetup_r+0x6a>
 8002f5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f60:	4299      	cmp	r1, r3
 8002f62:	d002      	beq.n	8002f6a <__swsetup_r+0x66>
 8002f64:	4630      	mov	r0, r6
 8002f66:	f000 fa5b 	bl	8003420 <_free_r>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	6363      	str	r3, [r4, #52]	; 0x34
 8002f6e:	89a3      	ldrh	r3, [r4, #12]
 8002f70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002f74:	81a3      	strh	r3, [r4, #12]
 8002f76:	2300      	movs	r3, #0
 8002f78:	6063      	str	r3, [r4, #4]
 8002f7a:	6923      	ldr	r3, [r4, #16]
 8002f7c:	6023      	str	r3, [r4, #0]
 8002f7e:	89a3      	ldrh	r3, [r4, #12]
 8002f80:	f043 0308 	orr.w	r3, r3, #8
 8002f84:	81a3      	strh	r3, [r4, #12]
 8002f86:	6923      	ldr	r3, [r4, #16]
 8002f88:	b94b      	cbnz	r3, 8002f9e <__swsetup_r+0x9a>
 8002f8a:	89a3      	ldrh	r3, [r4, #12]
 8002f8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f94:	d003      	beq.n	8002f9e <__swsetup_r+0x9a>
 8002f96:	4621      	mov	r1, r4
 8002f98:	4630      	mov	r0, r6
 8002f9a:	f000 fa01 	bl	80033a0 <__smakebuf_r>
 8002f9e:	89a0      	ldrh	r0, [r4, #12]
 8002fa0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002fa4:	f010 0301 	ands.w	r3, r0, #1
 8002fa8:	d00a      	beq.n	8002fc0 <__swsetup_r+0xbc>
 8002faa:	2300      	movs	r3, #0
 8002fac:	60a3      	str	r3, [r4, #8]
 8002fae:	6963      	ldr	r3, [r4, #20]
 8002fb0:	425b      	negs	r3, r3
 8002fb2:	61a3      	str	r3, [r4, #24]
 8002fb4:	6923      	ldr	r3, [r4, #16]
 8002fb6:	b943      	cbnz	r3, 8002fca <__swsetup_r+0xc6>
 8002fb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002fbc:	d1ba      	bne.n	8002f34 <__swsetup_r+0x30>
 8002fbe:	bd70      	pop	{r4, r5, r6, pc}
 8002fc0:	0781      	lsls	r1, r0, #30
 8002fc2:	bf58      	it	pl
 8002fc4:	6963      	ldrpl	r3, [r4, #20]
 8002fc6:	60a3      	str	r3, [r4, #8]
 8002fc8:	e7f4      	b.n	8002fb4 <__swsetup_r+0xb0>
 8002fca:	2000      	movs	r0, #0
 8002fcc:	e7f7      	b.n	8002fbe <__swsetup_r+0xba>
 8002fce:	bf00      	nop
 8002fd0:	2000000c 	.word	0x2000000c
 8002fd4:	080037c8 	.word	0x080037c8
 8002fd8:	080037e8 	.word	0x080037e8
 8002fdc:	080037a8 	.word	0x080037a8

08002fe0 <__sflush_r>:
 8002fe0:	898a      	ldrh	r2, [r1, #12]
 8002fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fe6:	4605      	mov	r5, r0
 8002fe8:	0710      	lsls	r0, r2, #28
 8002fea:	460c      	mov	r4, r1
 8002fec:	d458      	bmi.n	80030a0 <__sflush_r+0xc0>
 8002fee:	684b      	ldr	r3, [r1, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	dc05      	bgt.n	8003000 <__sflush_r+0x20>
 8002ff4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	dc02      	bgt.n	8003000 <__sflush_r+0x20>
 8002ffa:	2000      	movs	r0, #0
 8002ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003000:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003002:	2e00      	cmp	r6, #0
 8003004:	d0f9      	beq.n	8002ffa <__sflush_r+0x1a>
 8003006:	2300      	movs	r3, #0
 8003008:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800300c:	682f      	ldr	r7, [r5, #0]
 800300e:	602b      	str	r3, [r5, #0]
 8003010:	d032      	beq.n	8003078 <__sflush_r+0x98>
 8003012:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003014:	89a3      	ldrh	r3, [r4, #12]
 8003016:	075a      	lsls	r2, r3, #29
 8003018:	d505      	bpl.n	8003026 <__sflush_r+0x46>
 800301a:	6863      	ldr	r3, [r4, #4]
 800301c:	1ac0      	subs	r0, r0, r3
 800301e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003020:	b10b      	cbz	r3, 8003026 <__sflush_r+0x46>
 8003022:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003024:	1ac0      	subs	r0, r0, r3
 8003026:	2300      	movs	r3, #0
 8003028:	4602      	mov	r2, r0
 800302a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800302c:	6a21      	ldr	r1, [r4, #32]
 800302e:	4628      	mov	r0, r5
 8003030:	47b0      	blx	r6
 8003032:	1c43      	adds	r3, r0, #1
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	d106      	bne.n	8003046 <__sflush_r+0x66>
 8003038:	6829      	ldr	r1, [r5, #0]
 800303a:	291d      	cmp	r1, #29
 800303c:	d82c      	bhi.n	8003098 <__sflush_r+0xb8>
 800303e:	4a2a      	ldr	r2, [pc, #168]	; (80030e8 <__sflush_r+0x108>)
 8003040:	40ca      	lsrs	r2, r1
 8003042:	07d6      	lsls	r6, r2, #31
 8003044:	d528      	bpl.n	8003098 <__sflush_r+0xb8>
 8003046:	2200      	movs	r2, #0
 8003048:	6062      	str	r2, [r4, #4]
 800304a:	04d9      	lsls	r1, r3, #19
 800304c:	6922      	ldr	r2, [r4, #16]
 800304e:	6022      	str	r2, [r4, #0]
 8003050:	d504      	bpl.n	800305c <__sflush_r+0x7c>
 8003052:	1c42      	adds	r2, r0, #1
 8003054:	d101      	bne.n	800305a <__sflush_r+0x7a>
 8003056:	682b      	ldr	r3, [r5, #0]
 8003058:	b903      	cbnz	r3, 800305c <__sflush_r+0x7c>
 800305a:	6560      	str	r0, [r4, #84]	; 0x54
 800305c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800305e:	602f      	str	r7, [r5, #0]
 8003060:	2900      	cmp	r1, #0
 8003062:	d0ca      	beq.n	8002ffa <__sflush_r+0x1a>
 8003064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003068:	4299      	cmp	r1, r3
 800306a:	d002      	beq.n	8003072 <__sflush_r+0x92>
 800306c:	4628      	mov	r0, r5
 800306e:	f000 f9d7 	bl	8003420 <_free_r>
 8003072:	2000      	movs	r0, #0
 8003074:	6360      	str	r0, [r4, #52]	; 0x34
 8003076:	e7c1      	b.n	8002ffc <__sflush_r+0x1c>
 8003078:	6a21      	ldr	r1, [r4, #32]
 800307a:	2301      	movs	r3, #1
 800307c:	4628      	mov	r0, r5
 800307e:	47b0      	blx	r6
 8003080:	1c41      	adds	r1, r0, #1
 8003082:	d1c7      	bne.n	8003014 <__sflush_r+0x34>
 8003084:	682b      	ldr	r3, [r5, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0c4      	beq.n	8003014 <__sflush_r+0x34>
 800308a:	2b1d      	cmp	r3, #29
 800308c:	d001      	beq.n	8003092 <__sflush_r+0xb2>
 800308e:	2b16      	cmp	r3, #22
 8003090:	d101      	bne.n	8003096 <__sflush_r+0xb6>
 8003092:	602f      	str	r7, [r5, #0]
 8003094:	e7b1      	b.n	8002ffa <__sflush_r+0x1a>
 8003096:	89a3      	ldrh	r3, [r4, #12]
 8003098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800309c:	81a3      	strh	r3, [r4, #12]
 800309e:	e7ad      	b.n	8002ffc <__sflush_r+0x1c>
 80030a0:	690f      	ldr	r7, [r1, #16]
 80030a2:	2f00      	cmp	r7, #0
 80030a4:	d0a9      	beq.n	8002ffa <__sflush_r+0x1a>
 80030a6:	0793      	lsls	r3, r2, #30
 80030a8:	680e      	ldr	r6, [r1, #0]
 80030aa:	bf08      	it	eq
 80030ac:	694b      	ldreq	r3, [r1, #20]
 80030ae:	600f      	str	r7, [r1, #0]
 80030b0:	bf18      	it	ne
 80030b2:	2300      	movne	r3, #0
 80030b4:	eba6 0807 	sub.w	r8, r6, r7
 80030b8:	608b      	str	r3, [r1, #8]
 80030ba:	f1b8 0f00 	cmp.w	r8, #0
 80030be:	dd9c      	ble.n	8002ffa <__sflush_r+0x1a>
 80030c0:	6a21      	ldr	r1, [r4, #32]
 80030c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80030c4:	4643      	mov	r3, r8
 80030c6:	463a      	mov	r2, r7
 80030c8:	4628      	mov	r0, r5
 80030ca:	47b0      	blx	r6
 80030cc:	2800      	cmp	r0, #0
 80030ce:	dc06      	bgt.n	80030de <__sflush_r+0xfe>
 80030d0:	89a3      	ldrh	r3, [r4, #12]
 80030d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030d6:	81a3      	strh	r3, [r4, #12]
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030dc:	e78e      	b.n	8002ffc <__sflush_r+0x1c>
 80030de:	4407      	add	r7, r0
 80030e0:	eba8 0800 	sub.w	r8, r8, r0
 80030e4:	e7e9      	b.n	80030ba <__sflush_r+0xda>
 80030e6:	bf00      	nop
 80030e8:	20400001 	.word	0x20400001

080030ec <_fflush_r>:
 80030ec:	b538      	push	{r3, r4, r5, lr}
 80030ee:	690b      	ldr	r3, [r1, #16]
 80030f0:	4605      	mov	r5, r0
 80030f2:	460c      	mov	r4, r1
 80030f4:	b913      	cbnz	r3, 80030fc <_fflush_r+0x10>
 80030f6:	2500      	movs	r5, #0
 80030f8:	4628      	mov	r0, r5
 80030fa:	bd38      	pop	{r3, r4, r5, pc}
 80030fc:	b118      	cbz	r0, 8003106 <_fflush_r+0x1a>
 80030fe:	6983      	ldr	r3, [r0, #24]
 8003100:	b90b      	cbnz	r3, 8003106 <_fflush_r+0x1a>
 8003102:	f000 f887 	bl	8003214 <__sinit>
 8003106:	4b14      	ldr	r3, [pc, #80]	; (8003158 <_fflush_r+0x6c>)
 8003108:	429c      	cmp	r4, r3
 800310a:	d11b      	bne.n	8003144 <_fflush_r+0x58>
 800310c:	686c      	ldr	r4, [r5, #4]
 800310e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0ef      	beq.n	80030f6 <_fflush_r+0xa>
 8003116:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003118:	07d0      	lsls	r0, r2, #31
 800311a:	d404      	bmi.n	8003126 <_fflush_r+0x3a>
 800311c:	0599      	lsls	r1, r3, #22
 800311e:	d402      	bmi.n	8003126 <_fflush_r+0x3a>
 8003120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003122:	f000 f915 	bl	8003350 <__retarget_lock_acquire_recursive>
 8003126:	4628      	mov	r0, r5
 8003128:	4621      	mov	r1, r4
 800312a:	f7ff ff59 	bl	8002fe0 <__sflush_r>
 800312e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003130:	07da      	lsls	r2, r3, #31
 8003132:	4605      	mov	r5, r0
 8003134:	d4e0      	bmi.n	80030f8 <_fflush_r+0xc>
 8003136:	89a3      	ldrh	r3, [r4, #12]
 8003138:	059b      	lsls	r3, r3, #22
 800313a:	d4dd      	bmi.n	80030f8 <_fflush_r+0xc>
 800313c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800313e:	f000 f908 	bl	8003352 <__retarget_lock_release_recursive>
 8003142:	e7d9      	b.n	80030f8 <_fflush_r+0xc>
 8003144:	4b05      	ldr	r3, [pc, #20]	; (800315c <_fflush_r+0x70>)
 8003146:	429c      	cmp	r4, r3
 8003148:	d101      	bne.n	800314e <_fflush_r+0x62>
 800314a:	68ac      	ldr	r4, [r5, #8]
 800314c:	e7df      	b.n	800310e <_fflush_r+0x22>
 800314e:	4b04      	ldr	r3, [pc, #16]	; (8003160 <_fflush_r+0x74>)
 8003150:	429c      	cmp	r4, r3
 8003152:	bf08      	it	eq
 8003154:	68ec      	ldreq	r4, [r5, #12]
 8003156:	e7da      	b.n	800310e <_fflush_r+0x22>
 8003158:	080037c8 	.word	0x080037c8
 800315c:	080037e8 	.word	0x080037e8
 8003160:	080037a8 	.word	0x080037a8

08003164 <std>:
 8003164:	2300      	movs	r3, #0
 8003166:	b510      	push	{r4, lr}
 8003168:	4604      	mov	r4, r0
 800316a:	e9c0 3300 	strd	r3, r3, [r0]
 800316e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003172:	6083      	str	r3, [r0, #8]
 8003174:	8181      	strh	r1, [r0, #12]
 8003176:	6643      	str	r3, [r0, #100]	; 0x64
 8003178:	81c2      	strh	r2, [r0, #14]
 800317a:	6183      	str	r3, [r0, #24]
 800317c:	4619      	mov	r1, r3
 800317e:	2208      	movs	r2, #8
 8003180:	305c      	adds	r0, #92	; 0x5c
 8003182:	f7ff fdef 	bl	8002d64 <memset>
 8003186:	4b05      	ldr	r3, [pc, #20]	; (800319c <std+0x38>)
 8003188:	6263      	str	r3, [r4, #36]	; 0x24
 800318a:	4b05      	ldr	r3, [pc, #20]	; (80031a0 <std+0x3c>)
 800318c:	62a3      	str	r3, [r4, #40]	; 0x28
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <std+0x40>)
 8003190:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003192:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <std+0x44>)
 8003194:	6224      	str	r4, [r4, #32]
 8003196:	6323      	str	r3, [r4, #48]	; 0x30
 8003198:	bd10      	pop	{r4, pc}
 800319a:	bf00      	nop
 800319c:	08003601 	.word	0x08003601
 80031a0:	08003623 	.word	0x08003623
 80031a4:	0800365b 	.word	0x0800365b
 80031a8:	0800367f 	.word	0x0800367f

080031ac <_cleanup_r>:
 80031ac:	4901      	ldr	r1, [pc, #4]	; (80031b4 <_cleanup_r+0x8>)
 80031ae:	f000 b8af 	b.w	8003310 <_fwalk_reent>
 80031b2:	bf00      	nop
 80031b4:	080030ed 	.word	0x080030ed

080031b8 <__sfmoreglue>:
 80031b8:	b570      	push	{r4, r5, r6, lr}
 80031ba:	2268      	movs	r2, #104	; 0x68
 80031bc:	1e4d      	subs	r5, r1, #1
 80031be:	4355      	muls	r5, r2
 80031c0:	460e      	mov	r6, r1
 80031c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80031c6:	f000 f997 	bl	80034f8 <_malloc_r>
 80031ca:	4604      	mov	r4, r0
 80031cc:	b140      	cbz	r0, 80031e0 <__sfmoreglue+0x28>
 80031ce:	2100      	movs	r1, #0
 80031d0:	e9c0 1600 	strd	r1, r6, [r0]
 80031d4:	300c      	adds	r0, #12
 80031d6:	60a0      	str	r0, [r4, #8]
 80031d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80031dc:	f7ff fdc2 	bl	8002d64 <memset>
 80031e0:	4620      	mov	r0, r4
 80031e2:	bd70      	pop	{r4, r5, r6, pc}

080031e4 <__sfp_lock_acquire>:
 80031e4:	4801      	ldr	r0, [pc, #4]	; (80031ec <__sfp_lock_acquire+0x8>)
 80031e6:	f000 b8b3 	b.w	8003350 <__retarget_lock_acquire_recursive>
 80031ea:	bf00      	nop
 80031ec:	20000125 	.word	0x20000125

080031f0 <__sfp_lock_release>:
 80031f0:	4801      	ldr	r0, [pc, #4]	; (80031f8 <__sfp_lock_release+0x8>)
 80031f2:	f000 b8ae 	b.w	8003352 <__retarget_lock_release_recursive>
 80031f6:	bf00      	nop
 80031f8:	20000125 	.word	0x20000125

080031fc <__sinit_lock_acquire>:
 80031fc:	4801      	ldr	r0, [pc, #4]	; (8003204 <__sinit_lock_acquire+0x8>)
 80031fe:	f000 b8a7 	b.w	8003350 <__retarget_lock_acquire_recursive>
 8003202:	bf00      	nop
 8003204:	20000126 	.word	0x20000126

08003208 <__sinit_lock_release>:
 8003208:	4801      	ldr	r0, [pc, #4]	; (8003210 <__sinit_lock_release+0x8>)
 800320a:	f000 b8a2 	b.w	8003352 <__retarget_lock_release_recursive>
 800320e:	bf00      	nop
 8003210:	20000126 	.word	0x20000126

08003214 <__sinit>:
 8003214:	b510      	push	{r4, lr}
 8003216:	4604      	mov	r4, r0
 8003218:	f7ff fff0 	bl	80031fc <__sinit_lock_acquire>
 800321c:	69a3      	ldr	r3, [r4, #24]
 800321e:	b11b      	cbz	r3, 8003228 <__sinit+0x14>
 8003220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003224:	f7ff bff0 	b.w	8003208 <__sinit_lock_release>
 8003228:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800322c:	6523      	str	r3, [r4, #80]	; 0x50
 800322e:	4b13      	ldr	r3, [pc, #76]	; (800327c <__sinit+0x68>)
 8003230:	4a13      	ldr	r2, [pc, #76]	; (8003280 <__sinit+0x6c>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	62a2      	str	r2, [r4, #40]	; 0x28
 8003236:	42a3      	cmp	r3, r4
 8003238:	bf04      	itt	eq
 800323a:	2301      	moveq	r3, #1
 800323c:	61a3      	streq	r3, [r4, #24]
 800323e:	4620      	mov	r0, r4
 8003240:	f000 f820 	bl	8003284 <__sfp>
 8003244:	6060      	str	r0, [r4, #4]
 8003246:	4620      	mov	r0, r4
 8003248:	f000 f81c 	bl	8003284 <__sfp>
 800324c:	60a0      	str	r0, [r4, #8]
 800324e:	4620      	mov	r0, r4
 8003250:	f000 f818 	bl	8003284 <__sfp>
 8003254:	2200      	movs	r2, #0
 8003256:	60e0      	str	r0, [r4, #12]
 8003258:	2104      	movs	r1, #4
 800325a:	6860      	ldr	r0, [r4, #4]
 800325c:	f7ff ff82 	bl	8003164 <std>
 8003260:	68a0      	ldr	r0, [r4, #8]
 8003262:	2201      	movs	r2, #1
 8003264:	2109      	movs	r1, #9
 8003266:	f7ff ff7d 	bl	8003164 <std>
 800326a:	68e0      	ldr	r0, [r4, #12]
 800326c:	2202      	movs	r2, #2
 800326e:	2112      	movs	r1, #18
 8003270:	f7ff ff78 	bl	8003164 <std>
 8003274:	2301      	movs	r3, #1
 8003276:	61a3      	str	r3, [r4, #24]
 8003278:	e7d2      	b.n	8003220 <__sinit+0xc>
 800327a:	bf00      	nop
 800327c:	080037a4 	.word	0x080037a4
 8003280:	080031ad 	.word	0x080031ad

08003284 <__sfp>:
 8003284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003286:	4607      	mov	r7, r0
 8003288:	f7ff ffac 	bl	80031e4 <__sfp_lock_acquire>
 800328c:	4b1e      	ldr	r3, [pc, #120]	; (8003308 <__sfp+0x84>)
 800328e:	681e      	ldr	r6, [r3, #0]
 8003290:	69b3      	ldr	r3, [r6, #24]
 8003292:	b913      	cbnz	r3, 800329a <__sfp+0x16>
 8003294:	4630      	mov	r0, r6
 8003296:	f7ff ffbd 	bl	8003214 <__sinit>
 800329a:	3648      	adds	r6, #72	; 0x48
 800329c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80032a0:	3b01      	subs	r3, #1
 80032a2:	d503      	bpl.n	80032ac <__sfp+0x28>
 80032a4:	6833      	ldr	r3, [r6, #0]
 80032a6:	b30b      	cbz	r3, 80032ec <__sfp+0x68>
 80032a8:	6836      	ldr	r6, [r6, #0]
 80032aa:	e7f7      	b.n	800329c <__sfp+0x18>
 80032ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80032b0:	b9d5      	cbnz	r5, 80032e8 <__sfp+0x64>
 80032b2:	4b16      	ldr	r3, [pc, #88]	; (800330c <__sfp+0x88>)
 80032b4:	60e3      	str	r3, [r4, #12]
 80032b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80032ba:	6665      	str	r5, [r4, #100]	; 0x64
 80032bc:	f000 f847 	bl	800334e <__retarget_lock_init_recursive>
 80032c0:	f7ff ff96 	bl	80031f0 <__sfp_lock_release>
 80032c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80032c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80032cc:	6025      	str	r5, [r4, #0]
 80032ce:	61a5      	str	r5, [r4, #24]
 80032d0:	2208      	movs	r2, #8
 80032d2:	4629      	mov	r1, r5
 80032d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80032d8:	f7ff fd44 	bl	8002d64 <memset>
 80032dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80032e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80032e4:	4620      	mov	r0, r4
 80032e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032e8:	3468      	adds	r4, #104	; 0x68
 80032ea:	e7d9      	b.n	80032a0 <__sfp+0x1c>
 80032ec:	2104      	movs	r1, #4
 80032ee:	4638      	mov	r0, r7
 80032f0:	f7ff ff62 	bl	80031b8 <__sfmoreglue>
 80032f4:	4604      	mov	r4, r0
 80032f6:	6030      	str	r0, [r6, #0]
 80032f8:	2800      	cmp	r0, #0
 80032fa:	d1d5      	bne.n	80032a8 <__sfp+0x24>
 80032fc:	f7ff ff78 	bl	80031f0 <__sfp_lock_release>
 8003300:	230c      	movs	r3, #12
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	e7ee      	b.n	80032e4 <__sfp+0x60>
 8003306:	bf00      	nop
 8003308:	080037a4 	.word	0x080037a4
 800330c:	ffff0001 	.word	0xffff0001

08003310 <_fwalk_reent>:
 8003310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003314:	4606      	mov	r6, r0
 8003316:	4688      	mov	r8, r1
 8003318:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800331c:	2700      	movs	r7, #0
 800331e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003322:	f1b9 0901 	subs.w	r9, r9, #1
 8003326:	d505      	bpl.n	8003334 <_fwalk_reent+0x24>
 8003328:	6824      	ldr	r4, [r4, #0]
 800332a:	2c00      	cmp	r4, #0
 800332c:	d1f7      	bne.n	800331e <_fwalk_reent+0xe>
 800332e:	4638      	mov	r0, r7
 8003330:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003334:	89ab      	ldrh	r3, [r5, #12]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d907      	bls.n	800334a <_fwalk_reent+0x3a>
 800333a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800333e:	3301      	adds	r3, #1
 8003340:	d003      	beq.n	800334a <_fwalk_reent+0x3a>
 8003342:	4629      	mov	r1, r5
 8003344:	4630      	mov	r0, r6
 8003346:	47c0      	blx	r8
 8003348:	4307      	orrs	r7, r0
 800334a:	3568      	adds	r5, #104	; 0x68
 800334c:	e7e9      	b.n	8003322 <_fwalk_reent+0x12>

0800334e <__retarget_lock_init_recursive>:
 800334e:	4770      	bx	lr

08003350 <__retarget_lock_acquire_recursive>:
 8003350:	4770      	bx	lr

08003352 <__retarget_lock_release_recursive>:
 8003352:	4770      	bx	lr

08003354 <__swhatbuf_r>:
 8003354:	b570      	push	{r4, r5, r6, lr}
 8003356:	460e      	mov	r6, r1
 8003358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800335c:	2900      	cmp	r1, #0
 800335e:	b096      	sub	sp, #88	; 0x58
 8003360:	4614      	mov	r4, r2
 8003362:	461d      	mov	r5, r3
 8003364:	da08      	bge.n	8003378 <__swhatbuf_r+0x24>
 8003366:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	602a      	str	r2, [r5, #0]
 800336e:	061a      	lsls	r2, r3, #24
 8003370:	d410      	bmi.n	8003394 <__swhatbuf_r+0x40>
 8003372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003376:	e00e      	b.n	8003396 <__swhatbuf_r+0x42>
 8003378:	466a      	mov	r2, sp
 800337a:	f000 f9a7 	bl	80036cc <_fstat_r>
 800337e:	2800      	cmp	r0, #0
 8003380:	dbf1      	blt.n	8003366 <__swhatbuf_r+0x12>
 8003382:	9a01      	ldr	r2, [sp, #4]
 8003384:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003388:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800338c:	425a      	negs	r2, r3
 800338e:	415a      	adcs	r2, r3
 8003390:	602a      	str	r2, [r5, #0]
 8003392:	e7ee      	b.n	8003372 <__swhatbuf_r+0x1e>
 8003394:	2340      	movs	r3, #64	; 0x40
 8003396:	2000      	movs	r0, #0
 8003398:	6023      	str	r3, [r4, #0]
 800339a:	b016      	add	sp, #88	; 0x58
 800339c:	bd70      	pop	{r4, r5, r6, pc}
	...

080033a0 <__smakebuf_r>:
 80033a0:	898b      	ldrh	r3, [r1, #12]
 80033a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80033a4:	079d      	lsls	r5, r3, #30
 80033a6:	4606      	mov	r6, r0
 80033a8:	460c      	mov	r4, r1
 80033aa:	d507      	bpl.n	80033bc <__smakebuf_r+0x1c>
 80033ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80033b0:	6023      	str	r3, [r4, #0]
 80033b2:	6123      	str	r3, [r4, #16]
 80033b4:	2301      	movs	r3, #1
 80033b6:	6163      	str	r3, [r4, #20]
 80033b8:	b002      	add	sp, #8
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	ab01      	add	r3, sp, #4
 80033be:	466a      	mov	r2, sp
 80033c0:	f7ff ffc8 	bl	8003354 <__swhatbuf_r>
 80033c4:	9900      	ldr	r1, [sp, #0]
 80033c6:	4605      	mov	r5, r0
 80033c8:	4630      	mov	r0, r6
 80033ca:	f000 f895 	bl	80034f8 <_malloc_r>
 80033ce:	b948      	cbnz	r0, 80033e4 <__smakebuf_r+0x44>
 80033d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033d4:	059a      	lsls	r2, r3, #22
 80033d6:	d4ef      	bmi.n	80033b8 <__smakebuf_r+0x18>
 80033d8:	f023 0303 	bic.w	r3, r3, #3
 80033dc:	f043 0302 	orr.w	r3, r3, #2
 80033e0:	81a3      	strh	r3, [r4, #12]
 80033e2:	e7e3      	b.n	80033ac <__smakebuf_r+0xc>
 80033e4:	4b0d      	ldr	r3, [pc, #52]	; (800341c <__smakebuf_r+0x7c>)
 80033e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80033e8:	89a3      	ldrh	r3, [r4, #12]
 80033ea:	6020      	str	r0, [r4, #0]
 80033ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033f0:	81a3      	strh	r3, [r4, #12]
 80033f2:	9b00      	ldr	r3, [sp, #0]
 80033f4:	6163      	str	r3, [r4, #20]
 80033f6:	9b01      	ldr	r3, [sp, #4]
 80033f8:	6120      	str	r0, [r4, #16]
 80033fa:	b15b      	cbz	r3, 8003414 <__smakebuf_r+0x74>
 80033fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003400:	4630      	mov	r0, r6
 8003402:	f000 f975 	bl	80036f0 <_isatty_r>
 8003406:	b128      	cbz	r0, 8003414 <__smakebuf_r+0x74>
 8003408:	89a3      	ldrh	r3, [r4, #12]
 800340a:	f023 0303 	bic.w	r3, r3, #3
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	81a3      	strh	r3, [r4, #12]
 8003414:	89a0      	ldrh	r0, [r4, #12]
 8003416:	4305      	orrs	r5, r0
 8003418:	81a5      	strh	r5, [r4, #12]
 800341a:	e7cd      	b.n	80033b8 <__smakebuf_r+0x18>
 800341c:	080031ad 	.word	0x080031ad

08003420 <_free_r>:
 8003420:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003422:	2900      	cmp	r1, #0
 8003424:	d044      	beq.n	80034b0 <_free_r+0x90>
 8003426:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800342a:	9001      	str	r0, [sp, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	f1a1 0404 	sub.w	r4, r1, #4
 8003432:	bfb8      	it	lt
 8003434:	18e4      	addlt	r4, r4, r3
 8003436:	f000 f97d 	bl	8003734 <__malloc_lock>
 800343a:	4a1e      	ldr	r2, [pc, #120]	; (80034b4 <_free_r+0x94>)
 800343c:	9801      	ldr	r0, [sp, #4]
 800343e:	6813      	ldr	r3, [r2, #0]
 8003440:	b933      	cbnz	r3, 8003450 <_free_r+0x30>
 8003442:	6063      	str	r3, [r4, #4]
 8003444:	6014      	str	r4, [r2, #0]
 8003446:	b003      	add	sp, #12
 8003448:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800344c:	f000 b978 	b.w	8003740 <__malloc_unlock>
 8003450:	42a3      	cmp	r3, r4
 8003452:	d908      	bls.n	8003466 <_free_r+0x46>
 8003454:	6825      	ldr	r5, [r4, #0]
 8003456:	1961      	adds	r1, r4, r5
 8003458:	428b      	cmp	r3, r1
 800345a:	bf01      	itttt	eq
 800345c:	6819      	ldreq	r1, [r3, #0]
 800345e:	685b      	ldreq	r3, [r3, #4]
 8003460:	1949      	addeq	r1, r1, r5
 8003462:	6021      	streq	r1, [r4, #0]
 8003464:	e7ed      	b.n	8003442 <_free_r+0x22>
 8003466:	461a      	mov	r2, r3
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	b10b      	cbz	r3, 8003470 <_free_r+0x50>
 800346c:	42a3      	cmp	r3, r4
 800346e:	d9fa      	bls.n	8003466 <_free_r+0x46>
 8003470:	6811      	ldr	r1, [r2, #0]
 8003472:	1855      	adds	r5, r2, r1
 8003474:	42a5      	cmp	r5, r4
 8003476:	d10b      	bne.n	8003490 <_free_r+0x70>
 8003478:	6824      	ldr	r4, [r4, #0]
 800347a:	4421      	add	r1, r4
 800347c:	1854      	adds	r4, r2, r1
 800347e:	42a3      	cmp	r3, r4
 8003480:	6011      	str	r1, [r2, #0]
 8003482:	d1e0      	bne.n	8003446 <_free_r+0x26>
 8003484:	681c      	ldr	r4, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	6053      	str	r3, [r2, #4]
 800348a:	4421      	add	r1, r4
 800348c:	6011      	str	r1, [r2, #0]
 800348e:	e7da      	b.n	8003446 <_free_r+0x26>
 8003490:	d902      	bls.n	8003498 <_free_r+0x78>
 8003492:	230c      	movs	r3, #12
 8003494:	6003      	str	r3, [r0, #0]
 8003496:	e7d6      	b.n	8003446 <_free_r+0x26>
 8003498:	6825      	ldr	r5, [r4, #0]
 800349a:	1961      	adds	r1, r4, r5
 800349c:	428b      	cmp	r3, r1
 800349e:	bf04      	itt	eq
 80034a0:	6819      	ldreq	r1, [r3, #0]
 80034a2:	685b      	ldreq	r3, [r3, #4]
 80034a4:	6063      	str	r3, [r4, #4]
 80034a6:	bf04      	itt	eq
 80034a8:	1949      	addeq	r1, r1, r5
 80034aa:	6021      	streq	r1, [r4, #0]
 80034ac:	6054      	str	r4, [r2, #4]
 80034ae:	e7ca      	b.n	8003446 <_free_r+0x26>
 80034b0:	b003      	add	sp, #12
 80034b2:	bd30      	pop	{r4, r5, pc}
 80034b4:	20000128 	.word	0x20000128

080034b8 <sbrk_aligned>:
 80034b8:	b570      	push	{r4, r5, r6, lr}
 80034ba:	4e0e      	ldr	r6, [pc, #56]	; (80034f4 <sbrk_aligned+0x3c>)
 80034bc:	460c      	mov	r4, r1
 80034be:	6831      	ldr	r1, [r6, #0]
 80034c0:	4605      	mov	r5, r0
 80034c2:	b911      	cbnz	r1, 80034ca <sbrk_aligned+0x12>
 80034c4:	f000 f88c 	bl	80035e0 <_sbrk_r>
 80034c8:	6030      	str	r0, [r6, #0]
 80034ca:	4621      	mov	r1, r4
 80034cc:	4628      	mov	r0, r5
 80034ce:	f000 f887 	bl	80035e0 <_sbrk_r>
 80034d2:	1c43      	adds	r3, r0, #1
 80034d4:	d00a      	beq.n	80034ec <sbrk_aligned+0x34>
 80034d6:	1cc4      	adds	r4, r0, #3
 80034d8:	f024 0403 	bic.w	r4, r4, #3
 80034dc:	42a0      	cmp	r0, r4
 80034de:	d007      	beq.n	80034f0 <sbrk_aligned+0x38>
 80034e0:	1a21      	subs	r1, r4, r0
 80034e2:	4628      	mov	r0, r5
 80034e4:	f000 f87c 	bl	80035e0 <_sbrk_r>
 80034e8:	3001      	adds	r0, #1
 80034ea:	d101      	bne.n	80034f0 <sbrk_aligned+0x38>
 80034ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80034f0:	4620      	mov	r0, r4
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	2000012c 	.word	0x2000012c

080034f8 <_malloc_r>:
 80034f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034fc:	1ccd      	adds	r5, r1, #3
 80034fe:	f025 0503 	bic.w	r5, r5, #3
 8003502:	3508      	adds	r5, #8
 8003504:	2d0c      	cmp	r5, #12
 8003506:	bf38      	it	cc
 8003508:	250c      	movcc	r5, #12
 800350a:	2d00      	cmp	r5, #0
 800350c:	4607      	mov	r7, r0
 800350e:	db01      	blt.n	8003514 <_malloc_r+0x1c>
 8003510:	42a9      	cmp	r1, r5
 8003512:	d905      	bls.n	8003520 <_malloc_r+0x28>
 8003514:	230c      	movs	r3, #12
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	2600      	movs	r6, #0
 800351a:	4630      	mov	r0, r6
 800351c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003520:	4e2e      	ldr	r6, [pc, #184]	; (80035dc <_malloc_r+0xe4>)
 8003522:	f000 f907 	bl	8003734 <__malloc_lock>
 8003526:	6833      	ldr	r3, [r6, #0]
 8003528:	461c      	mov	r4, r3
 800352a:	bb34      	cbnz	r4, 800357a <_malloc_r+0x82>
 800352c:	4629      	mov	r1, r5
 800352e:	4638      	mov	r0, r7
 8003530:	f7ff ffc2 	bl	80034b8 <sbrk_aligned>
 8003534:	1c43      	adds	r3, r0, #1
 8003536:	4604      	mov	r4, r0
 8003538:	d14d      	bne.n	80035d6 <_malloc_r+0xde>
 800353a:	6834      	ldr	r4, [r6, #0]
 800353c:	4626      	mov	r6, r4
 800353e:	2e00      	cmp	r6, #0
 8003540:	d140      	bne.n	80035c4 <_malloc_r+0xcc>
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	4631      	mov	r1, r6
 8003546:	4638      	mov	r0, r7
 8003548:	eb04 0803 	add.w	r8, r4, r3
 800354c:	f000 f848 	bl	80035e0 <_sbrk_r>
 8003550:	4580      	cmp	r8, r0
 8003552:	d13a      	bne.n	80035ca <_malloc_r+0xd2>
 8003554:	6821      	ldr	r1, [r4, #0]
 8003556:	3503      	adds	r5, #3
 8003558:	1a6d      	subs	r5, r5, r1
 800355a:	f025 0503 	bic.w	r5, r5, #3
 800355e:	3508      	adds	r5, #8
 8003560:	2d0c      	cmp	r5, #12
 8003562:	bf38      	it	cc
 8003564:	250c      	movcc	r5, #12
 8003566:	4629      	mov	r1, r5
 8003568:	4638      	mov	r0, r7
 800356a:	f7ff ffa5 	bl	80034b8 <sbrk_aligned>
 800356e:	3001      	adds	r0, #1
 8003570:	d02b      	beq.n	80035ca <_malloc_r+0xd2>
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	442b      	add	r3, r5
 8003576:	6023      	str	r3, [r4, #0]
 8003578:	e00e      	b.n	8003598 <_malloc_r+0xa0>
 800357a:	6822      	ldr	r2, [r4, #0]
 800357c:	1b52      	subs	r2, r2, r5
 800357e:	d41e      	bmi.n	80035be <_malloc_r+0xc6>
 8003580:	2a0b      	cmp	r2, #11
 8003582:	d916      	bls.n	80035b2 <_malloc_r+0xba>
 8003584:	1961      	adds	r1, r4, r5
 8003586:	42a3      	cmp	r3, r4
 8003588:	6025      	str	r5, [r4, #0]
 800358a:	bf18      	it	ne
 800358c:	6059      	strne	r1, [r3, #4]
 800358e:	6863      	ldr	r3, [r4, #4]
 8003590:	bf08      	it	eq
 8003592:	6031      	streq	r1, [r6, #0]
 8003594:	5162      	str	r2, [r4, r5]
 8003596:	604b      	str	r3, [r1, #4]
 8003598:	4638      	mov	r0, r7
 800359a:	f104 060b 	add.w	r6, r4, #11
 800359e:	f000 f8cf 	bl	8003740 <__malloc_unlock>
 80035a2:	f026 0607 	bic.w	r6, r6, #7
 80035a6:	1d23      	adds	r3, r4, #4
 80035a8:	1af2      	subs	r2, r6, r3
 80035aa:	d0b6      	beq.n	800351a <_malloc_r+0x22>
 80035ac:	1b9b      	subs	r3, r3, r6
 80035ae:	50a3      	str	r3, [r4, r2]
 80035b0:	e7b3      	b.n	800351a <_malloc_r+0x22>
 80035b2:	6862      	ldr	r2, [r4, #4]
 80035b4:	42a3      	cmp	r3, r4
 80035b6:	bf0c      	ite	eq
 80035b8:	6032      	streq	r2, [r6, #0]
 80035ba:	605a      	strne	r2, [r3, #4]
 80035bc:	e7ec      	b.n	8003598 <_malloc_r+0xa0>
 80035be:	4623      	mov	r3, r4
 80035c0:	6864      	ldr	r4, [r4, #4]
 80035c2:	e7b2      	b.n	800352a <_malloc_r+0x32>
 80035c4:	4634      	mov	r4, r6
 80035c6:	6876      	ldr	r6, [r6, #4]
 80035c8:	e7b9      	b.n	800353e <_malloc_r+0x46>
 80035ca:	230c      	movs	r3, #12
 80035cc:	603b      	str	r3, [r7, #0]
 80035ce:	4638      	mov	r0, r7
 80035d0:	f000 f8b6 	bl	8003740 <__malloc_unlock>
 80035d4:	e7a1      	b.n	800351a <_malloc_r+0x22>
 80035d6:	6025      	str	r5, [r4, #0]
 80035d8:	e7de      	b.n	8003598 <_malloc_r+0xa0>
 80035da:	bf00      	nop
 80035dc:	20000128 	.word	0x20000128

080035e0 <_sbrk_r>:
 80035e0:	b538      	push	{r3, r4, r5, lr}
 80035e2:	4d06      	ldr	r5, [pc, #24]	; (80035fc <_sbrk_r+0x1c>)
 80035e4:	2300      	movs	r3, #0
 80035e6:	4604      	mov	r4, r0
 80035e8:	4608      	mov	r0, r1
 80035ea:	602b      	str	r3, [r5, #0]
 80035ec:	f7fd fbfe 	bl	8000dec <_sbrk>
 80035f0:	1c43      	adds	r3, r0, #1
 80035f2:	d102      	bne.n	80035fa <_sbrk_r+0x1a>
 80035f4:	682b      	ldr	r3, [r5, #0]
 80035f6:	b103      	cbz	r3, 80035fa <_sbrk_r+0x1a>
 80035f8:	6023      	str	r3, [r4, #0]
 80035fa:	bd38      	pop	{r3, r4, r5, pc}
 80035fc:	20000130 	.word	0x20000130

08003600 <__sread>:
 8003600:	b510      	push	{r4, lr}
 8003602:	460c      	mov	r4, r1
 8003604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003608:	f000 f8a0 	bl	800374c <_read_r>
 800360c:	2800      	cmp	r0, #0
 800360e:	bfab      	itete	ge
 8003610:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003612:	89a3      	ldrhlt	r3, [r4, #12]
 8003614:	181b      	addge	r3, r3, r0
 8003616:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800361a:	bfac      	ite	ge
 800361c:	6563      	strge	r3, [r4, #84]	; 0x54
 800361e:	81a3      	strhlt	r3, [r4, #12]
 8003620:	bd10      	pop	{r4, pc}

08003622 <__swrite>:
 8003622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003626:	461f      	mov	r7, r3
 8003628:	898b      	ldrh	r3, [r1, #12]
 800362a:	05db      	lsls	r3, r3, #23
 800362c:	4605      	mov	r5, r0
 800362e:	460c      	mov	r4, r1
 8003630:	4616      	mov	r6, r2
 8003632:	d505      	bpl.n	8003640 <__swrite+0x1e>
 8003634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003638:	2302      	movs	r3, #2
 800363a:	2200      	movs	r2, #0
 800363c:	f000 f868 	bl	8003710 <_lseek_r>
 8003640:	89a3      	ldrh	r3, [r4, #12]
 8003642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003646:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800364a:	81a3      	strh	r3, [r4, #12]
 800364c:	4632      	mov	r2, r6
 800364e:	463b      	mov	r3, r7
 8003650:	4628      	mov	r0, r5
 8003652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003656:	f000 b817 	b.w	8003688 <_write_r>

0800365a <__sseek>:
 800365a:	b510      	push	{r4, lr}
 800365c:	460c      	mov	r4, r1
 800365e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003662:	f000 f855 	bl	8003710 <_lseek_r>
 8003666:	1c43      	adds	r3, r0, #1
 8003668:	89a3      	ldrh	r3, [r4, #12]
 800366a:	bf15      	itete	ne
 800366c:	6560      	strne	r0, [r4, #84]	; 0x54
 800366e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003672:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003676:	81a3      	strheq	r3, [r4, #12]
 8003678:	bf18      	it	ne
 800367a:	81a3      	strhne	r3, [r4, #12]
 800367c:	bd10      	pop	{r4, pc}

0800367e <__sclose>:
 800367e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003682:	f000 b813 	b.w	80036ac <_close_r>
	...

08003688 <_write_r>:
 8003688:	b538      	push	{r3, r4, r5, lr}
 800368a:	4d07      	ldr	r5, [pc, #28]	; (80036a8 <_write_r+0x20>)
 800368c:	4604      	mov	r4, r0
 800368e:	4608      	mov	r0, r1
 8003690:	4611      	mov	r1, r2
 8003692:	2200      	movs	r2, #0
 8003694:	602a      	str	r2, [r5, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	f7fd fb57 	bl	8000d4a <_write>
 800369c:	1c43      	adds	r3, r0, #1
 800369e:	d102      	bne.n	80036a6 <_write_r+0x1e>
 80036a0:	682b      	ldr	r3, [r5, #0]
 80036a2:	b103      	cbz	r3, 80036a6 <_write_r+0x1e>
 80036a4:	6023      	str	r3, [r4, #0]
 80036a6:	bd38      	pop	{r3, r4, r5, pc}
 80036a8:	20000130 	.word	0x20000130

080036ac <_close_r>:
 80036ac:	b538      	push	{r3, r4, r5, lr}
 80036ae:	4d06      	ldr	r5, [pc, #24]	; (80036c8 <_close_r+0x1c>)
 80036b0:	2300      	movs	r3, #0
 80036b2:	4604      	mov	r4, r0
 80036b4:	4608      	mov	r0, r1
 80036b6:	602b      	str	r3, [r5, #0]
 80036b8:	f7fd fb63 	bl	8000d82 <_close>
 80036bc:	1c43      	adds	r3, r0, #1
 80036be:	d102      	bne.n	80036c6 <_close_r+0x1a>
 80036c0:	682b      	ldr	r3, [r5, #0]
 80036c2:	b103      	cbz	r3, 80036c6 <_close_r+0x1a>
 80036c4:	6023      	str	r3, [r4, #0]
 80036c6:	bd38      	pop	{r3, r4, r5, pc}
 80036c8:	20000130 	.word	0x20000130

080036cc <_fstat_r>:
 80036cc:	b538      	push	{r3, r4, r5, lr}
 80036ce:	4d07      	ldr	r5, [pc, #28]	; (80036ec <_fstat_r+0x20>)
 80036d0:	2300      	movs	r3, #0
 80036d2:	4604      	mov	r4, r0
 80036d4:	4608      	mov	r0, r1
 80036d6:	4611      	mov	r1, r2
 80036d8:	602b      	str	r3, [r5, #0]
 80036da:	f7fd fb5e 	bl	8000d9a <_fstat>
 80036de:	1c43      	adds	r3, r0, #1
 80036e0:	d102      	bne.n	80036e8 <_fstat_r+0x1c>
 80036e2:	682b      	ldr	r3, [r5, #0]
 80036e4:	b103      	cbz	r3, 80036e8 <_fstat_r+0x1c>
 80036e6:	6023      	str	r3, [r4, #0]
 80036e8:	bd38      	pop	{r3, r4, r5, pc}
 80036ea:	bf00      	nop
 80036ec:	20000130 	.word	0x20000130

080036f0 <_isatty_r>:
 80036f0:	b538      	push	{r3, r4, r5, lr}
 80036f2:	4d06      	ldr	r5, [pc, #24]	; (800370c <_isatty_r+0x1c>)
 80036f4:	2300      	movs	r3, #0
 80036f6:	4604      	mov	r4, r0
 80036f8:	4608      	mov	r0, r1
 80036fa:	602b      	str	r3, [r5, #0]
 80036fc:	f7fd fb5d 	bl	8000dba <_isatty>
 8003700:	1c43      	adds	r3, r0, #1
 8003702:	d102      	bne.n	800370a <_isatty_r+0x1a>
 8003704:	682b      	ldr	r3, [r5, #0]
 8003706:	b103      	cbz	r3, 800370a <_isatty_r+0x1a>
 8003708:	6023      	str	r3, [r4, #0]
 800370a:	bd38      	pop	{r3, r4, r5, pc}
 800370c:	20000130 	.word	0x20000130

08003710 <_lseek_r>:
 8003710:	b538      	push	{r3, r4, r5, lr}
 8003712:	4d07      	ldr	r5, [pc, #28]	; (8003730 <_lseek_r+0x20>)
 8003714:	4604      	mov	r4, r0
 8003716:	4608      	mov	r0, r1
 8003718:	4611      	mov	r1, r2
 800371a:	2200      	movs	r2, #0
 800371c:	602a      	str	r2, [r5, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	f7fd fb56 	bl	8000dd0 <_lseek>
 8003724:	1c43      	adds	r3, r0, #1
 8003726:	d102      	bne.n	800372e <_lseek_r+0x1e>
 8003728:	682b      	ldr	r3, [r5, #0]
 800372a:	b103      	cbz	r3, 800372e <_lseek_r+0x1e>
 800372c:	6023      	str	r3, [r4, #0]
 800372e:	bd38      	pop	{r3, r4, r5, pc}
 8003730:	20000130 	.word	0x20000130

08003734 <__malloc_lock>:
 8003734:	4801      	ldr	r0, [pc, #4]	; (800373c <__malloc_lock+0x8>)
 8003736:	f7ff be0b 	b.w	8003350 <__retarget_lock_acquire_recursive>
 800373a:	bf00      	nop
 800373c:	20000124 	.word	0x20000124

08003740 <__malloc_unlock>:
 8003740:	4801      	ldr	r0, [pc, #4]	; (8003748 <__malloc_unlock+0x8>)
 8003742:	f7ff be06 	b.w	8003352 <__retarget_lock_release_recursive>
 8003746:	bf00      	nop
 8003748:	20000124 	.word	0x20000124

0800374c <_read_r>:
 800374c:	b538      	push	{r3, r4, r5, lr}
 800374e:	4d07      	ldr	r5, [pc, #28]	; (800376c <_read_r+0x20>)
 8003750:	4604      	mov	r4, r0
 8003752:	4608      	mov	r0, r1
 8003754:	4611      	mov	r1, r2
 8003756:	2200      	movs	r2, #0
 8003758:	602a      	str	r2, [r5, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	f7fd fad8 	bl	8000d10 <_read>
 8003760:	1c43      	adds	r3, r0, #1
 8003762:	d102      	bne.n	800376a <_read_r+0x1e>
 8003764:	682b      	ldr	r3, [r5, #0]
 8003766:	b103      	cbz	r3, 800376a <_read_r+0x1e>
 8003768:	6023      	str	r3, [r4, #0]
 800376a:	bd38      	pop	{r3, r4, r5, pc}
 800376c:	20000130 	.word	0x20000130

08003770 <_init>:
 8003770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003772:	bf00      	nop
 8003774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003776:	bc08      	pop	{r3}
 8003778:	469e      	mov	lr, r3
 800377a:	4770      	bx	lr

0800377c <_fini>:
 800377c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800377e:	bf00      	nop
 8003780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003782:	bc08      	pop	{r3}
 8003784:	469e      	mov	lr, r3
 8003786:	4770      	bx	lr
