>>>>>.verilog 
>>>>>spice
>>>>>.options incmode=no 
>>>>>.print tran v(nodes) 
>>>>>.print dc v(nodes) 
>>>>>.sock nobinout 
#           v(nin)     v(no1)     v(nout)   
 0.         0.         0.         0.7       
#           v(nin)     v(no1)     v(nout)   
 0.         1.5        1.1        0.7       
 0.         1.5        1.1        0.7       
 2.n        1.5        1.1        0.70001   
 4.n        1.5        1.1        0.70001   
 6.n        1.5        1.1        0.70002   
 8.n        1.5        1.1        0.70003   
 10.n       1.5        1.1        0.70004   
 10.n       1.5        1.1        0.70004   
 17.958u    1.5        1.1314     0.76274   
 17.958u    1.5        1.1314     0.76274   
 101.91u    1.5        1.2495     0.99901   
 101.91u    1.5        1.2495     0.99901   
 205.77u    1.5        1.3452     1.1904    
 205.77u    1.5        1.3452     1.1904    
 337.7u     1.5        1.4166     1.3332    
 337.7u     1.5        1.4166     1.3332    
 482.81u    1.5        1.458      1.4159    
 482.81u    1.5        1.458      1.4159    
 659.41u    1.5        1.482      1.4641    
 659.41u    1.5        1.482      1.4641    
 875.15u    1.5        1.4939     1.4877    
 875.15u    1.5        1.4939     1.4877    
 0.0011554  1.5        1.4986     1.4973    
 0.0011554  1.5        1.4986     1.4973    
 0.0015321  1.5        1.4999     1.4998    

>>>>>.echo goodbye 
goodbye 
>>>>>.status notime 
Gnucap   System status
iterations: op=0, dc=6, tran=51, fourier=0, total=68
sock: tr rejected=0
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=3, subckt=0, model=1, total=4
dctran density=75.0%, ac density=75.0%

