# do run.do
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 12:55:50 on Aug 18,2017
# vlog -f dut.f 
# -- Compiling module fifomem
# -- Compiling module sync_r2w
# -- Compiling module sync_w2r
# -- Compiling module rptr_empty
# -- Compiling module bin2gray
# -- Compiling module wptr_full
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 12:55:50 on Aug 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 12:55:50 on Aug 18,2017
# vlog -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) fifo_pkg.sv(2): Using implicit +incdir+/usr/caen/modelsim-10.5c/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface fifo_interface
# -- Compiling module top
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	top
# End time: 12:55:51 on Aug 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 12:55:51 on Aug 18,2017
# vopt top -o top_optimized "+acc" "+cover=sbfec+fifo(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Loading interface fifo_interface
# -- Loading module fifo
# -- Loading module sync_r2w
# -- Loading module sync_w2r
# -- Loading module wptr_full
# -- Loading module bin2gray
# -- Loading module rptr_empty
# -- Loading module fifomem
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 13 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing module wptr_full(fast)
# -- Optimizing module rptr_empty(fast)
# -- Optimizing module fifo(fast)
# -- Optimizing module fifomem(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface fifo_interface(fast)
# -- Optimizing module sync_r2w(fast)
# -- Optimizing module sync_w2r(fast)
# -- Optimizing module bin2gray(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# -- Optimizing interface fifo_interface(fast)
# Optimized design name is top_optimized
# End time: 12:55:58 on Aug 18,2017, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=writeFullTest" 
# Start time: 12:55:58 on Aug 18,2017
# //  ModelSim SE-64 10.5c Jul 20 2016Linux 3.10.0-693.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fifo_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_interface(fast)
# Loading work.fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.wptr_full(fast)
# Loading work.bin2gray(fast)
# Loading work.rptr_empty(fast)
# Loading work.fifomem(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /usr/caen/modelsim-10.5c/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test writeFullTest...
# wperiod           8 rperiod           5
# UVM_INFO tb/driver.sv(51) @ 0: uvm_test_top.env_h.agent_h.driver_h [Driver] wperiod =           8, rperiod=           5
#                    0 : Driver Running Reset... 
#                    4:monitor FIFO not writing
# $t FIFO not reading                   5
#                   30 : Driver Finish Running Reset...
#                   30 Finish trasaction.....
# RESET in effect......
#                   30 : Driver Running Reset... 
# $t FIFO not reading                  35
#                   36:monitor FIFO not writing
#                   70 : Driver Finish Running Reset...
#                   70 Finish trasaction.....
# UVM_INFO tb/driver.sv(78) @ 70: uvm_test_top.env_h.agent_h.driver_h [Driver] 254 Prepare FIFO for writing
# $t FIFO not reading                  75
#                   84 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 84: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           1 data = fe
# UVM_INFO tb/scoreboard.sv(50) @ 84: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           1, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=fe, tr.wdata=fe
# UVM_INFO tb/driver.sv(78) @ 84: uvm_test_top.env_h.agent_h.driver_h [Driver]  79 Prepare FIFO for writing
#                  100 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 100: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           2 data = 4f
# UVM_INFO tb/scoreboard.sv(50) @ 100: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           2, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=4f, tr.wdata=4f
# UVM_INFO tb/driver.sv(78) @ 100: uvm_test_top.env_h.agent_h.driver_h [Driver] 200 Prepare FIFO for writing
#                  116 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 116: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           3 data = c8
# UVM_INFO tb/scoreboard.sv(50) @ 116: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           3, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=c8, tr.wdata=c8
# UVM_INFO tb/driver.sv(78) @ 116: uvm_test_top.env_h.agent_h.driver_h [Driver] 188 Prepare FIFO for writing
#                  132 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 132: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           4 data = bc
# UVM_INFO tb/scoreboard.sv(50) @ 132: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           4, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=bc, tr.wdata=bc
# UVM_INFO tb/driver.sv(78) @ 132: uvm_test_top.env_h.agent_h.driver_h [Driver] 205 Prepare FIFO for writing
#                  148 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 148: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           5 data = cd
# UVM_INFO tb/scoreboard.sv(50) @ 148: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           5, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=cd, tr.wdata=cd
# UVM_INFO tb/driver.sv(78) @ 148: uvm_test_top.env_h.agent_h.driver_h [Driver]  95 Prepare FIFO for writing
#                  164 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 164: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           6 data = 5f
# UVM_INFO tb/scoreboard.sv(50) @ 164: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           6, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=5f, tr.wdata=5f
# UVM_INFO tb/driver.sv(78) @ 164: uvm_test_top.env_h.agent_h.driver_h [Driver]  31 Prepare FIFO for writing
#                  180 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 180: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           7 data = 1f
# UVM_INFO tb/scoreboard.sv(50) @ 180: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           7, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=1f, tr.wdata=1f
# UVM_INFO tb/driver.sv(78) @ 180: uvm_test_top.env_h.agent_h.driver_h [Driver] 133 Prepare FIFO for writing
#                  196 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 196: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           8 data = 85
# UVM_INFO tb/scoreboard.sv(50) @ 196: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           8, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=85, tr.wdata=85
# UVM_INFO tb/driver.sv(78) @ 196: uvm_test_top.env_h.agent_h.driver_h [Driver] 114 Prepare FIFO for writing
#                  212 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 212: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =           9 data = 72
# UVM_INFO tb/scoreboard.sv(50) @ 212: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =           9, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=72, tr.wdata=72
# UVM_INFO tb/driver.sv(78) @ 212: uvm_test_top.env_h.agent_h.driver_h [Driver]  56 Prepare FIFO for writing
#                  228 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 228: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          10 data = 38
# UVM_INFO tb/scoreboard.sv(50) @ 228: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =          10, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=38, tr.wdata=38
# UVM_INFO tb/driver.sv(78) @ 228: uvm_test_top.env_h.agent_h.driver_h [Driver]  33 Prepare FIFO for writing
#                  244 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 244: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          11 data = 21
# UVM_INFO tb/scoreboard.sv(50) @ 244: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =          11, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=21, tr.wdata=21
# UVM_INFO tb/driver.sv(78) @ 244: uvm_test_top.env_h.agent_h.driver_h [Driver] 144 Prepare FIFO for writing
#                  260 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 260: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          12 data = 90
# UVM_INFO tb/scoreboard.sv(50) @ 260: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =          12, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=90, tr.wdata=90
# UVM_INFO tb/driver.sv(78) @ 260: uvm_test_top.env_h.agent_h.driver_h [Driver]  54 Prepare FIFO for writing
#                  276 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 276: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          13 data = 36
# UVM_INFO tb/scoreboard.sv(50) @ 276: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =          13, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=36, tr.wdata=36
# UVM_INFO tb/driver.sv(78) @ 276: uvm_test_top.env_h.agent_h.driver_h [Driver]  34 Prepare FIFO for writing
#                  292 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 292: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          14 data = 22
# UVM_INFO tb/scoreboard.sv(50) @ 292: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =          14, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=22, tr.wdata=22
# UVM_INFO tb/driver.sv(78) @ 292: uvm_test_top.env_h.agent_h.driver_h [Driver] 213 Prepare FIFO for writing
#                  308 Finish trasaction.....
# UVM_INFO tb/scoreboard.sv(37) @ 308: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          15 data = d5
# UVM_INFO tb/scoreboard.sv(50) @ 308: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO write status: write performed =          15, fifo size =          16
# scoreboard: Transaction copied: tr_cp.wdata=d5, tr.wdata=d5
# UVM_INFO tb/driver.sv(78) @ 308: uvm_test_top.env_h.agent_h.driver_h [Driver]  38 Prepare FIFO for writing
#                  324 Finish trasaction.....
#                  324 FIFO is full, write count == DEPTH =          16
# UVM_INFO tb/driver.sv(78) @ 324: uvm_test_top.env_h.agent_h.driver_h [Driver] 126 Prepare FIFO for writing
#                  332 wfull = 1
# UVM_INFO tb/scoreboard.sv(37) @ 332: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          16 data = 7e
# UVM_INFO tb/scoreboard.sv(40) @ 332: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO full checking wfull = 1
# UVM_INFO tb/scoreboard.sv(46) @ 332: uvm_test_top.env_h.scoreboard_h [scoreboard] ***PASS**** FIFO wfull signal functions
# scoreboard: Transaction copied: tr_cp.wdata=7e, tr.wdata=7e
# UVM_INFO tb/scoreboard.sv(37) @ 340: uvm_test_top.env_h.scoreboard_h [scoreboard] Perform write # of writes =          17 data = 7e
# UVM_INFO tb/scoreboard.sv(40) @ 340: uvm_test_top.env_h.scoreboard_h [scoreboard] FIFO full checking wfull = 1
# UVM_INFO tb/scoreboard.sv(46) @ 340: uvm_test_top.env_h.scoreboard_h [scoreboard] ***PASS**** FIFO wfull signal functions
# UVM_WARNING tb/scoreboard.sv(62) @ 340: uvm_test_top.env_h.scoreboard_h [SB] Could not put transaction in wroteDataFifo
#                  340 Finish trasaction.....
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 340: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   58
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Driver]    18
# [Questa UVM]     2
# [RNTST]     1
# [SB]     1
# [TEST_DONE]     1
# [scoreboard]    36
# ** Note: $finish    : /usr/caen/modelsim-10.5c/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 340 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /usr/caen/modelsim-10.5c/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /usr/caen/modelsim-10.5c/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 12:56:00 on Aug 18,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
