{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699731146106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699731146106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 21:32:25 2023 " "Processing started: Sat Nov 11 21:32:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699731146106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699731146106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699731146106 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699731146563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 2 2 " "Found 2 design units, including 2 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699731146626 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiplexer " "Found entity 2: Multiplexer" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699731146626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699731146626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699731146668 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "16 1 test.v(32) " "Verilog HDL warning at test.v(32): actual bit length 16 differs from formal bit length 1" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1699731146670 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y_bus\[15..1\] test.v(2) " "Output port \"y_bus\[15..1\]\" at test.v(2) has no driver" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1699731146670 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:mx " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:mx\"" {  } { { "test.v" "mx" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699731146691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[1\] GND " "Pin \"y_bus\[1\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[2\] GND " "Pin \"y_bus\[2\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[3\] GND " "Pin \"y_bus\[3\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[4\] GND " "Pin \"y_bus\[4\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[5\] GND " "Pin \"y_bus\[5\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[6\] GND " "Pin \"y_bus\[6\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[7\] GND " "Pin \"y_bus\[7\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[8\] GND " "Pin \"y_bus\[8\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[9\] GND " "Pin \"y_bus\[9\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[10\] GND " "Pin \"y_bus\[10\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[11\] GND " "Pin \"y_bus\[11\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[12\] GND " "Pin \"y_bus\[12\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[13\] GND " "Pin \"y_bus\[13\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[14\] GND " "Pin \"y_bus\[14\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_bus\[15\] GND " "Pin \"y_bus\[15\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699731146959 "|test|y_bus[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699731146959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699731147100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[1\] " "No output dependent on input pin \"in_1\[1\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[2\] " "No output dependent on input pin \"in_1\[2\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[3\] " "No output dependent on input pin \"in_1\[3\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[4\] " "No output dependent on input pin \"in_1\[4\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[5\] " "No output dependent on input pin \"in_1\[5\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[6\] " "No output dependent on input pin \"in_1\[6\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[7\] " "No output dependent on input pin \"in_1\[7\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[8\] " "No output dependent on input pin \"in_1\[8\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[9\] " "No output dependent on input pin \"in_1\[9\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[10\] " "No output dependent on input pin \"in_1\[10\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[11\] " "No output dependent on input pin \"in_1\[11\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[12\] " "No output dependent on input pin \"in_1\[12\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[13\] " "No output dependent on input pin \"in_1\[13\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[14\] " "No output dependent on input pin \"in_1\[14\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_1\[15\] " "No output dependent on input pin \"in_1\[15\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[1\] " "No output dependent on input pin \"in_2\[1\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[2\] " "No output dependent on input pin \"in_2\[2\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[3\] " "No output dependent on input pin \"in_2\[3\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[4\] " "No output dependent on input pin \"in_2\[4\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[5\] " "No output dependent on input pin \"in_2\[5\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[6\] " "No output dependent on input pin \"in_2\[6\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[7\] " "No output dependent on input pin \"in_2\[7\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[8\] " "No output dependent on input pin \"in_2\[8\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[9\] " "No output dependent on input pin \"in_2\[9\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[10\] " "No output dependent on input pin \"in_2\[10\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[11\] " "No output dependent on input pin \"in_2\[11\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[12\] " "No output dependent on input pin \"in_2\[12\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[13\] " "No output dependent on input pin \"in_2\[13\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[14\] " "No output dependent on input pin \"in_2\[14\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_2\[15\] " "No output dependent on input pin \"in_2\[15\]\"" {  } { { "test.v" "" { Text "C:/altera/13.0sp1/Verilog/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699731147129 "|test|in_2[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699731147129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699731147131 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699731147131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699731147131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699731147131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699731147150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 21:32:27 2023 " "Processing ended: Sat Nov 11 21:32:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699731147150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699731147150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699731147150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699731147150 ""}
